Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 26 11:20:18 2024
| Host         : ZhouMiao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a200t-fbg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 987 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8747 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.804       -2.804                      1                24995        0.037        0.000                      0                24995        4.500        0.000                       0                  8757  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK50MHZ           {0.000 10.000}       20.000          50.000          
  clk_out1_mmcm    {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm    {0.000 31.250}       62.500          16.000          
  clk_out3_mmcm    {0.000 5.000}        10.000          100.000         
  clkfbout_mmcm    {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 10.000}       20.000          50.000          
  clk_out1_mmcm_1  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm_1  {0.000 31.250}       62.500          16.000          
  clk_out3_mmcm_1  {0.000 5.000}        10.000          100.000         
  clkfbout_mmcm_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK50MHZ                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_mmcm        117.118        0.000                      0                    8        0.233        0.000                      0                    8       59.109        0.000                       0                    10  
  clk_out2_mmcm         21.527        0.000                      0                18974        0.182        0.000                      0                18974       30.120        0.000                       0                  8708  
  clk_out3_mmcm          6.035        0.000                      0                   65        0.156        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_mmcm                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_mmcm_1      117.139        0.000                      0                    8        0.233        0.000                      0                    8       59.109        0.000                       0                    10  
  clk_out2_mmcm_1       21.544        0.000                      0                18974        0.182        0.000                      0                18974       30.120        0.000                       0                  8708  
  clk_out3_mmcm_1        6.039        0.000                      0                   65        0.156        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_mmcm_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        117.118        0.000                      0                    8        0.069        0.000                      0                    8  
clk_out1_mmcm    clk_out2_mmcm         -2.804       -2.804                      1                    1        0.324        0.000                      0                    1  
clk_out1_mmcm_1  clk_out2_mmcm         -2.785       -2.785                      1                    1        0.342        0.000                      0                    1  
clk_out2_mmcm_1  clk_out2_mmcm         21.527        0.000                      0                18974        0.037        0.000                      0                18974  
clk_out3_mmcm_1  clk_out3_mmcm          6.035        0.000                      0                   65        0.056        0.000                      0                   65  
clk_out1_mmcm    clk_out1_mmcm_1      117.118        0.000                      0                    8        0.069        0.000                      0                    8  
clk_out1_mmcm    clk_out2_mmcm_1       -2.804       -2.804                      1                    1        0.324        0.000                      0                    1  
clk_out2_mmcm    clk_out2_mmcm_1       21.527        0.000                      0                18974        0.037        0.000                      0                18974  
clk_out1_mmcm_1  clk_out2_mmcm_1       -2.783       -2.783                      1                    1        0.345        0.000                      0                    1  
clk_out3_mmcm    clk_out3_mmcm_1        6.035        0.000                      0                   65        0.056        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           41.947        0.000                      0                 5947        0.663        0.000                      0                 5947  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm           41.947        0.000                      0                 5947        0.517        0.000                      0                 5947  
**async_default**  clk_out2_mmcm      clk_out2_mmcm_1         41.947        0.000                      0                 5947        0.517        0.000                      0                 5947  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm_1         41.964        0.000                      0                 5947        0.663        0.000                      0                 5947  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK50MHZ
  To Clock:  CLK50MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK50MHZ
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      117.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.118ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.820ns (42.249%)  route 1.121ns (57.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.268     1.145 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.145    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   118.263    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.263    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                117.118    

Slack (MET) :             117.152ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.823ns (42.338%)  route 1.121ns (57.662%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.271     1.148 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.148    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   118.300    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.300    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                117.152    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.538ns (36.384%)  route 0.941ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT5 (Prop_lut5_I3_O)        0.105     0.423 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.259     0.683    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.415   118.399    
                         clock uncertainty           -0.164   118.235    
    SLICE_X85Y145        FDRE (Setup_fdre_C_D)       -0.047   118.188    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.188    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.756ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.630ns (45.903%)  route 0.742ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.742     0.344    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT6 (Prop_lut6_I1_O)        0.232     0.576 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.576    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.074   118.333    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.333    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                117.756    

Slack (MET) :             117.798ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.722     0.324    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.242     0.566 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.566    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                117.798    

Slack (MET) :             117.936ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.646ns (52.746%)  route 0.579ns (47.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.579     0.181    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.248     0.429 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.429    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                117.936    

Slack (MET) :             118.042ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.538ns (49.416%)  route 0.551ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.551     0.188    rtc_clk_gen/counter[2]
    SLICE_X84Y145        LUT3 (Prop_lut3_I0_O)        0.105     0.293 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.293    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.076   118.335    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.335    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                118.042    

Slack (MET) :             118.151ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.538ns (55.153%)  route 0.437ns (44.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.437     0.074    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.179 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.179    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.072   118.331    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                118.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.247ns (69.827%)  route 0.107ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.107    -0.466    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT6 (Prop_lut6_I3_O)        0.099    -0.367 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.367    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.600    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.330 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.590    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.043    -0.330 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.590    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT3 (Prop_lut3_I2_O)        0.045    -0.328 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.600    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.120    -0.601    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.260    -0.705    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.598    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.260    -0.705    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.613    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.247ns (52.211%)  route 0.226ns (47.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.457    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT5 (Prop_lut5_I2_O)        0.099    -0.358 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.110    -0.248    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.257    -0.708    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.070    -0.638    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.219     117.626    BUFGCTRL_X0Y4    ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.219     117.970    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y145    rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y146    rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       21.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.399ns  (logic 8.244ns (20.407%)  route 32.155ns (79.593%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 61.450 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.736    39.624    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.464    61.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
                         clock pessimism              0.335    61.786    
                         clock uncertainty           -0.146    61.640    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                         -39.624    
  -------------------------------------------------------------------
                         slack                                 21.527    

Slack (MET) :             21.657ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.270ns  (logic 8.244ns (20.472%)  route 32.026ns (79.528%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.839    36.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X42Y104        LUT5 (Prop_lut5_I2_O)        0.105    36.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[82]_i_1/O
                         net (fo=2, routed)           0.509    36.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[46]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.415    39.495    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.495    
  -------------------------------------------------------------------
                         slack                                 21.657    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.177ns  (logic 8.244ns (20.519%)  route 31.933ns (79.481%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 61.415 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.212    39.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.428    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
                         clock pessimism              0.395    61.811    
                         clock uncertainty           -0.146    61.665    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.175    
                         arrival time                         -39.402    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.106ns  (logic 8.244ns (20.556%)  route 31.862ns (79.444%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.443    39.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.331    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             21.849ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.079ns  (logic 8.244ns (20.570%)  route 31.835ns (79.430%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.772    36.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.105    36.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.878    37.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.921    39.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.304    
  -------------------------------------------------------------------
                         slack                                 21.849    

Slack (MET) :             21.850ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 61.456 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.470    61.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism              0.335    61.792    
                         clock uncertainty           -0.146    61.646    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         61.156    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.850    

Slack (MET) :             21.882ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.138ns  (logic 8.244ns (20.539%)  route 31.894ns (79.461%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 61.545 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.173    39.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.559    61.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
                         clock pessimism              0.335    61.881    
                         clock uncertainty           -0.146    61.735    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         61.245    
                         arrival time                         -39.363    
  -------------------------------------------------------------------
                         slack                                 21.882    

Slack (MET) :             21.891ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.061ns  (logic 8.244ns (20.579%)  route 31.817ns (79.421%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 61.416 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.084    39.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.429    61.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.395    61.812    
                         clock uncertainty           -0.146    61.666    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.286    
  -------------------------------------------------------------------
                         slack                                 21.891    

Slack (MET) :             21.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.126ns  (logic 8.244ns (20.545%)  route 31.882ns (79.455%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 61.547 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.802    36.956    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I3_O)        0.105    37.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.289    39.351    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.561    61.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism              0.335    61.883    
                         clock uncertainty           -0.146    61.737    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.247    
                         arrival time                         -39.351    
  -------------------------------------------------------------------
                         slack                                 21.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.619    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X21Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.527 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.045    -0.353 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.889    -0.911    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.655    
    SLICE_X20Y187        FDCE (Hold_fdce_C_D)         0.120    -0.535    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.541%)  route 0.132ns (41.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X47Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[15]_1[2]
    SLICE_X46Y158        LUT5 (Prop_lut5_I4_O)        0.045    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/counter_trgt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[15]_2[2]
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_out2
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/C
                         clock pessimism              0.257    -0.691    
    SLICE_X46Y158        FDCE (Hold_fdce_C_D)         0.120    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.570    -0.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X77Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/Q
                         net (fo=1, routed)           0.051    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[13]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.045    -0.480 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7_n_0
    SLICE_X76Y158        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.407 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0_n_0
    SLICE_X76Y158        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[11]
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.256    -0.704    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.134    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.571    -0.716    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X75Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[2]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.045    -0.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21/O
                         net (fo=1, routed)           0.000    -0.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21_n_0
    SLICE_X74Y160        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0_n_0
    SLICE_X74Y160        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[2]
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.257    -0.703    
    SLICE_X74Y160        FDRE (Hold_fdre_C_D)         0.134    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.113%)  route 0.104ns (35.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X51Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/Q
                         net (fo=6, routed)           0.104    -0.459    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]_4[4]
    SLICE_X50Y158        LUT5 (Prop_lut5_I1_O)        0.045    -0.414 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[12]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.257    -0.691    
    SLICE_X50Y158        FDRE (Hold_fdre_C_D)         0.091    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.815%)  route 0.110ns (40.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.582    -0.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X48Y188        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDCE (Prop_fdce_C_Q)         0.164    -0.541 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/Q
                         net (fo=2, routed)           0.110    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[7]_0[5]
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.851    -0.949    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_out2
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/C
                         clock pessimism              0.260    -0.689    
    SLICE_X47Y189        FDCE (Hold_fdce_C_D)         0.070    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.578    -0.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X63Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/Q
                         net (fo=3, routed)           0.158    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[18]
    SLICE_X64Y160        LUT4 (Prop_lut4_I3_O)        0.045    -0.366 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0_n_0
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.846    -0.954    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/C
                         clock pessimism              0.280    -0.674    
    SLICE_X64Y160        FDCE (Hold_fdce_C_D)         0.120    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.580    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X47Y163        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/Q
                         net (fo=1, routed)           0.053    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg_n_0_[27]
    SLICE_X46Y163        LUT6 (Prop_lut6_I0_O)        0.045    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4/O
                         net (fo=1, routed)           0.000    -0.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4_n_0
    SLICE_X46Y163        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2_n_0
    SLICE_X46Y163        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[21]
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.848    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.258    -0.694    
    SLICE_X46Y163        FDRE (Hold_fdre_C_D)         0.134    -0.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.610    -0.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X37Y165        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.536 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.483    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[4]
    SLICE_X36Y165        LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11/O
                         net (fo=1, routed)           0.000    -0.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11_n_0
    SLICE_X36Y165        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X36Y165        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[4]
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.880    -0.921    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.257    -0.664    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.134    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.147%)  route 0.109ns (36.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.573    -0.714    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X55Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.573 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.465    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start[0]
    SLICE_X54Y172        LUT6 (Prop_lut6_I2_O)        0.045    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6_n_0
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/C
                         clock pessimism              0.259    -0.701    
    SLICE_X54Y172        FDCE (Hold_fdce_C_D)         0.092    -0.609    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y20     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y23     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y15     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/cache[2].cache_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/cache[2].cache_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y19     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y23     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y16     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y14     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  fen1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    fen1_reg[4]_i_1_n_7
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.336%)  route 0.107ns (22.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  fen1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    fen1_reg[4]_i_1_n_5
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_6
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_4
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.394ns (78.602%)  route 0.107ns (21.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  fen1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    fen1_reg[8]_i_1_n_7
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.405ns (79.061%)  route 0.107ns (20.939%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  fen1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    fen1_reg[8]_i_1_n_5
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_4
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_6
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.433ns (80.147%)  route 0.107ns (19.853%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.031 r  fen1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    fen1_reg[12]_i_1_n_7
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.444ns (80.543%)  route 0.107ns (19.457%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.020 r  fen1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.020    fen1_reg[12]_i_1_n_5
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    ip_mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y99    fen1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y101   fen1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y101   fen1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y103   fen1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      117.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.139ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.820ns (42.249%)  route 1.121ns (57.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.268     1.145 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.145    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.143   118.251    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   118.283    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.283    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                117.139    

Slack (MET) :             117.173ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.823ns (42.338%)  route 1.121ns (57.662%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.271     1.148 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.148    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.143   118.251    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   118.320    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.320    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                117.173    

Slack (MET) :             117.526ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.538ns (36.384%)  route 0.941ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT5 (Prop_lut5_I3_O)        0.105     0.423 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.259     0.683    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.415   118.399    
                         clock uncertainty           -0.143   118.255    
    SLICE_X85Y145        FDRE (Setup_fdre_C_D)       -0.047   118.208    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.208    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                117.526    

Slack (MET) :             117.777ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.630ns (45.903%)  route 0.742ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.742     0.344    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT6 (Prop_lut6_I1_O)        0.232     0.576 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.576    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.143   118.279    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.074   118.353    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.353    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                117.777    

Slack (MET) :             117.819ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.722     0.324    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.242     0.566 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.566    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.143   118.279    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.385    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.385    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                117.819    

Slack (MET) :             117.957ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.646ns (52.746%)  route 0.579ns (47.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.579     0.181    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.248     0.429 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.429    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.143   118.279    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.385    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.385    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                117.957    

Slack (MET) :             118.063ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.538ns (49.416%)  route 0.551ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.551     0.188    rtc_clk_gen/counter[2]
    SLICE_X84Y145        LUT3 (Prop_lut3_I0_O)        0.105     0.293 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.293    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.143   118.279    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.076   118.355    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.355    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                118.063    

Slack (MET) :             118.172ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.538ns (55.153%)  route 0.437ns (44.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.437     0.074    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.179 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.179    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.143   118.279    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.072   118.351    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.351    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                118.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.247ns (69.827%)  route 0.107ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.107    -0.466    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT6 (Prop_lut6_I3_O)        0.099    -0.367 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.367    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.600    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.330 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.590    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.043    -0.330 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.590    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT3 (Prop_lut3_I2_O)        0.045    -0.328 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.600    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.244    -0.721    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.120    -0.601    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.260    -0.705    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.598    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.260    -0.705    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.613    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.247ns (52.211%)  route 0.226ns (47.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.457    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT5 (Prop_lut5_I2_O)        0.099    -0.358 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.110    -0.248    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.257    -0.708    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.070    -0.638    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.219     117.626    BUFGCTRL_X0Y4    ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.219     117.970    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y145    rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X84Y145    rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X85Y146    rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X85Y146    rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X84Y145    rtc_clk_gen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       21.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.544ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.399ns  (logic 8.244ns (20.407%)  route 32.155ns (79.593%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 61.450 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.736    39.624    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.464    61.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
                         clock pessimism              0.335    61.786    
                         clock uncertainty           -0.128    61.657    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.167    
                         arrival time                         -39.624    
  -------------------------------------------------------------------
                         slack                                 21.544    

Slack (MET) :             21.674ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.270ns  (logic 8.244ns (20.472%)  route 32.026ns (79.528%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.839    36.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X42Y104        LUT5 (Prop_lut5_I2_O)        0.105    36.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[82]_i_1/O
                         net (fo=2, routed)           0.509    36.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[46]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.415    39.495    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.128    61.659    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.169    
                         arrival time                         -39.495    
  -------------------------------------------------------------------
                         slack                                 21.674    

Slack (MET) :             21.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.177ns  (logic 8.244ns (20.519%)  route 31.933ns (79.481%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 61.415 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.212    39.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.428    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
                         clock pessimism              0.395    61.811    
                         clock uncertainty           -0.128    61.682    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.192    
                         arrival time                         -39.402    
  -------------------------------------------------------------------
                         slack                                 21.790    

Slack (MET) :             21.839ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.106ns  (logic 8.244ns (20.556%)  route 31.862ns (79.444%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.443    39.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.128    61.659    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.169    
                         arrival time                         -39.331    
  -------------------------------------------------------------------
                         slack                                 21.839    

Slack (MET) :             21.863ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.128    61.659    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.169    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.863    

Slack (MET) :             21.866ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.079ns  (logic 8.244ns (20.570%)  route 31.835ns (79.430%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.772    36.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.105    36.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.878    37.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.921    39.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.128    61.659    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490    61.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.169    
                         arrival time                         -39.304    
  -------------------------------------------------------------------
                         slack                                 21.866    

Slack (MET) :             21.867ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 61.456 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.470    61.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism              0.335    61.792    
                         clock uncertainty           -0.128    61.663    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.867    

Slack (MET) :             21.899ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.138ns  (logic 8.244ns (20.539%)  route 31.894ns (79.461%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 61.545 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.173    39.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.559    61.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
                         clock pessimism              0.335    61.881    
                         clock uncertainty           -0.128    61.752    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         61.262    
                         arrival time                         -39.363    
  -------------------------------------------------------------------
                         slack                                 21.899    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.061ns  (logic 8.244ns (20.579%)  route 31.817ns (79.421%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 61.416 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.084    39.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.429    61.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.395    61.812    
                         clock uncertainty           -0.128    61.683    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.193    
                         arrival time                         -39.286    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.126ns  (logic 8.244ns (20.545%)  route 31.882ns (79.455%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 61.547 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.802    36.956    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I3_O)        0.105    37.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.289    39.351    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.561    61.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism              0.335    61.883    
                         clock uncertainty           -0.128    61.754    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.264    
                         arrival time                         -39.351    
  -------------------------------------------------------------------
                         slack                                 21.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.619    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X21Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.527 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.045    -0.353 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.889    -0.911    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.655    
    SLICE_X20Y187        FDCE (Hold_fdce_C_D)         0.120    -0.535    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.541%)  route 0.132ns (41.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X47Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[15]_1[2]
    SLICE_X46Y158        LUT5 (Prop_lut5_I4_O)        0.045    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/counter_trgt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[15]_2[2]
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_out2
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/C
                         clock pessimism              0.257    -0.691    
    SLICE_X46Y158        FDCE (Hold_fdce_C_D)         0.120    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.570    -0.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X77Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/Q
                         net (fo=1, routed)           0.051    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[13]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.045    -0.480 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7_n_0
    SLICE_X76Y158        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.407 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0_n_0
    SLICE_X76Y158        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[11]
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.256    -0.704    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.134    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.571    -0.716    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X75Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[2]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.045    -0.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21/O
                         net (fo=1, routed)           0.000    -0.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21_n_0
    SLICE_X74Y160        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0_n_0
    SLICE_X74Y160        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[2]
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.257    -0.703    
    SLICE_X74Y160        FDRE (Hold_fdre_C_D)         0.134    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.113%)  route 0.104ns (35.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X51Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/Q
                         net (fo=6, routed)           0.104    -0.459    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]_4[4]
    SLICE_X50Y158        LUT5 (Prop_lut5_I1_O)        0.045    -0.414 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[12]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.257    -0.691    
    SLICE_X50Y158        FDRE (Hold_fdre_C_D)         0.091    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.815%)  route 0.110ns (40.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.582    -0.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X48Y188        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDCE (Prop_fdce_C_Q)         0.164    -0.541 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/Q
                         net (fo=2, routed)           0.110    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[7]_0[5]
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.851    -0.949    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_out2
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/C
                         clock pessimism              0.260    -0.689    
    SLICE_X47Y189        FDCE (Hold_fdce_C_D)         0.070    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.578    -0.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X63Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/Q
                         net (fo=3, routed)           0.158    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[18]
    SLICE_X64Y160        LUT4 (Prop_lut4_I3_O)        0.045    -0.366 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0_n_0
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.846    -0.954    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/C
                         clock pessimism              0.280    -0.674    
    SLICE_X64Y160        FDCE (Hold_fdce_C_D)         0.120    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.580    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X47Y163        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/Q
                         net (fo=1, routed)           0.053    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg_n_0_[27]
    SLICE_X46Y163        LUT6 (Prop_lut6_I0_O)        0.045    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4/O
                         net (fo=1, routed)           0.000    -0.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4_n_0
    SLICE_X46Y163        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2_n_0
    SLICE_X46Y163        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[21]
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.848    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.258    -0.694    
    SLICE_X46Y163        FDRE (Hold_fdre_C_D)         0.134    -0.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.610    -0.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X37Y165        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.536 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.483    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[4]
    SLICE_X36Y165        LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11/O
                         net (fo=1, routed)           0.000    -0.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11_n_0
    SLICE_X36Y165        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X36Y165        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[4]
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.880    -0.921    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.257    -0.664    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.134    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.147%)  route 0.109ns (36.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.573    -0.714    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X55Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.573 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.465    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start[0]
    SLICE_X54Y172        LUT6 (Prop_lut6_I2_O)        0.045    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6_n_0
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/C
                         clock pessimism              0.259    -0.701    
    SLICE_X54Y172        FDCE (Hold_fdce_C_D)         0.092    -0.609    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y20     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y23     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y15     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/cache[2].cache_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y26     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/cache[2].cache_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y19     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y23     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y16     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y14     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X40Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_main_memory_flash/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         31.250      30.120     SLICE_X10Y144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u0_cache/u0_cache_memory/lru_ram/u_sirv_sim_ram/mem[0].non_last.mem_r_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.095     9.273    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.921    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.095     9.273    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.921    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.095     9.273    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.921    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.095     9.273    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.921    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.095     9.245    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.893    fen1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  fen1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    fen1_reg[4]_i_1_n_7
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.336%)  route 0.107ns (22.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  fen1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    fen1_reg[4]_i_1_n_5
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_6
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_4
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.394ns (78.602%)  route 0.107ns (21.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  fen1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    fen1_reg[8]_i_1_n_7
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.405ns (79.061%)  route 0.107ns (20.939%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  fen1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    fen1_reg[8]_i_1_n_5
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_4
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_6
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.433ns (80.147%)  route 0.107ns (19.853%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.031 r  fen1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    fen1_reg[12]_i_1_n_7
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.444ns (80.543%)  route 0.107ns (19.457%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.020 r  fen1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.020    fen1_reg[12]_i_1_n_5
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/C
                         clock pessimism              0.509    -0.370    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.265    fen1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    ip_mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y99    fen1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y101   fen1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y101   fen1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y102   fen1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X161Y103   fen1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y99    fen1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y101   fen1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y102   fen1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      117.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.118ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.820ns (42.249%)  route 1.121ns (57.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.268     1.145 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.145    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   118.263    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.263    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                117.118    

Slack (MET) :             117.152ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.823ns (42.338%)  route 1.121ns (57.662%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.271     1.148 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.148    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   118.300    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.300    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                117.152    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.538ns (36.384%)  route 0.941ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT5 (Prop_lut5_I3_O)        0.105     0.423 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.259     0.683    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.415   118.399    
                         clock uncertainty           -0.164   118.235    
    SLICE_X85Y145        FDRE (Setup_fdre_C_D)       -0.047   118.188    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.188    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.756ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.630ns (45.903%)  route 0.742ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.742     0.344    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT6 (Prop_lut6_I1_O)        0.232     0.576 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.576    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.074   118.333    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.333    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                117.756    

Slack (MET) :             117.798ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.722     0.324    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.242     0.566 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.566    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                117.798    

Slack (MET) :             117.936ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.646ns (52.746%)  route 0.579ns (47.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.579     0.181    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.248     0.429 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.429    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                117.936    

Slack (MET) :             118.042ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.538ns (49.416%)  route 0.551ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.551     0.188    rtc_clk_gen/counter[2]
    SLICE_X84Y145        LUT3 (Prop_lut3_I0_O)        0.105     0.293 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.293    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.076   118.335    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.335    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                118.042    

Slack (MET) :             118.151ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.538ns (55.153%)  route 0.437ns (44.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.437     0.074    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.179 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.179    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.072   118.331    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                118.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.247ns (69.827%)  route 0.107ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.107    -0.466    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT6 (Prop_lut6_I3_O)        0.099    -0.367 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.367    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.436    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.330 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.426    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.043    -0.330 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.426    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT3 (Prop_lut3_I2_O)        0.045    -0.328 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.436    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.120    -0.437    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.260    -0.705    
                         clock uncertainty            0.164    -0.541    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.434    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.260    -0.705    
                         clock uncertainty            0.164    -0.541    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.449    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.247ns (52.211%)  route 0.226ns (47.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.457    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT5 (Prop_lut5_I2_O)        0.099    -0.358 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.110    -0.248    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.257    -0.708    
                         clock uncertainty            0.164    -0.544    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.070    -0.474    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out2_mmcm

Setup :            1  Failing Endpoint ,  Worst Slack       -2.804ns,  Total Violation       -2.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk_out2_mmcm rise@20625.000ns - clk_out1_mmcm rise@20624.844ns)
  Data Path Delay:        2.475ns  (logic 0.460ns (18.585%)  route 2.015ns (81.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 20623.773 - 20625.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 20624.047 - 20624.844 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                  20624.844 20624.844 r  
    R4                                                0.000 20624.844 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20624.844    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419 20626.262 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 20627.326    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273 20621.053 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524 20622.576    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081 20622.656 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388 20624.045    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379 20624.424 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.479 20624.902    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 20624.982 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         1.536 20626.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  20625.000 20625.000 r  
    R4                                                0.000 20625.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20625.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353 20626.354 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 20627.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399 20620.959 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452 20622.412    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 20622.488 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.286 20623.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.254 20624.027    
                         clock uncertainty           -0.284 20623.744    
    SLICE_X45Y187        FDCE (Setup_fdce_C_D)       -0.024 20623.721    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      20623.721    
                         arrival time                       -20626.523    
  -------------------------------------------------------------------
                         slack                                 -2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.348%)  route 0.855ns (83.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.217    -0.363    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.337 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         0.638     0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.850    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.565    -0.386    
                         clock uncertainty            0.284    -0.102    
    SLICE_X45Y187        FDCE (Hold_fdce_C_D)         0.078    -0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            1  Failing Endpoint ,  Worst Slack       -2.785ns,  Total Violation       -2.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk_out2_mmcm rise@20625.000ns - clk_out1_mmcm_1 rise@20624.844ns)
  Data Path Delay:        2.475ns  (logic 0.460ns (18.585%)  route 2.015ns (81.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 20623.773 - 20625.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 20624.047 - 20624.844 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                  20624.844 20624.844 r  
    R4                                                0.000 20624.844 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20624.844    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419 20626.262 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 20627.326    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273 20621.053 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524 20622.576    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081 20622.656 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388 20624.045    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379 20624.424 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.479 20624.902    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 20624.982 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         1.536 20626.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  20625.000 20625.000 r  
    R4                                                0.000 20625.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20625.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353 20626.354 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 20627.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399 20620.959 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452 20622.412    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 20622.488 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.286 20623.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.254 20624.027    
                         clock uncertainty           -0.266 20623.762    
    SLICE_X45Y187        FDCE (Setup_fdce_C_D)       -0.024 20623.738    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      20623.738    
                         arrival time                       -20626.523    
  -------------------------------------------------------------------
                         slack                                 -2.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.348%)  route 0.855ns (83.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.217    -0.363    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.337 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         0.638     0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.850    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.565    -0.386    
                         clock uncertainty            0.266    -0.120    
    SLICE_X45Y187        FDCE (Hold_fdce_C_D)         0.078    -0.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       21.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.399ns  (logic 8.244ns (20.407%)  route 32.155ns (79.593%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 61.450 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.736    39.624    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.464    61.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
                         clock pessimism              0.335    61.786    
                         clock uncertainty           -0.146    61.640    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                         -39.624    
  -------------------------------------------------------------------
                         slack                                 21.527    

Slack (MET) :             21.657ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.270ns  (logic 8.244ns (20.472%)  route 32.026ns (79.528%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.839    36.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X42Y104        LUT5 (Prop_lut5_I2_O)        0.105    36.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[82]_i_1/O
                         net (fo=2, routed)           0.509    36.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[46]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.415    39.495    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.495    
  -------------------------------------------------------------------
                         slack                                 21.657    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.177ns  (logic 8.244ns (20.519%)  route 31.933ns (79.481%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 61.415 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.212    39.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.428    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
                         clock pessimism              0.395    61.811    
                         clock uncertainty           -0.146    61.665    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.175    
                         arrival time                         -39.402    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.106ns  (logic 8.244ns (20.556%)  route 31.862ns (79.444%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.443    39.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.331    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             21.849ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.079ns  (logic 8.244ns (20.570%)  route 31.835ns (79.430%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.772    36.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.105    36.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.878    37.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.921    39.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.304    
  -------------------------------------------------------------------
                         slack                                 21.849    

Slack (MET) :             21.850ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 61.456 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.470    61.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism              0.335    61.792    
                         clock uncertainty           -0.146    61.646    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         61.156    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.850    

Slack (MET) :             21.882ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.138ns  (logic 8.244ns (20.539%)  route 31.894ns (79.461%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 61.545 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.173    39.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.559    61.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
                         clock pessimism              0.335    61.881    
                         clock uncertainty           -0.146    61.735    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         61.245    
                         arrival time                         -39.363    
  -------------------------------------------------------------------
                         slack                                 21.882    

Slack (MET) :             21.891ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.061ns  (logic 8.244ns (20.579%)  route 31.817ns (79.421%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 61.416 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.084    39.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.429    61.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.395    61.812    
                         clock uncertainty           -0.146    61.666    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.286    
  -------------------------------------------------------------------
                         slack                                 21.891    

Slack (MET) :             21.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        40.126ns  (logic 8.244ns (20.545%)  route 31.882ns (79.455%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 61.547 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.802    36.956    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I3_O)        0.105    37.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.289    39.351    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.561    61.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism              0.335    61.883    
                         clock uncertainty           -0.146    61.737    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.247    
                         arrival time                         -39.351    
  -------------------------------------------------------------------
                         slack                                 21.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.619    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X21Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.527 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.045    -0.353 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.889    -0.911    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.655    
                         clock uncertainty            0.146    -0.509    
    SLICE_X20Y187        FDCE (Hold_fdce_C_D)         0.120    -0.389    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.541%)  route 0.132ns (41.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X47Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[15]_1[2]
    SLICE_X46Y158        LUT5 (Prop_lut5_I4_O)        0.045    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/counter_trgt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[15]_2[2]
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_out2
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/C
                         clock pessimism              0.257    -0.691    
                         clock uncertainty            0.146    -0.545    
    SLICE_X46Y158        FDCE (Hold_fdce_C_D)         0.120    -0.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.570    -0.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X77Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/Q
                         net (fo=1, routed)           0.051    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[13]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.045    -0.480 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7_n_0
    SLICE_X76Y158        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.407 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0_n_0
    SLICE_X76Y158        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[11]
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.256    -0.704    
                         clock uncertainty            0.146    -0.558    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.134    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.571    -0.716    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X75Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[2]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.045    -0.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21/O
                         net (fo=1, routed)           0.000    -0.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21_n_0
    SLICE_X74Y160        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0_n_0
    SLICE_X74Y160        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[2]
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.257    -0.703    
                         clock uncertainty            0.146    -0.557    
    SLICE_X74Y160        FDRE (Hold_fdre_C_D)         0.134    -0.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.113%)  route 0.104ns (35.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X51Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/Q
                         net (fo=6, routed)           0.104    -0.459    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]_4[4]
    SLICE_X50Y158        LUT5 (Prop_lut5_I1_O)        0.045    -0.414 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[12]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.257    -0.691    
                         clock uncertainty            0.146    -0.545    
    SLICE_X50Y158        FDRE (Hold_fdre_C_D)         0.091    -0.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.815%)  route 0.110ns (40.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.582    -0.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X48Y188        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDCE (Prop_fdce_C_Q)         0.164    -0.541 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/Q
                         net (fo=2, routed)           0.110    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[7]_0[5]
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.851    -0.949    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_out2
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/C
                         clock pessimism              0.260    -0.689    
                         clock uncertainty            0.146    -0.543    
    SLICE_X47Y189        FDCE (Hold_fdce_C_D)         0.070    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.578    -0.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X63Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/Q
                         net (fo=3, routed)           0.158    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[18]
    SLICE_X64Y160        LUT4 (Prop_lut4_I3_O)        0.045    -0.366 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0_n_0
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.846    -0.954    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/C
                         clock pessimism              0.280    -0.674    
                         clock uncertainty            0.146    -0.528    
    SLICE_X64Y160        FDCE (Hold_fdce_C_D)         0.120    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.610    -0.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X37Y165        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.536 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.483    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[4]
    SLICE_X36Y165        LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11/O
                         net (fo=1, routed)           0.000    -0.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11_n_0
    SLICE_X36Y165        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X36Y165        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[4]
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.880    -0.921    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.257    -0.664    
                         clock uncertainty            0.146    -0.518    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.134    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.580    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X47Y163        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/Q
                         net (fo=1, routed)           0.053    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg_n_0_[27]
    SLICE_X46Y163        LUT6 (Prop_lut6_I0_O)        0.045    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4/O
                         net (fo=1, routed)           0.000    -0.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4_n_0
    SLICE_X46Y163        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2_n_0
    SLICE_X46Y163        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[21]
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.848    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.258    -0.694    
                         clock uncertainty            0.146    -0.548    
    SLICE_X46Y163        FDRE (Hold_fdre_C_D)         0.134    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.147%)  route 0.109ns (36.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.573    -0.714    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X55Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.573 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.465    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start[0]
    SLICE_X54Y172        LUT6 (Prop_lut6_I2_O)        0.045    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6_n_0
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/C
                         clock pessimism              0.259    -0.701    
                         clock uncertainty            0.146    -0.555    
    SLICE_X54Y172        FDCE (Hold_fdce_C_D)         0.092    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm rise@10.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  fen1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    fen1_reg[4]_i_1_n_7
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.336%)  route 0.107ns (22.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  fen1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    fen1_reg[4]_i_1_n_5
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_6
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_4
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.394ns (78.602%)  route 0.107ns (21.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  fen1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    fen1_reg[8]_i_1_n_7
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.405ns (79.061%)  route 0.107ns (20.939%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  fen1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    fen1_reg[8]_i_1_n_5
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_4
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_6
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.433ns (80.147%)  route 0.107ns (19.853%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.031 r  fen1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    fen1_reg[12]_i_1_n_7
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.444ns (80.543%)  route 0.107ns (19.457%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.020 r  fen1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.020    fen1_reg[12]_i_1_n_5
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      117.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.118ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.820ns (42.249%)  route 1.121ns (57.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.268     1.145 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.145    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   118.263    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.263    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                117.118    

Slack (MET) :             117.152ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.823ns (42.338%)  route 1.121ns (57.662%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.119     0.437 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.440     0.877    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.271     1.148 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.148    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.411   118.395    
                         clock uncertainty           -0.164   118.231    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   118.300    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.300    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                117.152    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.538ns (36.384%)  route 0.941ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.681     0.318    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT5 (Prop_lut5_I3_O)        0.105     0.423 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.259     0.683    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.415   118.399    
                         clock uncertainty           -0.164   118.235    
    SLICE_X85Y145        FDRE (Setup_fdre_C_D)       -0.047   118.188    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.188    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.756ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.630ns (45.903%)  route 0.742ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.742     0.344    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT6 (Prop_lut6_I1_O)        0.232     0.576 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.576    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.074   118.333    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.333    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                117.756    

Slack (MET) :             117.798ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.722     0.324    rtc_clk_gen/counter[1]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.242     0.566 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.566    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                117.798    

Slack (MET) :             117.936ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.646ns (52.746%)  route 0.579ns (47.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.398    -0.398 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.579     0.181    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.248     0.429 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.429    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.106   118.365    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.365    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                117.936    

Slack (MET) :             118.042ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.538ns (49.416%)  route 0.551ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.551     0.188    rtc_clk_gen/counter[2]
    SLICE_X84Y145        LUT3 (Prop_lut3_I0_O)        0.105     0.293 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.293    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.076   118.335    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.335    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                118.042    

Slack (MET) :             118.151ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.538ns (55.153%)  route 0.437ns (44.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 117.983 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388    -0.796    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.433    -0.363 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.437     0.074    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.179 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.179    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    R4                                                0.000   119.219 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353   120.572 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.575    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   115.176 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   116.628    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.705 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.278   117.983    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.439   118.423    
                         clock uncertainty           -0.164   118.259    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.072   118.331    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                118.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.247ns (69.827%)  route 0.107ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.107    -0.466    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT6 (Prop_lut6_I3_O)        0.099    -0.367 r  rtc_clk_gen/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.367    rtc_clk_gen/counter_0[5]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.436    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.330 r  rtc_clk_gen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[1]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.426    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.043    -0.330 r  rtc_clk_gen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.330    rtc_clk_gen/counter_0[3]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.131    -0.426    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT3 (Prop_lut3_I2_O)        0.045    -0.328 r  rtc_clk_gen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[2]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.121    -0.436    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.184    -0.373    rtc_clk_gen/counter[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.328    rtc_clk_gen/counter_0[0]
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.244    -0.721    
                         clock uncertainty            0.164    -0.557    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.120    -0.437    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/counter_0[6]
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.260    -0.705    
                         clock uncertainty            0.164    -0.541    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.434    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.203    -0.354    rtc_clk_gen/counter[5]
    SLICE_X85Y146        LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.260    -0.705    
                         clock uncertainty            0.164    -0.541    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.449    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.247ns (52.211%)  route 0.226ns (47.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X84Y145        FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.573 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.457    rtc_clk_gen/counter[3]
    SLICE_X84Y145        LUT5 (Prop_lut5_I2_O)        0.099    -0.358 r  rtc_clk_gen/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.110    -0.248    rtc_clk_gen/counter_0[4]
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.836    -0.965    rtc_clk_gen/clk_out1
    SLICE_X85Y145        FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.257    -0.708    
                         clock uncertainty            0.164    -0.544    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.070    -0.474    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.804ns,  Total Violation       -2.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk_out2_mmcm_1 rise@20625.000ns - clk_out1_mmcm rise@20624.844ns)
  Data Path Delay:        2.475ns  (logic 0.460ns (18.585%)  route 2.015ns (81.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 20623.773 - 20625.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 20624.047 - 20624.844 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                  20624.844 20624.844 r  
    R4                                                0.000 20624.844 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20624.844    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419 20626.262 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 20627.326    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273 20621.053 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524 20622.576    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081 20622.656 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388 20624.045    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379 20624.424 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.479 20624.902    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 20624.982 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         1.536 20626.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                  20625.000 20625.000 r  
    R4                                                0.000 20625.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20625.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353 20626.354 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 20627.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399 20620.959 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452 20622.412    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 20622.488 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.286 20623.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.254 20624.027    
                         clock uncertainty           -0.284 20623.744    
    SLICE_X45Y187        FDCE (Setup_fdce_C_D)       -0.024 20623.721    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      20623.721    
                         arrival time                       -20626.523    
  -------------------------------------------------------------------
                         slack                                 -2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.348%)  route 0.855ns (83.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.217    -0.363    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.337 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         0.638     0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.850    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.565    -0.386    
                         clock uncertainty            0.284    -0.102    
    SLICE_X45Y187        FDCE (Hold_fdce_C_D)         0.078    -0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       21.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.399ns  (logic 8.244ns (20.407%)  route 32.155ns (79.593%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 61.450 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.736    39.624    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.464    61.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
                         clock pessimism              0.335    61.786    
                         clock uncertainty           -0.146    61.640    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                         -39.624    
  -------------------------------------------------------------------
                         slack                                 21.527    

Slack (MET) :             21.657ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.270ns  (logic 8.244ns (20.472%)  route 32.026ns (79.528%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.839    36.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X42Y104        LUT5 (Prop_lut5_I2_O)        0.105    36.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[82]_i_1/O
                         net (fo=2, routed)           0.509    36.975    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[46]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.105    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.415    39.495    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.495    
  -------------------------------------------------------------------
                         slack                                 21.657    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.177ns  (logic 8.244ns (20.519%)  route 31.933ns (79.481%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 61.415 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.212    39.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.428    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y21         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
                         clock pessimism              0.395    61.811    
                         clock uncertainty           -0.146    61.665    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1
  -------------------------------------------------------------------
                         required time                         61.175    
                         arrival time                         -39.402    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.106ns  (logic 8.244ns (20.556%)  route 31.862ns (79.444%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.512    36.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.105    36.888 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.443    39.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.331    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             21.849ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.079ns  (logic 8.244ns (20.570%)  route 31.835ns (79.430%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 61.452 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.772    36.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.105    36.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.878    37.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.921    39.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.466    61.452    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.335    61.788    
                         clock uncertainty           -0.146    61.642    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490    61.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.152    
                         arrival time                         -39.304    
  -------------------------------------------------------------------
                         slack                                 21.849    

Slack (MET) :             21.850ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.081ns  (logic 8.244ns (20.568%)  route 31.837ns (79.432%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 61.456 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.105    39.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.470    61.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKBWRCLK
                         clock pessimism              0.335    61.792    
                         clock uncertainty           -0.146    61.646    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1
  -------------------------------------------------------------------
                         required time                         61.156    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                 21.850    

Slack (MET) :             21.882ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.138ns  (logic 8.244ns (20.539%)  route 31.894ns (79.461%))
  Logic Levels:           55  (CARRY4=13 LUT3=9 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 61.545 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.643    36.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.105    36.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__31/O
                         net (fo=16, routed)          0.815    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.105    37.191 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.173    39.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.559    61.545    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
                         clock pessimism              0.335    61.881    
                         clock uncertainty           -0.146    61.735    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         61.245    
                         arrival time                         -39.363    
  -------------------------------------------------------------------
                         slack                                 21.882    

Slack (MET) :             21.891ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.061ns  (logic 8.244ns (20.579%)  route 31.817ns (79.421%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 61.416 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.942    37.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.105    37.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.084    39.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.429    61.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y20         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.395    61.812    
                         clock uncertainty           -0.146    61.666    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.286    
  -------------------------------------------------------------------
                         slack                                 21.891    

Slack (MET) :             21.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.126ns  (logic 8.244ns (20.545%)  route 31.882ns (79.455%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 61.547 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.409    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y112        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]/Q
                         net (fo=57, routed)          0.884     0.542    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[12]
    SLICE_X45Y113        LUT3 (Prop_lut3_I0_O)        0.115     0.657 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35/O
                         net (fo=6, routed)           0.817     1.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_35_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.267     1.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.333     2.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_1
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.105     2.180 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10/O
                         net (fo=2, routed)           1.167     3.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_10_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I0_O)        0.105     3.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          1.184     4.636    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_5
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.105     4.741 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.483     5.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X55Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.329 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=6, routed)           0.507     5.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.105     5.941 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=89, routed)          1.041     6.983    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X63Y123        LUT3 (Prop_lut3_I2_O)        0.105     7.088 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__7/O
                         net (fo=7, routed)           1.415     8.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X77Y116        LUT4 (Prop_lut4_I3_O)        0.119     8.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=3, routed)           0.372     8.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.267     9.261 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__4/O
                         net (fo=4, routed)           0.696     9.958    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.220    10.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.518    10.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.495    11.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.105    11.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.313    11.924    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.105    12.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.444    12.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X83Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.952 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__1_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.050 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.246 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.344 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.442 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X83Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.540 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.638 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    13.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.874    14.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y116        LUT3 (Prop_lut3_I2_O)        0.249    14.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0/O
                         net (fo=34, routed)          0.821    15.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__0_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I3_O)        0.105    15.879 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3/O
                         net (fo=1, routed)           0.869    16.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__3_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I4_O)        0.105    16.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.828    17.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.105    17.786 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__16/O
                         net (fo=12, routed)          1.108    18.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__13_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I4_O)        0.105    18.999 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5/O
                         net (fo=6, routed)           0.703    19.702    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X61Y114        LUT6 (Prop_lut6_I3_O)        0.105    19.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5/O
                         net (fo=1, routed)           0.371    20.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__5_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    20.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__8/O
                         net (fo=3, routed)           0.481    20.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_39
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=2, routed)           0.549    21.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.523 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=5, routed)           0.334    21.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.105    21.962 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__13/O
                         net (fo=6, routed)           0.399    22.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.105    22.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26/O
                         net (fo=5, routed)           0.663    23.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__26_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I2_O)        0.264    23.393 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4/O
                         net (fo=1, routed)           0.234    23.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__4_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.105    23.732 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__7/O
                         net (fo=19, routed)          0.604    24.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X52Y113        LUT6 (Prop_lut6_I2_O)        0.105    24.440 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3/O
                         net (fo=31, routed)          1.223    25.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__3_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.105    25.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__4/O
                         net (fo=1, routed)           0.551    26.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.105    26.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__0/O
                         net (fo=4, routed)           0.698    27.123    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X41Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    27.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X41Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.685    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.817 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.106    28.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_144[0]
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.275    29.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__18/O
                         net (fo=5, routed)           0.799    29.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.105    30.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          1.149    31.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I1_O)        0.105    31.357 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7/O
                         net (fo=2, routed)           0.527    31.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_7_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.105    31.988 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    31.988    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    32.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.452 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.861    33.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X42Y107        LUT6 (Prop_lut6_I2_O)        0.275    33.588 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__1/O
                         net (fo=9, routed)           0.655    34.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.105    34.348 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__2/O
                         net (fo=2, routed)           0.491    34.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146
    SLICE_X42Y111        LUT6 (Prop_lut6_I5_O)        0.105    34.945 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__2/O
                         net (fo=7, routed)           0.473    35.417    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X41Y109        LUT6 (Prop_lut6_I2_O)        0.105    35.522 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__3/O
                         net (fo=24, routed)          0.527    36.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X41Y105        LUT5 (Prop_lut5_I1_O)        0.105    36.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__23/O
                         net (fo=23, routed)          0.802    36.956    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I3_O)        0.105    37.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.289    39.351    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.561    61.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y17         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism              0.335    61.883    
                         clock uncertainty           -0.146    61.737    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.247    
                         arrival time                         -39.351    
  -------------------------------------------------------------------
                         slack                                 21.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.619    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X21Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y187        FDCE (Prop_fdce_C_Q)         0.141    -0.527 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.045    -0.353 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.889    -0.911    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_out2
    SLICE_X20Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.655    
                         clock uncertainty            0.146    -0.509    
    SLICE_X20Y187        FDCE (Hold_fdce_C_D)         0.120    -0.389    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.541%)  route 0.132ns (41.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X47Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_data_len_reg[15]_1[2]
    SLICE_X46Y158        LUT5 (Prop_lut5_I4_O)        0.045    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/counter_trgt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[15]_2[2]
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_out2
    SLICE_X46Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]/C
                         clock pessimism              0.257    -0.691    
                         clock uncertainty            0.146    -0.545    
    SLICE_X46Y158        FDCE (Hold_fdce_C_D)         0.120    -0.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/counter_trgt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.570    -0.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X77Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[13]/Q
                         net (fo=1, routed)           0.051    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg_n_0_[13]
    SLICE_X76Y158        LUT5 (Prop_lut5_I3_O)        0.045    -0.480 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7/O
                         net (fo=1, routed)           0.000    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[13]_i_4__7_n_0
    SLICE_X76Y158        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.407 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_2__0_n_0
    SLICE_X76Y158        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[11]
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X76Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.256    -0.704    
                         clock uncertainty            0.146    -0.558    
    SLICE_X76Y158        FDRE (Hold_fdre_C_D)         0.134    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.281ns (84.525%)  route 0.051ns (15.475%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.571    -0.716    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X75Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[2]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.045    -0.479 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21/O
                         net (fo=1, routed)           0.000    -0.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_4__21_n_0
    SLICE_X74Y160        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_2__0_n_0
    SLICE_X74Y160        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[2]
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X74Y160        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.257    -0.703    
                         clock uncertainty            0.146    -0.557    
    SLICE_X74Y160        FDRE (Hold_fdre_C_D)         0.134    -0.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.113%)  route 0.104ns (35.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.583    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X51Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_addr_len_reg[4]/Q
                         net (fo=6, routed)           0.104    -0.459    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]_4[4]
    SLICE_X50Y158        LUT5 (Prop_lut5_I1_O)        0.045    -0.414 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[12]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.852    -0.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X50Y158        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.257    -0.691    
                         clock uncertainty            0.146    -0.545    
    SLICE_X50Y158        FDRE (Hold_fdre_C_D)         0.091    -0.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.815%)  route 0.110ns (40.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.582    -0.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X48Y188        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDCE (Prop_fdce_C_Q)         0.164    -0.541 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_presc_reg[5]/Q
                         net (fo=2, routed)           0.110    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[7]_0[5]
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.851    -0.949    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_out2
    SLICE_X47Y189        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]/C
                         clock pessimism              0.260    -0.689    
                         clock uncertainty            0.146    -0.543    
    SLICE_X47Y189        FDCE (Hold_fdce_C_D)         0.070    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_presc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.578    -0.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X63Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[18]/Q
                         net (fo=3, routed)           0.158    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[18]
    SLICE_X64Y160        LUT4 (Prop_lut4_I3_O)        0.045    -0.366 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[18]_i_1__0_n_0
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.846    -0.954    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X64Y160        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]/C
                         clock pessimism              0.280    -0.674    
                         clock uncertainty            0.146    -0.528    
    SLICE_X64Y160        FDCE (Hold_fdce_C_D)         0.120    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[18]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.610    -0.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X37Y165        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.536 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.483    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[4]
    SLICE_X36Y165        LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11/O
                         net (fo=1, routed)           0.000    -0.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__11_n_0
    SLICE_X36Y165        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X36Y165        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[4]
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.880    -0.921    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y165        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.257    -0.664    
                         clock uncertainty            0.146    -0.518    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.134    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.283ns (84.114%)  route 0.053ns (15.886%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.580    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X47Y163        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[27]/Q
                         net (fo=1, routed)           0.053    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg_n_0_[27]
    SLICE_X46Y163        LUT6 (Prop_lut6_I0_O)        0.045    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4/O
                         net (fo=1, routed)           0.000    -0.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_5__4_n_0
    SLICE_X46Y163        MUXF7 (Prop_muxf7_I1_O)      0.075    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_2_n_0
    SLICE_X46Y163        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[21]
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.848    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X46Y163        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.258    -0.694    
                         clock uncertainty            0.146    -0.548    
    SLICE_X46Y163        FDRE (Hold_fdre_C_D)         0.134    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.147%)  route 0.109ns (36.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.573    -0.714    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X55Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.573 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.465    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start[0]
    SLICE_X54Y172        LUT6 (Prop_lut6_I2_O)        0.045    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter[0]_i_1__6_n_0
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.840    -0.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_out2
    SLICE_X54Y172        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]/C
                         clock pessimism              0.259    -0.701    
                         clock uncertainty            0.146    -0.555    
    SLICE_X54Y172        FDCE (Hold_fdce_C_D)         0.092    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.783ns,  Total Violation       -2.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk_out2_mmcm_1 rise@20625.000ns - clk_out1_mmcm_1 rise@20624.844ns)
  Data Path Delay:        2.475ns  (logic 0.460ns (18.585%)  route 2.015ns (81.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 20623.773 - 20625.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 20624.047 - 20624.844 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                  20624.844 20624.844 r  
    R4                                                0.000 20624.844 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20624.844    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419 20626.262 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 20627.326    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273 20621.053 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524 20622.576    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081 20622.656 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.388 20624.045    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379 20624.424 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.479 20624.902    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 20624.982 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         1.536 20626.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                  20625.000 20625.000 r  
    R4                                                0.000 20625.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000 20625.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353 20626.354 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 20627.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399 20620.959 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452 20622.412    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 20622.488 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.286 20623.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.254 20624.027    
                         clock uncertainty           -0.263 20623.764    
    SLICE_X45Y187        FDCE (Setup_fdce_C_D)       -0.024 20623.740    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      20623.740    
                         arrival time                       -20626.523    
  -------------------------------------------------------------------
                         slack                                 -2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rtc_clk_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.348%)  route 0.855ns (83.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.566    -0.721    rtc_clk_gen/clk_out1
    SLICE_X85Y146        FDRE                                         r  rtc_clk_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  rtc_clk_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.217    -0.363    CLK32768KHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.337 r  CLK32768KHZ_BUFG_inst/O
                         net (fo=988, routed)         0.638     0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/CLK32768KHZ_BUFG
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.850    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_out2
    SLICE_X45Y187        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.565    -0.386    
                         clock uncertainty            0.263    -0.122    
    SLICE_X45Y187        FDCE (Hold_fdce_C_D)         0.078    -0.044    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.799ns (22.922%)  route 2.687ns (77.078%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.632     2.854    fen1[0]_i_1_n_0
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.799ns (23.134%)  route 2.655ns (76.866%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.600     2.822    fen1[0]_i_1_n_0
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.438     9.368    
                         clock uncertainty           -0.100     9.268    
    SLICE_X161Y101       FDRE (Setup_fdre_C_R)       -0.352     8.916    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fen1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mmcm_1 rise@10.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.799ns (23.353%)  route 2.622ns (76.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.552    -0.632    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.379    -0.253 r  fen1_reg[11]/Q
                         net (fo=2, routed)           0.678     0.425    fen1_reg[11]
    SLICE_X160Y102       LUT4 (Prop_lut4_I0_O)        0.105     0.530 r  fen1[0]_i_9/O
                         net (fo=1, routed)           0.513     1.043    fen1[0]_i_9_n_0
    SLICE_X160Y103       LUT6 (Prop_lut6_I1_O)        0.105     1.148 r  fen1[0]_i_6/O
                         net (fo=1, routed)           0.332     1.481    fen1[0]_i_6_n_0
    SLICE_X160Y105       LUT4 (Prop_lut4_I1_O)        0.105     1.586 r  fen1[0]_i_3/O
                         net (fo=2, routed)           0.531     2.116    fen10
    SLICE_X160Y105       LUT3 (Prop_lut3_I0_O)        0.105     2.221 r  fen1[0]_i_1/O
                         net (fo=32, routed)          0.568     2.789    fen1[0]_i_1_n_0
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    10.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     5.957 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     7.410    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.487 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          1.443     8.930    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[13]/C
                         clock pessimism              0.410     9.340    
                         clock uncertainty           -0.100     9.240    
    SLICE_X161Y102       FDRE (Setup_fdre_C_R)       -0.352     8.888    fen1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  fen1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    fen1_reg[4]_i_1_n_7
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[4]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.336%)  route 0.107ns (22.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  fen1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    fen1_reg[4]_i_1_n_5
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[6]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_6
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[5]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  fen1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    fen1_reg[4]_i_1_n_4
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y100       FDRE                                         r  fen1_reg[7]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.394ns (78.602%)  route 0.107ns (21.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  fen1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    fen1_reg[8]_i_1_n_7
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[8]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.405ns (79.061%)  route 0.107ns (20.939%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  fen1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    fen1_reg[8]_i_1_n_5
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[10]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_4
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[11]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  fen1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    fen1_reg[8]_i_1_n_6
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y101       FDRE                                         r  fen1_reg[9]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y101       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.433ns (80.147%)  route 0.107ns (19.853%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.031 r  fen1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    fen1_reg[12]_i_1_n_7
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[12]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fen1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fen1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.444ns (80.543%)  route 0.107ns (19.457%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.715    -0.572    clk_100M
    SLICE_X161Y99        FDRE                                         r  fen1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fen1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.324    fen1_reg_n_0_[3]
    SLICE_X161Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.164 r  fen1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.163    fen1_reg[0]_i_2_n_0
    SLICE_X161Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  fen1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    fen1_reg[4]_i_1_n_0
    SLICE_X161Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.085 r  fen1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    fen1_reg[8]_i_1_n_0
    SLICE_X161Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.020 r  fen1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.020    fen1_reg[12]_i_1_n_5
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=33, routed)          0.922    -0.879    clk_100M
    SLICE_X161Y102       FDRE                                         r  fen1_reg[14]/C
                         clock pessimism              0.509    -0.370    
                         clock uncertainty            0.100    -0.271    
    SLICE_X161Y102       FDRE (Hold_fdre_C_D)         0.105    -0.166    fen1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       41.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.986ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.292    61.238    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.986    

Slack (MET) :             42.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.258    61.272    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.272    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 42.020    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.705%)  route 0.430ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.208    -0.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X55Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/clk_out2
    SLICE_X55Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.515%)  route 0.434ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.211    -0.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X54Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.176%)  route 0.421ns (66.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.199    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X53Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X53Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.260    -0.685    
    SLICE_X53Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.706    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       41.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.986ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.292    61.238    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.986    

Slack (MET) :             42.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.258    61.272    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.272    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 42.020    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.705%)  route 0.430ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.208    -0.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X55Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/clk_out2
    SLICE_X55Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.515%)  route 0.434ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.211    -0.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X54Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.176%)  route 0.421ns (66.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.199    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X53Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X53Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.260    -0.685    
                         clock uncertainty            0.146    -0.540    
    SLICE_X53Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       41.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         61.199    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.947    

Slack (MET) :             41.986ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.292    61.238    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.986    

Slack (MET) :             42.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.146    61.530    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.258    61.272    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.272    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 42.020    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.146    61.531    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.200    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.200    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.173    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    

Slack (MET) :             42.222ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.146    61.538    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.280    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.705%)  route 0.430ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.208    -0.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X55Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/clk_out2
    SLICE_X55Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.515%)  route 0.434ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.211    -0.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X54Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
                         clock uncertainty            0.146    -0.520    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.176%)  route 0.421ns (66.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.199    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X53Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X53Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.260    -0.685    
                         clock uncertainty            0.146    -0.540    
    SLICE_X53Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       41.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.964ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.128    61.548    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.217    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.964    

Slack (MET) :             41.964ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.128    61.548    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.217    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.964    

Slack (MET) :             41.964ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clear
    SLICE_X57Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X57Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.128    61.548    
    SLICE_X57Y117        FDCE (Recov_fdce_C_CLR)     -0.331    61.217    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 41.964    

Slack (MET) :             42.003ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.128    61.548    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.292    61.256    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         61.256    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 42.003    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.941ns  (logic 0.484ns (2.427%)  route 19.457ns (97.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 61.281 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.316    19.253    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clear
    SLICE_X56Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.294    61.281    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X56Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.395    61.676    
                         clock uncertainty           -0.128    61.548    
    SLICE_X56Y117        FDCE (Recov_fdce_C_CLR)     -0.258    61.290    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                 42.037    

Slack (MET) :             42.191ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.128    61.549    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.218    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.218    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.191    

Slack (MET) :             42.191ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.128    61.549    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.218    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.218    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.191    

Slack (MET) :             42.191ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 0.484ns (2.455%)  route 19.231ns (97.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 61.282 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.091    19.027    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clear
    SLICE_X57Y115        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.295    61.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X57Y115        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.395    61.677    
                         clock uncertainty           -0.128    61.549    
    SLICE_X57Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.218    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.218    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 42.191    

Slack (MET) :             42.239ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.128    61.556    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.298    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.298    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.239    

Slack (MET) :             42.239ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 0.484ns (2.451%)  route 19.263ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 61.289 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -3.789 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.265    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.184 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.496    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X23Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDCE (Prop_fdce_C_Q)         0.379    -0.309 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=20, routed)          1.140     0.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X23Y144        LUT1 (Prop_lut1_I0_O)        0.105     0.936 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/tag_d1[10]_i_1/O
                         net (fo=5234, routed)       18.122    19.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/SS[0]
    SLICE_X52Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.353    63.853 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.857    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    58.457 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    59.910    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.987 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        1.302    61.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.395    61.684    
                         clock uncertainty           -0.128    61.556    
    SLICE_X52Y106        FDCE (Recov_fdce_C_CLR)     -0.258    61.298    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.298    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 42.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X56Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/clk_out2
    SLICE_X56Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X56Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.072%)  route 0.423ns (66.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.201    -0.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X57Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X57Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X57Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.705%)  route 0.430ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.208    -0.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X55Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/clk_out2
    SLICE_X55Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.515%)  route 0.434ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.211    -0.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X54Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.280    -0.665    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.176%)  route 0.421ns (66.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.586    -0.701    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X52Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.222    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X52Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__5/O
                         net (fo=739, routed)         0.199    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[0]_0
    SLICE_X53Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=8706, routed)        0.856    -0.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/clk_out2
    SLICE_X53Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.260    -0.685    
    SLICE_X53Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.706    





