
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Processor MMIO Stale Data Vulnerabilities &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Reporting issues" href="../reporting-issues.html" />
    <link rel="prev" title="L1D Flushing" href="l1d_flush.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="processor-mmio-stale-data-vulnerabilities">
<h1>Processor MMIO Stale Data Vulnerabilities<a class="headerlink" href="#processor-mmio-stale-data-vulnerabilities" title="Permalink to this headline">¶</a></h1>
<p>Processor MMIO Stale Data Vulnerabilities are a class of memory-mapped I/O
(MMIO) vulnerabilities that can expose data. The sequences of operations for
exposing data range from simple to very complex. Because most of the
vulnerabilities require the attacker to have access to MMIO, many environments
are not affected. System environments using virtualization where MMIO access is
provided to untrusted guests may need mitigation. These vulnerabilities are
not transient execution attacks. However, these vulnerabilities may propagate
stale data into core fill buffers where the data can subsequently be inferred
by an unmitigated transient execution attack. Mitigation for these
vulnerabilities includes a combination of microcode update and software
changes, depending on the platform and usage model. Some of these mitigations
are similar to those used to mitigate Microarchitectural Data Sampling (MDS) or
those used to mitigate Special Register Buffer Data Sampling (SRBDS).</p>
<section id="data-propagators">
<h2>Data Propagators<a class="headerlink" href="#data-propagators" title="Permalink to this headline">¶</a></h2>
<p>Propagators are operations that result in stale data being copied or moved from
one microarchitectural buffer or register to another. Processor MMIO Stale Data
Vulnerabilities are operations that may result in stale data being directly
read into an architectural, software-visible state or sampled from a buffer or
register.</p>
<section id="fill-buffer-stale-data-propagator-fbsdp">
<h3>Fill Buffer Stale Data Propagator (FBSDP)<a class="headerlink" href="#fill-buffer-stale-data-propagator-fbsdp" title="Permalink to this headline">¶</a></h3>
<p>Stale data may propagate from fill buffers (FB) into the non-coherent portion
of the uncore on some non-coherent writes. Fill buffer propagation by itself
does not make stale data architecturally visible. Stale data must be propagated
to a location where it is subject to reading or sampling.</p>
</section>
<section id="sideband-stale-data-propagator-ssdp">
<h3>Sideband Stale Data Propagator (SSDP)<a class="headerlink" href="#sideband-stale-data-propagator-ssdp" title="Permalink to this headline">¶</a></h3>
<p>The sideband stale data propagator (SSDP) is limited to the client (including
Intel Xeon server E3) uncore implementation. The sideband response buffer is
shared by all client cores. For non-coherent reads that go to sideband
destinations, the uncore logic returns 64 bytes of data to the core, including
both requested data and unrequested stale data, from a transaction buffer and
the sideband response buffer. As a result, stale data from the sideband
response and transaction buffers may now reside in a core fill buffer.</p>
</section>
<section id="primary-stale-data-propagator-psdp">
<h3>Primary Stale Data Propagator (PSDP)<a class="headerlink" href="#primary-stale-data-propagator-psdp" title="Permalink to this headline">¶</a></h3>
<p>The primary stale data propagator (PSDP) is limited to the client (including
Intel Xeon server E3) uncore implementation. Similar to the sideband response
buffer, the primary response buffer is shared by all client cores. For some
processors, MMIO primary reads will return 64 bytes of data to the core fill
buffer including both requested data and unrequested stale data. This is
similar to the sideband stale data propagator.</p>
</section>
</section>
<section id="vulnerabilities">
<h2>Vulnerabilities<a class="headerlink" href="#vulnerabilities" title="Permalink to this headline">¶</a></h2>
<section id="device-register-partial-write-drpw-cve-2022-21166">
<h3>Device Register Partial Write (DRPW) (CVE-2022-21166)<a class="headerlink" href="#device-register-partial-write-drpw-cve-2022-21166" title="Permalink to this headline">¶</a></h3>
<p>Some endpoint MMIO registers incorrectly handle writes that are smaller than
the register size. Instead of aborting the write or only copying the correct
subset of bytes (for example, 2 bytes for a 2-byte write), more bytes than
specified by the write transaction may be written to the register. On
processors affected by FBSDP, this may expose stale data from the fill buffers
of the core that created the write transaction.</p>
</section>
<section id="shared-buffers-data-sampling-sbds-cve-2022-21125">
<h3>Shared Buffers Data Sampling (SBDS) (CVE-2022-21125)<a class="headerlink" href="#shared-buffers-data-sampling-sbds-cve-2022-21125" title="Permalink to this headline">¶</a></h3>
<p>After propagators may have moved data around the uncore and copied stale data
into client core fill buffers, processors affected by MFBDS can leak data from
the fill buffer. It is limited to the client (including Intel Xeon server E3)
uncore implementation.</p>
</section>
<section id="shared-buffers-data-read-sbdr-cve-2022-21123">
<h3>Shared Buffers Data Read (SBDR) (CVE-2022-21123)<a class="headerlink" href="#shared-buffers-data-read-sbdr-cve-2022-21123" title="Permalink to this headline">¶</a></h3>
<p>It is similar to Shared Buffer Data Sampling (SBDS) except that the data is
directly read into the architectural software-visible state. It is limited to
the client (including Intel Xeon server E3) uncore implementation.</p>
</section>
</section>
<section id="affected-processors">
<h2>Affected Processors<a class="headerlink" href="#affected-processors" title="Permalink to this headline">¶</a></h2>
<p>Not all the CPUs are affected by all the variants. For instance, most
processors for the server market (excluding Intel Xeon E3 processors) are
impacted by only Device Register Partial Write (DRPW).</p>
<p>Below is the list of affected Intel processors <a class="footnote-reference brackets" href="#f1" id="id1">1</a>:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 46%" />
<col style="width: 29%" />
<col style="width: 24%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Common name</p></th>
<th class="head"><p>Family_Model</p></th>
<th class="head"><p>Steppings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>HASWELL_X</p></td>
<td><p>06_3FH</p></td>
<td><p>2,4</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE_L</p></td>
<td><p>06_4EH</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>BROADWELL_X</p></td>
<td><p>06_4FH</p></td>
<td><p>All</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE_X</p></td>
<td><p>06_55H</p></td>
<td><p>3,4,6,7,11</p></td>
</tr>
<tr class="row-even"><td><p>BROADWELL_D</p></td>
<td><p>06_56H</p></td>
<td><p>3,4,5</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE</p></td>
<td><p>06_5EH</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>ICELAKE_X</p></td>
<td><p>06_6AH</p></td>
<td><p>4,5,6</p></td>
</tr>
<tr class="row-odd"><td><p>ICELAKE_D</p></td>
<td><p>06_6CH</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>ICELAKE_L</p></td>
<td><p>06_7EH</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>ATOM_TREMONT_D</p></td>
<td><p>06_86H</p></td>
<td><p>All</p></td>
</tr>
<tr class="row-even"><td><p>LAKEFIELD</p></td>
<td><p>06_8AH</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>KABYLAKE_L</p></td>
<td><p>06_8EH</p></td>
<td><p>9 to 12</p></td>
</tr>
<tr class="row-even"><td><p>ATOM_TREMONT</p></td>
<td><p>06_96H</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>ATOM_TREMONT_L</p></td>
<td><p>06_9CH</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>KABYLAKE</p></td>
<td><p>06_9EH</p></td>
<td><p>9 to 13</p></td>
</tr>
<tr class="row-odd"><td><p>COMETLAKE</p></td>
<td><p>06_A5H</p></td>
<td><p>2,3,5</p></td>
</tr>
<tr class="row-even"><td><p>COMETLAKE_L</p></td>
<td><p>06_A6H</p></td>
<td><p>0,1</p></td>
</tr>
<tr class="row-odd"><td><p>ROCKETLAKE</p></td>
<td><p>06_A7H</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If a CPU is in the affected processor list, but not affected by a variant, it
is indicated by new bits in MSR IA32_ARCH_CAPABILITIES. As described in a later
section, mitigation largely remains the same for all the variants, i.e. to
clear the CPU fill buffers via VERW instruction.</p>
</section>
<section id="new-bits-in-msrs">
<h2>New bits in MSRs<a class="headerlink" href="#new-bits-in-msrs" title="Permalink to this headline">¶</a></h2>
<p>Newer processors and microcode update on existing affected processors added new
bits to IA32_ARCH_CAPABILITIES MSR. These bits can be used to enumerate
specific variants of Processor MMIO Stale Data vulnerabilities and mitigation
capability.</p>
<section id="msr-ia32-arch-capabilities">
<h3>MSR IA32_ARCH_CAPABILITIES<a class="headerlink" href="#msr-ia32-arch-capabilities" title="Permalink to this headline">¶</a></h3>
<dl class="simple">
<dt>Bit 13 - SBDR_SSDP_NO - When set, processor is not affected by either the</dt><dd><p>Shared Buffers Data Read (SBDR) vulnerability or the sideband stale
data propagator (SSDP).</p>
</dd>
<dt>Bit 14 - FBSDP_NO - When set, processor is not affected by the Fill Buffer</dt><dd><p>Stale Data Propagator (FBSDP).</p>
</dd>
<dt>Bit 15 - PSDP_NO - When set, processor is not affected by Primary Stale Data</dt><dd><p>Propagator (PSDP).</p>
</dd>
<dt>Bit 17 - FB_CLEAR - When set, VERW instruction will overwrite CPU fill buffer</dt><dd><p>values as part of MD_CLEAR operations. Processors that do not
enumerate MDS_NO (meaning they are affected by MDS) but that do
enumerate support for both L1D_FLUSH and MD_CLEAR implicitly enumerate
FB_CLEAR as part of their MD_CLEAR support.</p>
</dd>
<dt>Bit 18 - FB_CLEAR_CTRL - Processor supports read and write to MSR</dt><dd><p>IA32_MCU_OPT_CTRL[FB_CLEAR_DIS]. On such processors, the FB_CLEAR_DIS
bit can be set to cause the VERW instruction to not perform the
FB_CLEAR action. Not all processors that support FB_CLEAR will support
FB_CLEAR_CTRL.</p>
</dd>
</dl>
</section>
<section id="msr-ia32-mcu-opt-ctrl">
<h3>MSR IA32_MCU_OPT_CTRL<a class="headerlink" href="#msr-ia32-mcu-opt-ctrl" title="Permalink to this headline">¶</a></h3>
<p>Bit 3 - FB_CLEAR_DIS - When set, VERW instruction does not perform the FB_CLEAR
action. This may be useful to reduce the performance impact of FB_CLEAR in
cases where system software deems it warranted (for example, when performance
is more critical, or the untrusted software has no MMIO access). Note that
FB_CLEAR_DIS has no impact on enumeration (for example, it does not change
FB_CLEAR or MD_CLEAR enumeration) and it may not be supported on all processors
that enumerate FB_CLEAR.</p>
</section>
</section>
<section id="mitigation">
<h2>Mitigation<a class="headerlink" href="#mitigation" title="Permalink to this headline">¶</a></h2>
<p>Like MDS, all variants of Processor MMIO Stale Data vulnerabilities  have the
same mitigation strategy to force the CPU to clear the affected buffers before
an attacker can extract the secrets.</p>
<p>This is achieved by using the otherwise unused and obsolete VERW instruction in
combination with a microcode update. The microcode clears the affected CPU
buffers when the VERW instruction is executed.</p>
<p>Kernel reuses the MDS function to invoke the buffer clearing:</p>
<blockquote>
<div><p>mds_clear_cpu_buffers()</p>
</div></blockquote>
<p>On MDS affected CPUs, the kernel already invokes CPU buffer clear on
kernel/userspace, hypervisor/guest and C-state (idle) transitions. No
additional mitigation is needed on such CPUs.</p>
<p>For CPUs not affected by MDS or TAA, mitigation is needed only for the attacker
with MMIO capability. Therefore, VERW is not required for kernel/userspace. For
virtualization case, VERW is only needed at VMENTER for a guest with MMIO
capability.</p>
<section id="mitigation-points">
<h3>Mitigation points<a class="headerlink" href="#mitigation-points" title="Permalink to this headline">¶</a></h3>
<section id="return-to-user-space">
<h4>Return to user space<a class="headerlink" href="#return-to-user-space" title="Permalink to this headline">¶</a></h4>
<p>Same mitigation as MDS when affected by MDS/TAA, otherwise no mitigation
needed.</p>
</section>
<section id="c-state-transition">
<h4>C-State transition<a class="headerlink" href="#c-state-transition" title="Permalink to this headline">¶</a></h4>
<p>Control register writes by CPU during C-state transition can propagate data
from fill buffer to uncore buffers. Execute VERW before C-state transition to
clear CPU fill buffers.</p>
</section>
<section id="guest-entry-point">
<h4>Guest entry point<a class="headerlink" href="#guest-entry-point" title="Permalink to this headline">¶</a></h4>
<p>Same mitigation as MDS when processor is also affected by MDS/TAA, otherwise
execute VERW at VMENTER only for MMIO capable guests. On CPUs not affected by
MDS/TAA, guest without MMIO access cannot extract secrets using Processor MMIO
Stale Data vulnerabilities, so there is no need to execute VERW for such guests.</p>
</section>
</section>
<section id="mitigation-control-on-the-kernel-command-line">
<h3>Mitigation control on the kernel command line<a class="headerlink" href="#mitigation-control-on-the-kernel-command-line" title="Permalink to this headline">¶</a></h3>
<p>The kernel command line allows to control the Processor MMIO Stale Data
mitigations at boot time with the option “mmio_stale_data=”. The valid
arguments for this option are:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 87%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>full</p></td>
<td><p>If the CPU is vulnerable, enable mitigation; CPU buffer clearing
on exit to userspace and when entering a VM. Idle transitions are
protected as well. It does not automatically disable SMT.</p></td>
</tr>
<tr class="row-even"><td><p>full,nosmt</p></td>
<td><p>Same as full, with SMT disabled on vulnerable CPUs. This is the
complete mitigation.</p></td>
</tr>
<tr class="row-odd"><td><p>off</p></td>
<td><p>Disables mitigation completely.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If the CPU is affected and mmio_stale_data=off is not supplied on the kernel
command line, then the kernel selects the appropriate mitigation.</p>
</section>
<section id="mitigation-status-information">
<h3>Mitigation status information<a class="headerlink" href="#mitigation-status-information" title="Permalink to this headline">¶</a></h3>
<p>The Linux kernel provides a sysfs interface to enumerate the current
vulnerability status of the system: whether the system is vulnerable, and
which mitigations are active. The relevant sysfs file is:</p>
<blockquote>
<div><p>/sys/devices/system/cpu/vulnerabilities/mmio_stale_data</p>
</div></blockquote>
<p>The possible values in this file are:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>‘Not affected’</p></td>
<td><p>The processor is not vulnerable</p></td>
</tr>
<tr class="row-even"><td><p>‘Vulnerable’</p></td>
<td><p>The processor is vulnerable, but no mitigation enabled</p></td>
</tr>
<tr class="row-odd"><td><p>‘Vulnerable: Clear CPU buffers attempted, no microcode’</p></td>
<td><p>The processor is vulnerable, but microcode is not updated. The
mitigation is enabled on a best effort basis.</p></td>
</tr>
<tr class="row-even"><td><p>‘Mitigation: Clear CPU buffers’</p></td>
<td><p>The processor is vulnerable and the CPU buffer clearing mitigation is
enabled.</p></td>
</tr>
<tr class="row-odd"><td><p>‘Unknown: No mitigations’</p></td>
<td><p>The processor vulnerability status is unknown because it is
out of Servicing period. Mitigation is not attempted.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="definitions">
<h3>Definitions:<a class="headerlink" href="#definitions" title="Permalink to this headline">¶</a></h3>
<p>Servicing period: The process of providing functional and security updates to
Intel processors or platforms, utilizing the Intel Platform Update (IPU)
process or other similar mechanisms.</p>
<p>End of Servicing Updates (ESU): ESU is the date at which Intel will no
longer provide Servicing, such as through IPU or other similar update
processes. ESU dates will typically be aligned to end of quarter.</p>
<p>If the processor is vulnerable then the following information is appended to
the above information:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 36%" />
<col style="width: 64%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>‘SMT vulnerable’</p></td>
<td><p>SMT is enabled</p></td>
</tr>
<tr class="row-even"><td><p>‘SMT disabled’</p></td>
<td><p>SMT is disabled</p></td>
</tr>
<tr class="row-odd"><td><p>‘SMT Host state unknown’</p></td>
<td><p>Kernel runs in a VM, Host SMT state unknown</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="references">
<h3>References<a class="headerlink" href="#references" title="Permalink to this headline">¶</a></h3>
<dl class="footnote brackets">
<dt class="label" id="f1"><span class="brackets"><a class="fn-backref" href="#id1">1</a></span></dt>
<dd><p>Affected Processors
<a class="reference external" href="https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html">https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html</a></p>
</dd>
</dl>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Processor MMIO Stale Data Vulnerabilities</a><ul>
<li><a class="reference internal" href="#data-propagators">Data Propagators</a><ul>
<li><a class="reference internal" href="#fill-buffer-stale-data-propagator-fbsdp">Fill Buffer Stale Data Propagator (FBSDP)</a></li>
<li><a class="reference internal" href="#sideband-stale-data-propagator-ssdp">Sideband Stale Data Propagator (SSDP)</a></li>
<li><a class="reference internal" href="#primary-stale-data-propagator-psdp">Primary Stale Data Propagator (PSDP)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#vulnerabilities">Vulnerabilities</a><ul>
<li><a class="reference internal" href="#device-register-partial-write-drpw-cve-2022-21166">Device Register Partial Write (DRPW) (CVE-2022-21166)</a></li>
<li><a class="reference internal" href="#shared-buffers-data-sampling-sbds-cve-2022-21125">Shared Buffers Data Sampling (SBDS) (CVE-2022-21125)</a></li>
<li><a class="reference internal" href="#shared-buffers-data-read-sbdr-cve-2022-21123">Shared Buffers Data Read (SBDR) (CVE-2022-21123)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#affected-processors">Affected Processors</a></li>
<li><a class="reference internal" href="#new-bits-in-msrs">New bits in MSRs</a><ul>
<li><a class="reference internal" href="#msr-ia32-arch-capabilities">MSR IA32_ARCH_CAPABILITIES</a></li>
<li><a class="reference internal" href="#msr-ia32-mcu-opt-ctrl">MSR IA32_MCU_OPT_CTRL</a></li>
</ul>
</li>
<li><a class="reference internal" href="#mitigation">Mitigation</a><ul>
<li><a class="reference internal" href="#mitigation-points">Mitigation points</a><ul>
<li><a class="reference internal" href="#return-to-user-space">Return to user space</a></li>
<li><a class="reference internal" href="#c-state-transition">C-State transition</a></li>
<li><a class="reference internal" href="#guest-entry-point">Guest entry point</a></li>
</ul>
</li>
<li><a class="reference internal" href="#mitigation-control-on-the-kernel-command-line">Mitigation control on the kernel command line</a></li>
<li><a class="reference internal" href="#mitigation-status-information">Mitigation status information</a></li>
<li><a class="reference internal" href="#definitions">Definitions:</a></li>
<li><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
</ul>
</li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/admin-guide/hw-vuln/processor_mmio_stale_data.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/admin-guide/hw-vuln/processor_mmio_stale_data.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>