###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       104217   # Number of WRITE/WRITEP commands
num_reads_done                 =       831081   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       635467   # Number of read row buffer hits
num_read_cmds                  =       831079   # Number of READ/READP commands
num_writes_done                =       104217   # Number of read requests issued
num_write_row_hits             =        62522   # Number of write row buffer hits
num_act_cmds                   =       238389   # Number of ACT commands
num_pre_cmds                   =       238358   # Number of PRE commands
num_ondemand_pres              =       215371   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9425069   # Cyles of rank active rank.0
rank_active_cycles.1           =      9207778   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       574931   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       792222   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       881752   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10703   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4894   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2841   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2621   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3977   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1386   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2380   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21408   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           58   # Write cmd latency (cycles)
write_latency[40-59]           =           42   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          288   # Write cmd latency (cycles)
write_latency[100-119]         =          461   # Write cmd latency (cycles)
write_latency[120-139]         =          842   # Write cmd latency (cycles)
write_latency[140-159]         =         1261   # Write cmd latency (cycles)
write_latency[160-179]         =         2061   # Write cmd latency (cycles)
write_latency[180-199]         =         2900   # Write cmd latency (cycles)
write_latency[200-]            =        96164   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       302735   # Read request latency (cycles)
read_latency[40-59]            =        98410   # Read request latency (cycles)
read_latency[60-79]            =       117883   # Read request latency (cycles)
read_latency[80-99]            =        54999   # Read request latency (cycles)
read_latency[100-119]          =        42177   # Read request latency (cycles)
read_latency[120-139]          =        34304   # Read request latency (cycles)
read_latency[140-159]          =        23907   # Read request latency (cycles)
read_latency[160-179]          =        18743   # Read request latency (cycles)
read_latency[180-199]          =        15161   # Read request latency (cycles)
read_latency[200-]             =       122760   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.20251e+08   # Write energy
read_energy                    =  3.35091e+09   # Read energy
act_energy                     =  6.52232e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75967e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.80267e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88124e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74565e+09   # Active standby energy rank.1
average_read_latency           =      120.496   # Average read request latency (cycles)
average_interarrival           =      10.6915   # Average request interarrival latency (cycles)
total_energy                   =  1.75112e+10   # Total energy (pJ)
average_power                  =      1751.12   # Average power (mW)
average_bandwidth              =      7.98121   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       103789   # Number of WRITE/WRITEP commands
num_reads_done                 =       882692   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       695235   # Number of read row buffer hits
num_read_cmds                  =       882689   # Number of READ/READP commands
num_writes_done                =       103796   # Number of read requests issued
num_write_row_hits             =        61216   # Number of write row buffer hits
num_act_cmds                   =       231049   # Number of ACT commands
num_pre_cmds                   =       231021   # Number of PRE commands
num_ondemand_pres              =       206331   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9319299   # Cyles of rank active rank.0
rank_active_cycles.1           =      9297487   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       680701   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       702513   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       933448   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10512   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4824   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2661   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1802   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2591   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4031   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1512   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1367   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2485   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21255   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           39   # Write cmd latency (cycles)
write_latency[40-59]           =           52   # Write cmd latency (cycles)
write_latency[60-79]           =          158   # Write cmd latency (cycles)
write_latency[80-99]           =          316   # Write cmd latency (cycles)
write_latency[100-119]         =          554   # Write cmd latency (cycles)
write_latency[120-139]         =         1012   # Write cmd latency (cycles)
write_latency[140-159]         =         1430   # Write cmd latency (cycles)
write_latency[160-179]         =         2053   # Write cmd latency (cycles)
write_latency[180-199]         =         2785   # Write cmd latency (cycles)
write_latency[200-]            =        95389   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       312804   # Read request latency (cycles)
read_latency[40-59]            =       109946   # Read request latency (cycles)
read_latency[60-79]            =       121923   # Read request latency (cycles)
read_latency[80-99]            =        60796   # Read request latency (cycles)
read_latency[100-119]          =        45232   # Read request latency (cycles)
read_latency[120-139]          =        36124   # Read request latency (cycles)
read_latency[140-159]          =        26255   # Read request latency (cycles)
read_latency[160-179]          =        20630   # Read request latency (cycles)
read_latency[180-199]          =        16344   # Read request latency (cycles)
read_latency[200-]             =       132635   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.18115e+08   # Write energy
read_energy                    =    3.559e+09   # Read energy
act_energy                     =   6.3215e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.26736e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37206e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81524e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80163e+09   # Active standby energy rank.1
average_read_latency           =      124.954   # Average read request latency (cycles)
average_interarrival           =      10.1367   # Average request interarrival latency (cycles)
total_energy                   =  1.76947e+10   # Total energy (pJ)
average_power                  =      1769.47   # Average power (mW)
average_bandwidth              =      8.41803   # Average bandwidth
