TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened new HwDB with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.14:04:33::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-02-02.14:04:33::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.14:04:33::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::mss does not exists at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Creating sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Adding the swdes entry, created swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::updating the scw layer changes to swdes at   C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Writing mss at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.14:04:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-02.14:04:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-02.14:04:33::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.14:04:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-02-02.14:04:33::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.14:04:33::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-02.14:04:33::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.14:04:33::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.14:04:33::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.14:04:33::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.14:04:33::SCWSystem::Not a boot domain 
LOG::2025-02-02.14:04:33::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.14:04:33::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.14:04:33::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.14:04:33::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.14:04:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.14:04:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.14:04:33::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-02-02.14:04:33::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-02.14:04:33::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.14:04:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.14:04:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.14:04:33::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.14:04:33::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.14:04:33::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.14:04:33::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.14:04:33::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.14:04:33::SCWSystem::dir created 
TRACE::2025-02-02.14:04:33::SCWSystem::Writing the bif 
TRACE::2025-02-02.14:04:33::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.14:04:33::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.14:04:33::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.14:04:33::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:04:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:04:33::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:33::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:33::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:33::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:33::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.14:04:33::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:04:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:04:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:04:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:04:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-02.14:04:34::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.14:04:34::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.14:04:34::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.14:04:34::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.14:04:34::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.14:04:34::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.14:04:34::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.14:04:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.14:04:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.14:04:34::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-02-02.14:04:34::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-02.14:04:34::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.14:04:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.14:04:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.14:04:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.14:04:34::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.14:04:34::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.14:04:34::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.14:04:34::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.14:04:34::SCWSystem::dir created 
TRACE::2025-02-02.14:04:34::SCWSystem::Writing the bif 
TRACE::2025-02-02.14:04:34::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.14:04:34::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.14:04:34::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.14:04:34::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:04:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:04:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:34::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:34::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:34::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:34::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.14:04:34::SCWPlatform::updated the xpfm file.
LOG::2025-02-02.14:04:47::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.14:04:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.14:04:47::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.14:04:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.14:04:47::SCWSystem::Not a boot domain 
LOG::2025-02-02.14:04:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.14:04:47::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.14:04:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.14:04:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.14:04:47::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:47::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:47::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:47::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:47::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:47::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:47::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:47::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:47::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:47::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.14:04:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.14:04:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.14:04:47::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-02-02.14:04:47::SCWMssOS::doing bsp build ... 
TRACE::2025-02-02.14:04:47::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-02-02.14:04:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.14:04:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.14:04:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.14:04:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.14:04:47::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.14:04:47::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.14:04:47::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.14:04:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.14:04:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.14:04:47::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.14:04:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.14:04:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.14:04:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.14:04:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-02-02.14:04:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-02-02.14:04:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-02-02.14:04:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-02.14:04:48::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.14:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.14:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.14:04:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.14:04:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.14:04:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.14:04:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.14:04:48::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.14:04:48::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.14:04:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.14:04:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.14:04:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.14:04:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.14:04:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.14:04:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.14:04:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.14:04:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.14:04:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.14:04:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.14:04:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.14:04:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.14:04:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.14:04:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-02.14:04:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-02-02.14:04:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.14:04:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-02-02.14:04:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-02-02.14:04:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.14:04:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-02.14:04:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-02-02.14:04:49::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.14:04:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-02-02.14:04:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-02.14:04:49::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-02.14:04:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-02.14:04:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-02.14:04:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-02.14:04:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-02.14:04:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-02.14:04:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-02.14:04:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-02.14:04:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-02-02.14:04:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-02-02.14:04:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-02-02.14:04:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-02-02.14:04:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-02-02.14:04:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-02-02.14:04:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-02-02.14:04:49::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-02-02.14:04:49::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-02-02.14:04:49::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-02-02.14:04:49::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-02-02.14:04:49::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-02-02.14:04:49::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-02-02.14:04:49::SCWMssOS::e_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xt
TRACE::2025-02-02.14:04:49::SCWMssOS::mrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o

TRACE::2025-02-02.14:04:49::SCWMssOS::'Finished building libraries'

TRACE::2025-02-02.14:04:49::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.14:04:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.14:04:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.14:04:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.14:04:50::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.14:04:50::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.14:04:50::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.14:04:50::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.14:04:50::SCWSystem::dir created 
TRACE::2025-02-02.14:04:50::SCWSystem::Writing the bif 
TRACE::2025-02-02.14:04:50::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.14:04:50::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.14:04:50::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.14:04:50::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:04:50::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:04:50::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:50::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:50::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:50::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:50::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:50::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:50::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:50::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:50::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:50::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.14:04:50::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:04:50::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:04:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:04:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.14:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:04:50::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:04:50::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:04:50::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWPlatform::Clearing the existing platform
TRACE::2025-02-02.14:40:40::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-02.14:40:40::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWSystem::Clearing the domains completed.
TRACE::2025-02-02.14:40:40::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Removing the HwDB with name C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened new HwDB with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWReader::Active system found as  nexysa7fpga
TRACE::2025-02-02.14:40:40::SCWReader::Handling sysconfig nexysa7fpga
TRACE::2025-02-02.14:40:40::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:40::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.14:40:40::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.14:40:40::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.14:40:40::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:40:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:40:40::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:40:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-02.14:40:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:40::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:40::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:40::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:40::SCWReader::No isolation master present  
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:41::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:41::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:41::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:41::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:41::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.14:40:41::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.14:40:41::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.14:40:41::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:40:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:40:41::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:41::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:41::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:41::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:41::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:44::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:44::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:44::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:44::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:44::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:44::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:44::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.14:40:44::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:44::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:44::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:44::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.14:40:44::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.14:40:44::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:59::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:59::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:59::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:59::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:59::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:59::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:59::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:59::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:59::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:40:59::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:40:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:40:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:40:59::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:40:59::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:40:59::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.14:41:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:12::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:12::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.14:41:12::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.14:41:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.14:41:12::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.14:41:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.14:41:12::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.14:41:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.14:41:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.14:41:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.14:41:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.14:41:12::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.14:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.14:41:12::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.14:41:12::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.14:41:12::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:09:09::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:09:09::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:09::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:09:09::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:09:09::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:09:09::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:09::SCWPlatform::update - Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:09::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:09:09::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:09:09::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:09:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-02-02.15:09:09::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:09:10::SCWPlatform::Opened new HwDB with name nexysa7fpga_13
TRACE::2025-02-02.15:09:10::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:09:10::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:10::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:09:10::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:10::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:10::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:10::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:10::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_13
TRACE::2025-02-02.15:09:10::SCWPlatform::Opened existing hwdb nexysa7fpga_13
TRACE::2025-02-02.15:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:10::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:10::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:09:10::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:10::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd351",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-02.15:09:11::SCWPlatform::Clearing the existing platform
TRACE::2025-02-02.15:09:11::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-02.15:09:11::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWSystem::Clearing the domains completed.
TRACE::2025-02-02.15:09:11::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Removing the HwDB with name C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened new HwDB with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWReader::Active system found as  nexysa7fpga
TRACE::2025-02-02.15:09:11::SCWReader::Handling sysconfig nexysa7fpga
TRACE::2025-02-02.15:09:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened existing hwdb nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened existing hwdb nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened existing hwdb nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened existing hwdb nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:09:11::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:09:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:09:11::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:09:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:09:11::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:09:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-02.15:09:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Opened existing hwdb nexysa7fpga_14
TRACE::2025-02-02.15:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:09:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:09:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:11::SCWReader::No isolation master present  
LOG::2025-02-02.15:09:16::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:09:16::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:09:16::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:09:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.15:09:16::SCWSystem::Not a boot domain 
LOG::2025-02-02.15:09:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:09:16::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:09:16::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:09:16::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:09:16::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:16::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:16::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:16::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:09:16::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:09:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:09:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_14
TRACE::2025-02-02.15:09:16::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2025-02-02.15:09:16::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2025-02-02.15:09:16::SCWPlatform::Opened new HwDB with name nexysa7fpga_15
TRACE::2025-02-02.15:09:16::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:16::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:09:16::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:16::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:09:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:09:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened new HwDB with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-02-02.15:16:13::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.15:16:13::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-02-02.15:16:13::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-02-02.15:16:13::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.15:16:13::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga"
		}]
}
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:13::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:13::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:13::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:13::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-02-02.15:16:13::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:13::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:13::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:13::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2025-02-02.15:16:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:16:13::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:13::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:16:13::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2025-02-02.15:16:14::SCWMssOS::Removing file C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp\system_0.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system_0
TRACE::2025-02-02.15:16:14::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-02.15:16:14::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:16:14::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:16:14::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.15:16:14::SCWSystem::Not a boot domain 
LOG::2025-02-02.15:16:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:16:14::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:16:14::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:16:14::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:16:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.15:16:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.15:16:14::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-02-02.15:16:14::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-02.15:16:14::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.15:16:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.15:16:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.15:16:14::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.15:16:14::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.15:16:14::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.15:16:14::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWSystem::dir created 
TRACE::2025-02-02.15:16:14::SCWSystem::Writing the bif 
TRACE::2025-02-02.15:16:14::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.15:16:14::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.15:16:14::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.15:16:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:16:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.15:16:14::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:16:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:16:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-02.15:16:14::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:16:14::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:16:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:16:14::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:16:14::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:16:14::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:16:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.15:16:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.15:16:14::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-02-02.15:16:14::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-02.15:16:14::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.15:16:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.15:16:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.15:16:14::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.15:16:14::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.15:16:14::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.15:16:14::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.15:16:14::SCWSystem::dir created 
TRACE::2025-02-02.15:16:14::SCWSystem::Writing the bif 
TRACE::2025-02-02.15:16:14::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.15:16:14::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.15:16:14::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.15:16:14::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:16:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:16:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:14::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:14::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:14::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:14::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:14::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.15:16:14::SCWPlatform::updated the xpfm file.
LOG::2025-02-02.15:16:53::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:16:53::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:16:53::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:16:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.15:16:53::SCWSystem::Not a boot domain 
LOG::2025-02-02.15:16:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:16:53::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:16:53::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:16:53::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:16:53::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:53::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:53::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:53::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:53::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:53::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:53::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:53::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:53::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:53::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:16:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.15:16:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.15:16:53::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-02-02.15:16:53::SCWMssOS::doing bsp build ... 
TRACE::2025-02-02.15:16:53::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-02-02.15:16:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:16:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:16:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:16:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:16:53::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:16:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:16:53::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:16:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:16:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:16:53::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:16:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:16:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:16:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:16:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-02-02.15:16:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-02-02.15:16:54::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-02-02.15:16:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-02.15:16:54::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:16:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:16:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:16:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:16:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:16:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:16:55::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:16:55::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:16:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:16:55::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:16:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:16:55::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:16:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:16:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:16:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:16:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:16:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:16:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-02.15:16:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-02-02.15:16:55::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-02-02.15:16:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-02-02.15:16:55::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:16:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-02.15:16:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-02-02.15:16:55::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:16:55::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-02-02.15:16:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-02.15:16:55::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-02.15:16:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-02.15:16:55::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-02.15:16:55::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-02.15:16:55::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-02.15:16:55::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-02.15:16:55::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-02.15:16:55::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-02.15:16:55::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-02-02.15:16:55::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-02-02.15:16:55::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-02-02.15:16:55::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-02-02.15:16:55::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-02-02.15:16:55::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-02-02.15:16:55::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-02-02.15:16:55::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-02-02.15:16:55::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-02-02.15:16:55::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-02-02.15:16:55::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-02-02.15:16:55::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-02-02.15:16:55::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-02-02.15:16:55::SCWMssOS::e_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xt
TRACE::2025-02-02.15:16:55::SCWMssOS::mrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o

TRACE::2025-02-02.15:16:56::SCWMssOS::'Finished building libraries'

TRACE::2025-02-02.15:16:56::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.15:16:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.15:16:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.15:16:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.15:16:56::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.15:16:56::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.15:16:56::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.15:16:56::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.15:16:56::SCWSystem::dir created 
TRACE::2025-02-02.15:16:56::SCWSystem::Writing the bif 
TRACE::2025-02-02.15:16:56::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.15:16:56::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.15:16:56::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.15:16:56::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:16:56::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:16:56::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"494e0ef51b627ee04d2a5da9acf2dd35",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.15:16:56::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:16:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:16:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:16:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-02-02.15:16:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:16:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:16:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2025-02-02.15:16:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWPlatform::Clearing the existing platform
TRACE::2025-02-02.15:19:45::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-02.15:19:45::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWSystem::Clearing the domains completed.
TRACE::2025-02-02.15:19:45::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Removing the HwDB with name C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened new HwDB with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWReader::Active system found as  nexysa7fpga
TRACE::2025-02-02.15:19:45::SCWReader::Handling sysconfig nexysa7fpga
TRACE::2025-02-02.15:19:45::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:19:45::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:19:45::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:19:45::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:19:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:19:45::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:19:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-02.15:19:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:45::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:45::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:45::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:45::SCWReader::No isolation master present  
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:19:46::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:19:46::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:19:46::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:19:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:19:46::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:46::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:46::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:46::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:46::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:49::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:49::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:49::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:49::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:49::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:49::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:49::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:19:49::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:49::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:49::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:49::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:19:49::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:19:49::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:19:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:19:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:19:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:19:56::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:19:56::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:19:56::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.15:20:00::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:20:00::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:20:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:20:00::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:20:00::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:20:00::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:20:00::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:20:00::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:20:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:20:00::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:20:00::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:20:00::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:20:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:20:00::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:20:00::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:20:00::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:00::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:20:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:20:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:20:04::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:20:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:20:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:20:04::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:04::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:04::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:04::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:20:04::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:20:04::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.15:20:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:20:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:20:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:20:09::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:20:09::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:20:09::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:20:09::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:20:09::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:20:09::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:20:09::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:20:09::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:20:09::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:20:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:20:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:20:09::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:20:09::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:20:09::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:20:09::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:16::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:16::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:16::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:21:16::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:21:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:21:16::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:21:16::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:21:16::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:21:16::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:21:16::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:16::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:21:16::SCWMssOS::Forcing BSP Sources regeneration.
ERROR::2025-02-02.15:21:16::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Hsi 55-1562] Source directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\PWM_Analyzer_v1_0/src does not exist or is not a directory.

ERROR: [Hsi 55-1562] Source directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\nexys4io_v1_0/src does not exist or is not a directory.

ERROR: [Hsi 55-1433] Error boost::filesystem::current_path: The system cannot find the path specified: "C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\PWM_Analyzer_v1_0/data"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2025-02-02.15:21:43::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:43::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:43::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:43::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:21:43::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:21:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:21:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:21:43::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:21:43::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:21:43::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:43::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:43::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:43::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:21:43::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:21:43::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:21:43::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:21:43::SCWMssOS::Forcing BSP Sources regeneration.
ERROR::2025-02-02.15:21:43::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Hsi 55-1562] Source directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\PWM_Analyzer_v1_0/src does not exist or is not a directory.

ERROR: [Hsi 55-1562] Source directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\nexys4io_v1_0/src does not exist or is not a directory.

ERROR: [Hsi 55-1433] Error boost::filesystem::current_path: The system cannot find the path specified: "C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/embsys2/hw/drivers\PWM_Analyzer_v1_0/data"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2025-02-02.15:35:56::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:56::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:56::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa
TRACE::2025-02-02.15:35:56::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:35:57::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_8
TRACE::2025-02-02.15:35:57::SCWPlatform::Opened existing hwdb nexysa7fpga_8
TRACE::2025-02-02.15:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:35:57::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:35:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:35:57::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/tempdsa/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::update - Opened existing hwdb nexysa7fpga_9
TRACE::2025-02-02.15:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:57::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:35:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:35:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:35:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-02-02.15:35:57::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:35:57::SCWPlatform::Opened new HwDB with name nexysa7fpga_10
TRACE::2025-02-02.15:35:57::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:35:57::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:57::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_10
TRACE::2025-02-02.15:35:57::SCWPlatform::Opened existing hwdb nexysa7fpga_10
TRACE::2025-02-02.15:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:57::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:35:57::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:57::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a4ce9c583d1873e003e690e066d7127f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-02.15:35:58::SCWPlatform::Clearing the existing platform
TRACE::2025-02-02.15:35:58::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-02.15:35:58::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWSystem::Clearing the domains completed.
TRACE::2025-02-02.15:35:58::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform location is C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Removing the HwDB with name C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened new HwDB with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWReader::Active system found as  nexysa7fpga
TRACE::2025-02-02.15:35:58::SCWReader::Handling sysconfig nexysa7fpga
TRACE::2025-02-02.15:35:58::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:58::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:35:58::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:35:58::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:35:58::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:35:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:35:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:35:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-02.15:35:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:35:58::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:35:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:35:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Opened existing hwdb nexysa7fpga_11
TRACE::2025-02-02.15:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:35:58::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:35:58::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:35:58::SCWReader::No isolation master present  
LOG::2025-02-02.15:36:04::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:36:04::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:36:04::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:36:04::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.15:36:04::SCWSystem::Not a boot domain 
LOG::2025-02-02.15:36:04::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:36:04::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:36:04::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:36:04::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:36:04::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:04::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:04::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:04::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:04::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_11
TRACE::2025-02-02.15:36:04::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2025-02-02.15:36:04::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2025-02-02.15:36:04::SCWPlatform::Opened new HwDB with name nexysa7fpga_12
TRACE::2025-02-02.15:36:04::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:04::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:04::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:04::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:36:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-02.15:36:05::SCWMssOS::doing bsp build ... 
TRACE::2025-02-02.15:36:05::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-02-02.15:36:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:36:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:36:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:36:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:36:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:36:05::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:36:05::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:36:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:36:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:36:05::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:36:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:36:06::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:36:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:36:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:36:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:36:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-02-02.15:36:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-02-02.15:36:06::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-02-02.15:36:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-02.15:36:06::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:36:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:36:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:36:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:36:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:36:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:36:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:36:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:36:06::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:36:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:36:06::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:36:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:36:06::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:36:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:36:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:36:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:36:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:36:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:36:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:36:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:36:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-02.15:36:06::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-02-02.15:36:06::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-02-02.15:36:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-02-02.15:36:06::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-02.15:36:06::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-02-02.15:36:06::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:36:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:36:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:36:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:36:07::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-02-02.15:36:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-02.15:36:07::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-02.15:36:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-02.15:36:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-02.15:36:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-02.15:36:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-02.15:36:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-02.15:36:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-02.15:36:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-02.15:36:07::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-02-02.15:36:07::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-02-02.15:36:07::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-02-02.15:36:07::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-02-02.15:36:07::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-02-02.15:36:07::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-02-02.15:36:07::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-02-02.15:36:07::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-02-02.15:36:07::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-02-02.15:36:07::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-02-02.15:36:07::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-02-02.15:36:07::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-02-02.15:36:07::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-02-02.15:36:07::SCWMssOS::e_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xt
TRACE::2025-02-02.15:36:07::SCWMssOS::mrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaz
TRACE::2025-02-02.15:36:07::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2025-02-02.15:36:07::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-02.15:36:07::SCWMssOS::'Finished building libraries'

TRACE::2025-02-02.15:36:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.15:36:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.15:36:07::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.15:36:07::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.15:36:07::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.15:36:07::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.15:36:07::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.15:36:07::SCWSystem::dir created 
TRACE::2025-02-02.15:36:07::SCWSystem::Writing the bif 
TRACE::2025-02-02.15:36:07::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.15:36:07::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.15:36:07::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.15:36:07::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:36:07::SCWMssOS::Writing the mss file completed C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:07::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:36:07::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:07::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:07::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:07::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:07::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:07::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:07::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a4ce9c583d1873e003e690e066d7127f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.15:36:07::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.15:36:07::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:07::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:07::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:07::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:07::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:07::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:36:11::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:36:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:36:11::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:36:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:36:11::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:11::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:11::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:11::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:11::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:12::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:12::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:12::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:12::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:12::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:12::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:12::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:36:12::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:12::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:12::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:12::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:36:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:36:12::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:17::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:17::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:17::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:17::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:19::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:19::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:19::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:19::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:36:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:36:20::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a4ce9c583d1873e003e690e066d7127f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-02.15:36:20::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:36:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:36:20::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::In reload Mss file.
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:36:20::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:36:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:36:20::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:36:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:36:20::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:36:20::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Removing the swdes entry for  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:36:20::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:36:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:36:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:36:20::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:36:20::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:36:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:36:20::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:36:20::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:36:20::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-02-02.15:37:39::SCWPlatform::Started generating the artifacts platform nexysa7fpga
TRACE::2025-02-02.15:37:39::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-02.15:37:39::SCWPlatform::Started generating the artifacts for system configuration nexysa7fpga
LOG::2025-02-02.15:37:39::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-02-02.15:37:39::SCWSystem::Not a boot domain 
LOG::2025-02-02.15:37:39::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-02-02.15:37:39::SCWDomain::Generating domain artifcats
TRACE::2025-02-02.15:37:39::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-02.15:37:39::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-02.15:37:39::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:39::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:39::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:39::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:37:39::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:37:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:37:39::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:37:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:37:39::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-02.15:37:39::SCWMssOS::No sw design opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::mss exists loading the mss file  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::Opened the sw design from mss  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::Adding the swdes entry C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-02-02.15:37:39::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-02.15:37:39::SCWMssOS::Opened the sw design.  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::Completed writing the mss file at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-02-02.15:37:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-02.15:37:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-02.15:37:39::SCWDomain::Building the domain :  standalone_microblaze_0
TRACE::2025-02-02.15:37:39::SCWMssOS::doing bsp build ... 
TRACE::2025-02-02.15:37:39::SCWMssOS::System Command Ran  C: & cd  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-02-02.15:37:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:37:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:37:39::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:37:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:37:39::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:37:39::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:37:39::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:37:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:37:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:37:39::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:37:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:37:40::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:37:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:37:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:37:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:37:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-02-02.15:37:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-02-02.15:37:40::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-02-02.15:37:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-02.15:37:40::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-02-02.15:37:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-02-02.15:37:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:37:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:37:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:37:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:37:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-02-02.15:37:40::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-02-02.15:37:40::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-02-02.15:37:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-02-02.15:37:40::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-02-02.15:37:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-02-02.15:37:40::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-02-02.15:37:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-02-02.15:37:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:37:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:37:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:37:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:37:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-02-02.15:37:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-02-02.15:37:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-02-02.15:37:40::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-02-02.15:37:40::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-02-02.15:37:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-02-02.15:37:40::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-02-02.15:37:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-02-02.15:37:40::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-02-02.15:37:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-02-02.15:37:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-02-02.15:37:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-02.15:37:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-02-02.15:37:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-02.15:37:41::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-02.15:37:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-02-02.15:37:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-02-02.15:37:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-02-02.15:37:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-02-02.15:37:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-02-02.15:37:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-02-02.15:37:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-02-02.15:37:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-02-02.15:37:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-02-02.15:37:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-02-02.15:37:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-02-02.15:37:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-02-02.15:37:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-02-02.15:37:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-02-02.15:37:41::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-02-02.15:37:41::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-02-02.15:37:41::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-02-02.15:37:41::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-02-02.15:37:41::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-02-02.15:37:41::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-02-02.15:37:41::SCWMssOS::e_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xt
TRACE::2025-02-02.15:37:41::SCWMssOS::mrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaz
TRACE::2025-02-02.15:37:41::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2025-02-02.15:37:41::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-02-02.15:37:41::SCWMssOS::'Finished building libraries'

TRACE::2025-02-02.15:37:41::SCWMssOS::Copying to export directory.
TRACE::2025-02-02.15:37:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-02.15:37:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-02.15:37:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-02-02.15:37:41::SCWSystem::Completed Processing the sysconfig nexysa7fpga
LOG::2025-02-02.15:37:41::SCWPlatform::Completed generating the artifacts for system configuration nexysa7fpga
TRACE::2025-02-02.15:37:41::SCWPlatform::Started preparing the platform 
TRACE::2025-02-02.15:37:41::SCWSystem::Writing the bif file for system config nexysa7fpga
TRACE::2025-02-02.15:37:41::SCWSystem::dir created 
TRACE::2025-02-02.15:37:41::SCWSystem::Writing the bif 
TRACE::2025-02-02.15:37:41::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-02.15:37:41::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-02.15:37:41::SCWPlatform::Completed generating the platform
TRACE::2025-02-02.15:37:41::SCWMssOS::Saving the mss changes C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-02.15:37:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-02.15:37:41::SCWMssOS::Commit changes completed.
TRACE::2025-02-02.15:37:41::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:41::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:41::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:41::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:37:41::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:37:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:37:41::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:37:41::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:41::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:37:41::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:41::SCWWriter::formatted JSON is {
	"platformName":	"nexysa7fpga",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"nexysa7fpga",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexysa7fpga",
	"systems":	[{
			"systemName":	"nexysa7fpga",
			"systemDesc":	"nexysa7fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexysa7fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d8891bbe21de88a938cab29092cc9ec1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-02.15:37:42::SCWPlatform::updated the xpfm file.
TRACE::2025-02-02.15:37:42::SCWPlatform::Trying to open the hw design at C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:42::SCWPlatform::DSA given C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:42::SCWPlatform::DSA absoulate path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:42::SCWPlatform::DSA directory C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw
TRACE::2025-02-02.15:37:42::SCWPlatform:: Platform Path C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/hw/nexysa7fpga.xsa
TRACE::2025-02-02.15:37:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-02-02.15:37:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_12
TRACE::2025-02-02.15:37:42::SCWPlatform::Opened existing hwdb nexysa7fpga_12
TRACE::2025-02-02.15:37:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-02.15:37:42::SCWMssOS::Checking the sw design at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-02-02.15:37:42::SCWMssOS::DEBUG:  swdes dump  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-02-02.15:37:42::SCWMssOS::Sw design exists and opened at  C:/ECE544-EmbeddedSystemsFPGA/ece544w25_proj1/ECE544-Project1/nexysa7fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
