pllx_misc	,	V_146
of_clk_add_provider	,	F_54
cdev2	,	V_114
SCLK_BURST_POLICY	,	V_71
"tengra_camera"	,	L_51
writel_relaxed	,	F_28
OSC_CTRL_OSC_FREQ_26MHZ	,	V_13
"audio_mux"	,	L_37
"pll_a_out0"	,	L_25
"cdev2"	,	L_75
"pll_p_out4_div"	,	L_14
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR	,	V_137
pllx_base	,	V_144
ARRAY_SIZE	,	F_16
cpu_burst	,	V_143
"tegra-aes"	,	L_56
"emc_mux"	,	L_57
CCLK_BURST_POLICY_SHIFT	,	V_150
clk_32k	,	V_125
"pll_x"	,	L_19
"Can't map CAR registers\n"	,	L_78
CLK_SET_RATE_GATE	,	V_39
"cdev1"	,	L_73
PMC_CTRL_BLINK_ENB	,	V_130
PLLX_BASE	,	V_145
node	,	V_158
sysrate_lock	,	V_74
pr_err	,	F_4
"pll_p_out2_div"	,	L_10
tegra20_cpu_rail_off_ready	,	F_43
tegra_cpu_car_ops	,	V_167
"Invalied pll ref divider %d\n"	,	L_2
cdev1	,	V_113
init_table	,	V_166
twd	,	V_78
PLLA_OUT	,	V_59
pll_div_lock	,	V_32
"pll_u"	,	L_20
clk_id	,	V_123
wmb	,	F_38
device_node	,	V_156
tegra20_cpu_out_of_reset	,	F_37
BUG	,	F_5
tegra20_clk_measure_input_freq	,	F_1
cclk_parents	,	V_67
"vcp"	,	L_52
"pll_d"	,	L_21
tegra20_cpu_clock_resume	,	F_45
"pll_m_out1"	,	L_18
audio	,	V_81
clk_csite_src	,	V_141
PLLX_MISC	,	V_147
"csus"	,	L_50
policy	,	V_149
rtc	,	V_92
tegra20_fixed_clk_init	,	F_26
"csi"	,	L_66
PMC_CTRL	,	V_129
i	,	V_88
"pll_p_cclk"	,	L_27
mux_pllmcp_clkm	,	V_100
"audio_2x"	,	L_40
pmc_match	,	V_159
CCLK_IDLE_POLICY	,	V_151
TEGRA_DIVIDER_INT	,	V_66
pll_a_freq_table	,	V_57
CLK_IS_ROOT	,	V_112
CCLK_RUN_POLICY	,	V_153
tegra20_pmc_clk_init	,	F_27
of_iomap	,	F_48
"pll_e"	,	L_26
of_clk_src_onecell_get	,	V_165
"cdev1_fixed"	,	L_72
PMC_DPD_PADS_ORIDE	,	V_127
CCLK_RUN_POLICY_SHIFT	,	V_154
ERR_PTR	,	F_52
sclk_parents	,	V_70
bsea	,	V_98
pclk	,	V_77
isp	,	V_108
pll_m_params	,	V_40
pll_e_params	,	V_62
cpu_rst_status	,	V_139
pll_a_out0	,	V_60
tegra20_cpu_clock_suspend	,	F_44
OSC_CTRL_OSC_FREQ_19_2MHZ	,	V_12
pll_c_params	,	V_17
"pex"	,	L_69
"pclk"	,	L_35
tegra_clk_register_periph	,	F_24
clk_register_clkdev	,	F_9
CCLK_BURST_POLICY	,	V_68
reg	,	V_135
OSC_CTRL_PLL_REF_DIV_MASK	,	V_7
pll_p_params	,	V_26
"Unexpected clock autodetect value %d"	,	L_1
tegra20_periph_clk_init	,	F_22
"timer"	,	L_46
"tegra_camera"	,	L_67
pll_x_params	,	V_45
PMC_DPD_PADS_ORIDE_BLINK_ENB	,	V_128
tegra_clk_register_periph_gate	,	F_21
"tegra-avp"	,	L_53
tegra_clk_register_pll_out	,	F_11
tegra20_get_pll_ref_div	,	F_6
"pll_c"	,	L_3
tegra20_cpu_clk_sctx	,	V_140
tegra_init_from_table	,	F_55
cclk_divider	,	V_148
readl_relaxed	,	F_2
periph_h_regs	,	V_89
TEGRA_PERIPH_ON_APB	,	V_94
pll_ref_div	,	V_6
clk_register_mux	,	F_20
CLK_IGNORE_UNUSED	,	V_33
tegra_periph_init_data	,	V_86
name	,	V_116
pll_m_out1	,	V_44
emc	,	V_102
PLLM_OUT	,	V_43
tegra20_super_clk_init	,	F_14
pll_u_freq_table	,	V_50
CPU_RESET	,	F_35
"dsi"	,	L_65
BUG_ON	,	F_3
"fsl-tegra-udc"	,	L_60
"kbc"	,	L_48
blink	,	V_131
clk_register_divider	,	F_17
tegra_periph_nodiv_clk_list	,	V_124
"Can't map pmc registers\n"	,	L_80
"pll_p"	,	L_7
clk_register_gate	,	F_18
"pll_a_out0_div"	,	L_24
TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX	,	V_138
tegra20_clock_init	,	F_47
"rtc-tegra"	,	L_45
CPU_CLOCK	,	F_40
"clk_32k"	,	L_44
pll_ref	,	V_133
periph_clk_enb_refcnt	,	V_84
"pll_a"	,	L_23
afi	,	V_110
"cclk"	,	L_30
bsev	,	V_99
"afi"	,	L_70
parent_names	,	V_117
periph_u_regs	,	V_83
"pll_m_out1_div"	,	L_17
dmb	,	F_36
clk_base	,	V_2
"tegra-ehci.1"	,	L_62
"pll_p_out3_div"	,	L_12
"pll_c_out1_div"	,	L_5
periph	,	V_119
"Tegra20 clk %d: register failed with %ld\n"	,	L_81
TEGRA_PLL_FIXED	,	V_27
"audio"	,	L_38
"rtc"	,	L_43
usb2	,	V_104
usb3	,	V_105
OSC_CTRL	,	V_3
CLK_SYSTEM_RATE	,	V_73
"blink"	,	L_77
"pll_d_out0"	,	L_22
OSC_CTRL_PLL_REF_DIV_4	,	V_15
"tegra-ehci.2"	,	L_64
OSC_CTRL_PLL_REF_DIV_1	,	V_10
OSC_CTRL_PLL_REF_DIV_2	,	V_14
csus	,	V_96
"bsev"	,	L_55
pex	,	V_109
clk	,	V_16
PLLC_OUT	,	V_22
"hclk"	,	L_33
"pll_p_out3_cclk"	,	L_28
clk_m	,	V_132
pll_e_freq_table	,	V_63
"twd"	,	L_36
OSC_CTRL_OSC_FREQ_12MHZ	,	V_9
PMC_BLINK_TIMER	,	V_126
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET	,	V_136
tegra20_pll_init	,	F_7
pll_d_freq_table	,	V_53
tegra20_osc_clk_init	,	F_29
PLLP_OUTB	,	V_36
PLLP_OUTA	,	V_30
"usbd"	,	L_59
CCLK_IDLE_POLICY_SHIFT	,	V_152
CLK_SOURCE_EMC	,	V_101
tegra_clk_register_pll	,	F_8
pll_d_out0	,	V_55
usbd	,	V_103
CLK_SOURCE_CSITE	,	V_142
tegra20_disable_cpu_clock	,	F_42
OSC_CTRL_OSC_FREQ_MASK	,	V_5
"usb3"	,	L_63
clk_register_fixed_factor	,	F_12
tegra20_put_cpu_in_reset	,	F_33
tegra20_enable_cpu_clock	,	F_39
TEGRA_PERIPH_NO_RESET	,	V_82
tegra_clk_register_periph_nodiv	,	F_25
vcp	,	V_97
"pcie_xclk"	,	L_71
pll_u_params	,	V_48
pll_p_freq_table	,	V_28
input_freq	,	V_8
"isp"	,	L_68
num_parents	,	V_118
EINVAL	,	V_160
TEGRA_DIVIDER_FIXED	,	V_31
"pll_m"	,	L_16
CLK_SET_RATE_PARENT	,	V_24
"blink_override"	,	L_76
"pll_ref"	,	L_4
__init	,	T_2
"usb2"	,	L_61
udelay	,	F_46
tegra_periph_clk_list	,	V_115
pll_m	,	V_42
data	,	V_87
"pll_p_out2"	,	L_11
pll_d	,	V_54
pll_c	,	V_21
pmc_base	,	V_61
hclk	,	V_76
pll_e	,	V_64
of_find_matching_node	,	F_49
"apbdma"	,	L_41
SUPER_CCLK_DIVIDER	,	V_65
clk_num	,	V_164
AUDIO_SYNC_CLK	,	V_80
pll_a	,	V_58
pll_c_freq_table	,	V_19
pll_a_params	,	V_56
clk_data	,	V_163
"clk_m"	,	L_47
barrier	,	F_41
u32	,	T_1
pll_d_params	,	V_52
tegra_clk_duplicates	,	V_161
"tegra-kbc"	,	L_49
audio_parents	,	V_79
OSC_CTRL_OSC_FREQ_13MHZ	,	V_11
"cdev2_fixed"	,	L_74
clk_max	,	V_162
audio_2x	,	V_85
offset	,	V_120
pcie_xclk	,	V_111
auto_clk_control	,	V_4
"pll_p_out1"	,	L_9
cpu	,	V_134
"bsea"	,	L_54
PTR_ERR	,	F_51
tegra_clk_register_super_mux	,	F_15
"Failed to find pmc node\n"	,	L_79
pll_x	,	V_47
pll_p_out4	,	V_38
pll_u	,	V_51
dsi	,	V_106
pll_p	,	V_29
pll_m_freq_table	,	V_41
pll_p_out1	,	V_34
CLK_GATE_SET_TO_DISABLE	,	V_75
pll_p_out2	,	V_35
clks	,	V_20
pll_p_out3	,	V_37
np	,	V_157
osc_ctrl	,	V_1
"pll_p_out4"	,	L_15
"tegra-apbdma"	,	L_42
con_id	,	V_121
CCLK_BURST_POLICY_PLLX	,	V_155
pll_x_freq_table	,	V_46
tegra_clk_register_divider	,	F_10
timer	,	V_93
"sclk"	,	L_31
TEGRA_PLLU	,	V_49
tegra_clk_register_plle	,	F_13
tegra20_cpu_car_ops	,	V_168
"pll_c_out1"	,	L_6
TEGRA_DIVIDER_ROUND_UP	,	V_23
"pclk_div"	,	L_34
apbdma	,	V_90
pll_c_out1	,	V_25
readl	,	F_31
"pll_p_out3"	,	L_13
writel	,	F_34
tegra_init_dup_clks	,	F_53
"emc"	,	L_58
tegra20_audio_clk_init	,	F_19
tegra20_wait_cpu_in_reset	,	F_30
"audio_doubler"	,	L_39
"pll_p_out4_cclk"	,	L_29
TEGRA_PLL_HAS_CPCON	,	V_18
"pll_p_out1_div"	,	L_8
kbc	,	V_95
dev_id	,	V_122
cclk	,	V_69
"hclk_div"	,	L_32
csi	,	V_107
sclk	,	V_72
periph_l_regs	,	V_91
clk_register_fixed_rate	,	F_23
cpu_relax	,	F_32
IS_ERR	,	F_50
