{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@167:177@HdlStmAssign", "wire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n    sdi_enabled <= cmd[9];\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@166:176", "wire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@169:184", "(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n    sdi_enabled <= cmd[9];\n  end\nend\n\nalways @(posedge clk) begin\n  if (cmd_ready & cmd_valid)\n   cmd_d1 <= cmd;\nend\n"]], "Diff Content": {"Delete": [[172, "assign cmd_ready = idle;\n"]], "Add": [[172, "  always @(posedge clk) begin\n"], [172, "    if (exec_transfer_cmd) begin\n"], [172, "      sdo_enabled <= cmd[8];\n"], [172, "      sdi_enabled <= cmd[9];\n"], [172, "    end\n"], [172, "  end\n"]]}}