// Seed: 2246020128
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 :-1],
    id_5
);
  input wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endprogram
module module_1 #(
    parameter id_19 = 32'd34,
    parameter id_20 = 32'd36
) (
    id_1,
    id_2,
    id_3[1 : id_19],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    _id_20,
    id_21,
    id_22[id_20 :-1],
    id_23,
    id_24
);
  input wire id_24;
  output wire id_23;
  output logic [7:0] id_22;
  output wire id_21;
  output wire _id_20;
  output wire _id_19;
  module_0 modCall_1 (
      id_9,
      id_17,
      id_10,
      id_3,
      id_15
  );
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  or primCall (id_9, id_15, id_12, id_5, id_3, id_14, id_17, id_24, id_7, id_2, id_16);
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_17 = id_16;
endmodule
