16:29:31 INFO  : Registering command handlers for SDK TCF services
16:29:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
16:29:33 INFO  : XSCT server has started successfully.
16:29:34 INFO  : Successfully done setting XSCT server connection channel  
16:29:34 INFO  : Successfully done setting SDK workspace  
16:29:34 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
16:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:33:08 INFO  : 'fpga -state' command is executed.
16:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:33:13 INFO  : 'jtag frequency' command is executed.
16:33:13 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:13 INFO  : Context for 'APU' is selected.
16:33:13 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:13 INFO  : Context for 'APU' is selected.
16:33:13 INFO  : 'stop' command is executed.
16:33:13 INFO  : 'ps7_init' command is executed.
16:33:13 INFO  : 'ps7_post_config' command is executed.
16:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:13 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:13 INFO  : Memory regions updated for context APU
16:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:14 INFO  : 'con' command is executed.
16:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:33:14 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:33:26 INFO  : Disconnected from the channel tcfchan#1.
16:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:33:27 INFO  : 'jtag frequency' command is executed.
16:33:27 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:27 INFO  : Context for 'APU' is selected.
16:33:27 INFO  : System reset is completed.
16:33:30 INFO  : 'after 3000' command is executed.
16:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:33:34 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:33:34 INFO  : Context for 'APU' is selected.
16:33:35 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:35 INFO  : Context for 'APU' is selected.
16:33:35 INFO  : 'ps7_init' command is executed.
16:33:35 INFO  : 'ps7_post_config' command is executed.
16:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:35 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:35 INFO  : Memory regions updated for context APU
16:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:35 INFO  : 'con' command is executed.
16:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:33:35 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:42:11 INFO  : Disconnected from the channel tcfchan#2.
16:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:42:12 INFO  : 'jtag frequency' command is executed.
16:42:12 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:12 INFO  : Context for 'APU' is selected.
16:42:12 INFO  : System reset is completed.
16:42:15 INFO  : 'after 3000' command is executed.
16:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:42:18 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:42:18 INFO  : Context for 'APU' is selected.
16:42:20 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:20 INFO  : Context for 'APU' is selected.
16:42:20 INFO  : 'ps7_init' command is executed.
16:42:20 INFO  : 'ps7_post_config' command is executed.
16:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:20 INFO  : Memory regions updated for context APU
16:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : 'con' command is executed.
16:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:42:20 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:44:24 INFO  : Disconnected from the channel tcfchan#3.
16:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:44:26 INFO  : 'jtag frequency' command is executed.
16:44:26 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:26 INFO  : Context for 'APU' is selected.
16:44:26 INFO  : System reset is completed.
16:44:29 INFO  : 'after 3000' command is executed.
16:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:44:32 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:44:32 INFO  : Context for 'APU' is selected.
16:44:33 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:44:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:33 INFO  : Context for 'APU' is selected.
16:44:34 INFO  : 'ps7_init' command is executed.
16:44:34 INFO  : 'ps7_post_config' command is executed.
16:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:34 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:34 INFO  : Memory regions updated for context APU
16:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:34 INFO  : 'con' command is executed.
16:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:44:34 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:48:07 INFO  : Disconnected from the channel tcfchan#4.
16:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:48:08 INFO  : 'jtag frequency' command is executed.
16:48:08 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:08 INFO  : Context for 'APU' is selected.
16:48:08 INFO  : System reset is completed.
16:48:11 INFO  : 'after 3000' command is executed.
16:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:48:15 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:48:15 INFO  : Context for 'APU' is selected.
16:48:16 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:16 INFO  : Context for 'APU' is selected.
16:48:16 INFO  : 'ps7_init' command is executed.
16:48:16 INFO  : 'ps7_post_config' command is executed.
16:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:16 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:16 INFO  : Memory regions updated for context APU
16:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:16 INFO  : 'con' command is executed.
16:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:48:16 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:59:43 INFO  : Disconnected from the channel tcfchan#5.
16:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:59:44 INFO  : 'jtag frequency' command is executed.
16:59:44 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:44 INFO  : Context for 'APU' is selected.
16:59:44 INFO  : System reset is completed.
16:59:47 INFO  : 'after 3000' command is executed.
16:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:59:51 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:59:51 INFO  : Context for 'APU' is selected.
16:59:52 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:52 INFO  : Context for 'APU' is selected.
16:59:52 INFO  : 'ps7_init' command is executed.
16:59:52 INFO  : 'ps7_post_config' command is executed.
16:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:52 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:52 INFO  : Memory regions updated for context APU
16:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:52 INFO  : 'con' command is executed.
16:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:59:52 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:00:34 INFO  : Disconnected from the channel tcfchan#6.
17:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:00:35 INFO  : 'jtag frequency' command is executed.
17:00:35 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:35 INFO  : Context for 'APU' is selected.
17:00:35 INFO  : System reset is completed.
17:00:38 INFO  : 'after 3000' command is executed.
17:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:00:42 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:00:42 INFO  : Context for 'APU' is selected.
17:00:43 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:43 INFO  : Context for 'APU' is selected.
17:00:43 INFO  : 'ps7_init' command is executed.
17:00:43 INFO  : 'ps7_post_config' command is executed.
17:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:44 INFO  : Memory regions updated for context APU
17:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : 'con' command is executed.
17:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:00:44 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:01:20 INFO  : Disconnected from the channel tcfchan#7.
17:14:09 INFO  : Registering command handlers for SDK TCF services
17:14:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:14:12 INFO  : XSCT server has started successfully.
17:14:12 INFO  : Successfully done setting XSCT server connection channel  
17:14:12 INFO  : Successfully done setting SDK workspace  
17:14:12 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:14:12 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:14:25 INFO  : 'jtag frequency' command is executed.
17:14:25 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:25 INFO  : Context for 'APU' is selected.
17:14:26 INFO  : System reset is completed.
17:14:29 INFO  : 'after 3000' command is executed.
17:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:14:32 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:14:32 INFO  : Context for 'APU' is selected.
17:14:32 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:32 INFO  : Context for 'APU' is selected.
17:14:32 INFO  : 'ps7_init' command is executed.
17:14:32 INFO  : 'ps7_post_config' command is executed.
17:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:33 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:33 INFO  : Memory regions updated for context APU
17:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:33 INFO  : 'con' command is executed.
17:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:14:33 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:15:30 INFO  : Disconnected from the channel tcfchan#1.
17:55:11 INFO  : Registering command handlers for SDK TCF services
17:55:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:55:14 INFO  : XSCT server has started successfully.
17:55:14 INFO  : Successfully done setting XSCT server connection channel  
17:55:14 INFO  : Successfully done setting SDK workspace  
17:55:14 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:55:14 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:55:29 INFO  : 'jtag frequency' command is executed.
17:55:29 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:29 INFO  : Context for 'APU' is selected.
17:55:29 INFO  : System reset is completed.
17:55:32 INFO  : 'after 3000' command is executed.
17:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:55:35 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:55:35 INFO  : Context for 'APU' is selected.
17:55:35 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:35 INFO  : Context for 'APU' is selected.
17:55:36 INFO  : 'ps7_init' command is executed.
17:55:36 INFO  : 'ps7_post_config' command is executed.
17:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:36 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:36 INFO  : Memory regions updated for context APU
17:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:36 INFO  : 'con' command is executed.
17:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:55:36 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:55:52 INFO  : Disconnected from the channel tcfchan#1.
18:02:20 INFO  : Registering command handlers for SDK TCF services
18:02:20 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
18:02:22 INFO  : XSCT server has started successfully.
18:02:22 INFO  : Successfully done setting XSCT server connection channel  
18:02:23 INFO  : Successfully done setting SDK workspace  
18:02:23 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
18:02:23 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
18:02:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1638957694243,  Project:1638952121229
18:02:24 INFO  : The hardware specification for project 'TOP_wrapper_hw_platform_0' is different from D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
18:02:24 INFO  : Copied contents of D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf into \TOP_wrapper_hw_platform_0\system.hdf.
18:02:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:02:28 INFO  : 
18:02:28 INFO  : Updating hardware inferred compiler options for UART.
18:02:28 INFO  : Clearing existing target manager status.
18:02:29 WARN  : Given IPC port value is invalid. Using default port 2350
18:02:29 WARN  : Given XMD timeout value is invalid. Using default value of 50000
18:02:30 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
18:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:03:10 INFO  : 'jtag frequency' command is executed.
18:03:10 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:10 INFO  : Context for 'APU' is selected.
18:03:10 INFO  : System reset is completed.
18:03:13 INFO  : 'after 3000' command is executed.
18:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:03:16 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
18:03:16 INFO  : Context for 'APU' is selected.
18:03:16 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
18:03:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:16 INFO  : Context for 'APU' is selected.
18:03:17 INFO  : 'ps7_init' command is executed.
18:03:17 INFO  : 'ps7_post_config' command is executed.
18:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:17 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:17 INFO  : Memory regions updated for context APU
18:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:17 INFO  : 'con' command is executed.
18:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:03:17 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
18:05:36 INFO  : Disconnected from the channel tcfchan#1.
18:05:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:10:38 INFO  : Registering command handlers for SDK TCF services
00:10:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
00:10:40 INFO  : XSCT server has started successfully.
00:10:40 INFO  : Successfully done setting XSCT server connection channel  
00:10:41 INFO  : Successfully done setting SDK workspace  
00:10:41 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
00:10:41 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
00:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:12:27 INFO  : 'jtag frequency' command is executed.
00:12:27 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:27 INFO  : Context for 'APU' is selected.
00:12:28 INFO  : System reset is completed.
00:12:31 INFO  : 'after 3000' command is executed.
00:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
00:12:34 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
00:12:34 INFO  : Context for 'APU' is selected.
00:12:34 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
00:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:34 INFO  : Context for 'APU' is selected.
00:12:34 INFO  : 'ps7_init' command is executed.
00:12:35 INFO  : 'ps7_post_config' command is executed.
00:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:35 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:35 INFO  : Memory regions updated for context APU
00:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:35 INFO  : 'con' command is executed.
00:12:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

00:12:35 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
00:30:45 INFO  : Disconnected from the channel tcfchan#1.
14:48:31 INFO  : Registering command handlers for SDK TCF services
14:48:32 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
14:48:34 INFO  : XSCT server has started successfully.
14:48:34 INFO  : Successfully done setting XSCT server connection channel  
14:48:34 INFO  : Successfully done setting SDK workspace  
14:48:34 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
14:48:34 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
14:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:50:09 INFO  : 'jtag frequency' command is executed.
14:50:09 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : System reset is completed.
14:50:12 INFO  : 'after 3000' command is executed.
14:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:50:16 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
14:50:16 INFO  : Context for 'APU' is selected.
14:50:16 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:16 INFO  : Context for 'APU' is selected.
14:50:16 INFO  : 'ps7_init' command is executed.
14:50:16 INFO  : 'ps7_post_config' command is executed.
14:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:16 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:16 INFO  : Memory regions updated for context APU
14:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:16 INFO  : 'con' command is executed.
14:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:50:16 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
15:17:57 INFO  : Disconnected from the channel tcfchan#1.
15:39:22 INFO  : Registering command handlers for SDK TCF services
15:39:22 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
15:39:24 INFO  : XSCT server has started successfully.
15:39:25 INFO  : Successfully done setting XSCT server connection channel  
15:39:25 INFO  : Successfully done setting SDK workspace  
15:39:25 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
15:39:25 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
15:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:39:55 INFO  : 'jtag frequency' command is executed.
15:39:55 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:55 INFO  : Context for 'APU' is selected.
15:39:55 INFO  : System reset is completed.
15:39:58 INFO  : 'after 3000' command is executed.
15:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:40:02 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
15:40:02 INFO  : Context for 'APU' is selected.
15:40:02 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
15:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:02 INFO  : Context for 'APU' is selected.
15:40:02 INFO  : 'ps7_init' command is executed.
15:40:02 INFO  : 'ps7_post_config' command is executed.
15:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:02 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:02 INFO  : Memory regions updated for context APU
15:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:02 INFO  : 'con' command is executed.
15:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:40:02 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
15:46:08 INFO  : Disconnected from the channel tcfchan#1.
15:46:18 INFO  : Registering command handlers for SDK TCF services
15:46:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
15:46:20 INFO  : XSCT server has started successfully.
15:46:20 INFO  : Successfully done setting XSCT server connection channel  
15:46:21 INFO  : Successfully done setting SDK workspace  
15:46:21 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
15:46:22 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
15:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:46:32 INFO  : 'jtag frequency' command is executed.
15:46:32 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:32 INFO  : Context for 'APU' is selected.
15:46:32 INFO  : System reset is completed.
15:46:35 INFO  : 'after 3000' command is executed.
15:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:46:39 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
15:46:39 INFO  : Context for 'APU' is selected.
15:46:39 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
15:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:39 INFO  : Context for 'APU' is selected.
15:46:39 INFO  : 'ps7_init' command is executed.
15:46:39 INFO  : 'ps7_post_config' command is executed.
15:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:39 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:39 INFO  : Memory regions updated for context APU
15:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:39 INFO  : 'con' command is executed.
15:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:46:39 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
15:53:34 INFO  : Disconnected from the channel tcfchan#1.
15:53:46 INFO  : Registering command handlers for SDK TCF services
15:53:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
15:53:49 INFO  : XSCT server has started successfully.
15:53:49 INFO  : Successfully done setting XSCT server connection channel  
15:53:49 INFO  : Successfully done setting SDK workspace  
15:53:49 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
15:53:49 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
15:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:54:20 INFO  : 'jtag frequency' command is executed.
15:54:20 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:20 INFO  : Context for 'APU' is selected.
15:54:20 INFO  : System reset is completed.
15:54:23 INFO  : 'after 3000' command is executed.
15:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:54:26 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
15:54:26 INFO  : Context for 'APU' is selected.
15:54:26 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
15:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:26 INFO  : Context for 'APU' is selected.
15:54:27 INFO  : 'ps7_init' command is executed.
15:54:27 INFO  : 'ps7_post_config' command is executed.
15:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:27 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:27 INFO  : Memory regions updated for context APU
15:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:27 INFO  : 'con' command is executed.
15:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:54:27 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
15:55:05 INFO  : Disconnected from the channel tcfchan#1.
15:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:55:06 INFO  : 'jtag frequency' command is executed.
15:55:06 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:06 INFO  : Context for 'APU' is selected.
15:55:06 INFO  : System reset is completed.
15:55:09 INFO  : 'after 3000' command is executed.
15:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:55:13 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
15:55:13 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
15:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:14 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : 'ps7_init' command is executed.
15:55:14 INFO  : 'ps7_post_config' command is executed.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : 'con' command is executed.
15:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:55:14 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:03:16 INFO  : Disconnected from the channel tcfchan#2.
16:03:26 INFO  : Registering command handlers for SDK TCF services
16:03:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
16:03:29 INFO  : XSCT server has started successfully.
16:03:29 INFO  : Successfully done setting XSCT server connection channel  
16:03:29 INFO  : Successfully done setting SDK workspace  
16:03:29 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
16:03:29 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
16:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:03:39 INFO  : 'jtag frequency' command is executed.
16:03:39 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:39 INFO  : Context for 'APU' is selected.
16:03:39 INFO  : System reset is completed.
16:03:42 INFO  : 'after 3000' command is executed.
16:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:03:46 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:03:46 INFO  : Context for 'APU' is selected.
16:03:46 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:46 INFO  : Context for 'APU' is selected.
16:03:46 INFO  : 'ps7_init' command is executed.
16:03:46 INFO  : 'ps7_post_config' command is executed.
16:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:46 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:46 INFO  : Memory regions updated for context APU
16:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:46 INFO  : 'con' command is executed.
16:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:03:46 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:04:30 INFO  : Disconnected from the channel tcfchan#1.
16:14:56 INFO  : Registering command handlers for SDK TCF services
16:14:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
16:14:58 INFO  : XSCT server has started successfully.
16:14:58 INFO  : Successfully done setting XSCT server connection channel  
16:14:59 INFO  : Successfully done setting SDK workspace  
16:14:59 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
16:14:59 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
16:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:15:11 INFO  : 'jtag frequency' command is executed.
16:15:11 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:11 INFO  : Context for 'APU' is selected.
16:15:11 INFO  : System reset is completed.
16:15:14 INFO  : 'after 3000' command is executed.
16:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:15:17 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:15:17 INFO  : Context for 'APU' is selected.
16:15:17 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:17 INFO  : Context for 'APU' is selected.
16:15:18 INFO  : 'ps7_init' command is executed.
16:15:18 INFO  : 'ps7_post_config' command is executed.
16:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:18 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:18 INFO  : Memory regions updated for context APU
16:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:18 INFO  : 'con' command is executed.
16:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:15:18 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:16:12 INFO  : Disconnected from the channel tcfchan#1.
16:40:21 INFO  : Registering command handlers for SDK TCF services
16:40:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
16:40:23 INFO  : XSCT server has started successfully.
16:40:23 INFO  : Successfully done setting XSCT server connection channel  
16:40:24 INFO  : Successfully done setting SDK workspace  
16:40:24 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
16:40:24 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
16:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:40:38 INFO  : 'jtag frequency' command is executed.
16:40:38 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:38 INFO  : Context for 'APU' is selected.
16:40:38 INFO  : System reset is completed.
16:40:41 INFO  : 'after 3000' command is executed.
16:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:40:45 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:40:45 INFO  : Context for 'APU' is selected.
16:40:45 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:45 INFO  : Context for 'APU' is selected.
16:40:45 INFO  : 'ps7_init' command is executed.
16:40:45 INFO  : 'ps7_post_config' command is executed.
16:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:45 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:45 INFO  : Memory regions updated for context APU
16:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:45 INFO  : 'con' command is executed.
16:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:40:45 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:41:19 INFO  : Disconnected from the channel tcfchan#1.
16:53:48 INFO  : Registering command handlers for SDK TCF services
16:53:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
16:53:50 INFO  : XSCT server has started successfully.
16:53:50 INFO  : Successfully done setting XSCT server connection channel  
16:53:51 INFO  : Successfully done setting SDK workspace  
16:53:51 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
16:53:51 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
16:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:54:21 INFO  : 'jtag frequency' command is executed.
16:54:21 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:21 INFO  : Context for 'APU' is selected.
16:54:21 INFO  : System reset is completed.
16:54:24 INFO  : 'after 3000' command is executed.
16:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:54:28 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
16:54:28 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
16:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:28 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : 'ps7_init' command is executed.
16:54:28 INFO  : 'ps7_post_config' command is executed.
16:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:28 INFO  : Memory regions updated for context APU
16:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : 'con' command is executed.
16:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:54:28 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
16:55:55 INFO  : Disconnected from the channel tcfchan#1.
17:09:23 INFO  : Registering command handlers for SDK TCF services
17:09:23 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:09:26 INFO  : XSCT server has started successfully.
17:09:26 INFO  : Successfully done setting XSCT server connection channel  
17:09:26 INFO  : Successfully done setting SDK workspace  
17:09:26 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:09:26 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:09:51 INFO  : 'jtag frequency' command is executed.
17:09:51 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:51 INFO  : Context for 'APU' is selected.
17:09:51 INFO  : System reset is completed.
17:09:54 INFO  : 'after 3000' command is executed.
17:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:09:57 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:09:57 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:57 INFO  : Context for 'APU' is selected.
17:09:58 INFO  : 'ps7_init' command is executed.
17:09:58 INFO  : 'ps7_post_config' command is executed.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:58 INFO  : Memory regions updated for context APU
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : 'con' command is executed.
17:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:09:58 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:18:21 INFO  : Disconnected from the channel tcfchan#1.
17:26:45 INFO  : Registering command handlers for SDK TCF services
17:26:46 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:26:48 INFO  : XSCT server has started successfully.
17:26:48 INFO  : Successfully done setting XSCT server connection channel  
17:26:48 INFO  : Successfully done setting SDK workspace  
17:26:48 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:26:48 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:26:57 INFO  : 'jtag frequency' command is executed.
17:26:57 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:57 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : System reset is completed.
17:27:01 INFO  : 'after 3000' command is executed.
17:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:27:04 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:27:04 INFO  : Context for 'APU' is selected.
17:27:04 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:04 INFO  : Context for 'APU' is selected.
17:27:04 INFO  : 'ps7_init' command is executed.
17:27:04 INFO  : 'ps7_post_config' command is executed.
17:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:05 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:05 INFO  : Memory regions updated for context APU
17:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:05 INFO  : 'con' command is executed.
17:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:27:05 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:39:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639041987631,  Project:1638957694243
17:39:50 INFO  : Project TOP_wrapper_hw_platform_0's source hardware specification located at D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:40:34 INFO  : Copied contents of D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf into \TOP_wrapper_hw_platform_0\system.hdf.
17:40:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:40:38 INFO  : 
17:40:38 INFO  : Updating hardware inferred compiler options for UART.
17:40:38 INFO  : Clearing existing target manager status.
17:40:38 WARN  : Given IPC port value is invalid. Using default port 2350
17:40:38 WARN  : Given XMD timeout value is invalid. Using default value of 50000
17:40:40 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
17:40:42 INFO  : Disconnected from the channel tcfchan#1.
17:40:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:41:03 INFO  : Registering command handlers for SDK TCF services
17:41:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:41:06 INFO  : XSCT server has started successfully.
17:41:06 INFO  : Successfully done setting XSCT server connection channel  
17:41:06 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:41:07 INFO  : Successfully done setting SDK workspace  
17:41:08 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:41:59 INFO  : 'jtag frequency' command is executed.
17:41:59 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:59 INFO  : Context for 'APU' is selected.
17:41:59 INFO  : System reset is completed.
17:42:02 INFO  : 'after 3000' command is executed.
17:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:42:06 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:42:06 INFO  : Context for 'APU' is selected.
17:42:06 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:06 INFO  : Context for 'APU' is selected.
17:42:06 INFO  : 'ps7_init' command is executed.
17:42:06 INFO  : 'ps7_post_config' command is executed.
17:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:06 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:06 INFO  : Memory regions updated for context APU
17:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:06 INFO  : 'con' command is executed.
17:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:42:06 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:42:38 INFO  : Disconnected from the channel tcfchan#1.
17:52:08 INFO  : Registering command handlers for SDK TCF services
17:52:08 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
17:52:10 INFO  : XSCT server has started successfully.
17:52:11 INFO  : Successfully done setting XSCT server connection channel  
17:52:11 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:52:12 INFO  : Successfully done setting SDK workspace  
17:52:12 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
17:52:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639043452763,  Project:1639041987631
17:52:12 INFO  : The hardware specification for project 'TOP_wrapper_hw_platform_0' is different from D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
17:52:12 INFO  : Copied contents of D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf into \TOP_wrapper_hw_platform_0\system.hdf.
17:52:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:16 INFO  : 
17:52:17 INFO  : Updating hardware inferred compiler options for UART.
17:52:17 INFO  : Clearing existing target manager status.
17:52:17 WARN  : Given IPC port value is invalid. Using default port 2350
17:52:17 WARN  : Given XMD timeout value is invalid. Using default value of 50000
17:52:18 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
17:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:52:35 INFO  : 'jtag frequency' command is executed.
17:52:35 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:35 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : System reset is completed.
17:52:38 INFO  : 'after 3000' command is executed.
17:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:52:41 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:52:41 INFO  : Context for 'APU' is selected.
17:52:41 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:41 INFO  : Context for 'APU' is selected.
17:52:42 INFO  : 'ps7_init' command is executed.
17:52:42 INFO  : 'ps7_post_config' command is executed.
17:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:42 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:42 INFO  : Memory regions updated for context APU
17:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:42 INFO  : 'con' command is executed.
17:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:52:42 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:54:02 INFO  : Disconnected from the channel tcfchan#1.
17:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:54:03 INFO  : 'jtag frequency' command is executed.
17:54:03 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:04 INFO  : Context for 'APU' is selected.
17:54:04 INFO  : System reset is completed.
17:54:07 INFO  : 'after 3000' command is executed.
17:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:54:10 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
17:54:10 INFO  : Context for 'APU' is selected.
17:54:11 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
17:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:11 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : 'ps7_init' command is executed.
17:54:12 INFO  : 'ps7_post_config' command is executed.
17:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:12 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:12 INFO  : Memory regions updated for context APU
17:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:12 INFO  : 'con' command is executed.
17:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:54:12 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
17:56:33 INFO  : Disconnected from the channel tcfchan#2.
17:56:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:22:27 INFO  : Registering command handlers for SDK TCF services
18:22:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
18:22:29 INFO  : XSCT server has started successfully.
18:22:29 INFO  : Successfully done setting XSCT server connection channel  
18:22:30 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
18:22:31 INFO  : Successfully done setting SDK workspace  
18:22:31 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
18:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:22:44 INFO  : 'jtag frequency' command is executed.
18:22:44 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:44 INFO  : Context for 'APU' is selected.
18:22:44 INFO  : System reset is completed.
18:22:47 INFO  : 'after 3000' command is executed.
18:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:22:51 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
18:22:51 INFO  : Context for 'APU' is selected.
18:22:51 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
18:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:51 INFO  : Context for 'APU' is selected.
18:22:51 INFO  : 'ps7_init' command is executed.
18:22:51 INFO  : 'ps7_post_config' command is executed.
18:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:51 INFO  : Memory regions updated for context APU
18:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : 'con' command is executed.
18:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:22:51 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
18:26:50 INFO  : Disconnected from the channel tcfchan#1.
18:52:36 INFO  : Registering command handlers for SDK TCF services
18:52:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
18:52:38 INFO  : XSCT server has started successfully.
18:52:38 INFO  : Successfully done setting XSCT server connection channel  
18:52:39 INFO  : Successfully done setting SDK workspace  
18:52:39 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
18:52:39 INFO  : Checking for hwspec changes in the project TOP_wrapper_hw_platform_0.
18:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:53:42 INFO  : 'jtag frequency' command is executed.
18:53:42 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:42 INFO  : Context for 'APU' is selected.
18:53:42 INFO  : System reset is completed.
18:53:45 INFO  : 'after 3000' command is executed.
18:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:53:49 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
18:53:49 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
18:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:49 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : 'ps7_init' command is executed.
18:53:49 INFO  : 'ps7_post_config' command is executed.
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:49 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:49 INFO  : Memory regions updated for context APU
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : 'con' command is executed.
18:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:53:50 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
18:55:07 INFO  : Disconnected from the channel tcfchan#1.
18:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:55:08 INFO  : 'jtag frequency' command is executed.
18:55:08 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:08 INFO  : Context for 'APU' is selected.
18:55:08 INFO  : System reset is completed.
18:55:11 INFO  : 'after 3000' command is executed.
18:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:55:15 INFO  : FPGA configured successfully with bitstream "D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
18:55:15 INFO  : Context for 'APU' is selected.
18:55:16 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
18:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:16 INFO  : Context for 'APU' is selected.
18:55:16 INFO  : 'ps7_init' command is executed.
18:55:16 INFO  : 'ps7_post_config' command is executed.
18:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:17 INFO  : The application 'D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:17 INFO  : Memory regions updated for context APU
18:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:17 INFO  : 'con' command is executed.
18:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:55:17 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
00:22:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
13:09:15 INFO  : Registering command handlers for SDK TCF services
13:09:15 INFO  : Launching XSCT server: xsct.bat -interactive D:\P_E\Xilinx\Project\new\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
13:09:17 INFO  : XSCT server has started successfully.
13:09:18 INFO  : Successfully done setting XSCT server connection channel  
13:09:18 INFO  : Successfully done setting SDK workspace  
13:09:18 INFO  : Processing command line option -hwspec D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
13:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:09:51 INFO  : 'fpga -state' command is executed.
13:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:09:51 INFO  : 'jtag frequency' command is executed.
13:09:51 INFO  : Sourcing of 'D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:51 INFO  : Context for 'APU' is selected.
13:09:51 INFO  : System reset is completed.
13:09:54 INFO  : 'after 3000' command is executed.
13:09:54 INFO  : Context for 'APU' is selected.
13:09:54 INFO  : Hardware design information is loaded from 'D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
13:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:54 INFO  : Context for 'APU' is selected.
13:09:54 INFO  : 'ps7_init' command is executed.
13:09:54 INFO  : 'ps7_post_config' command is executed.
13:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:54 INFO  : The application 'D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/P_E/Xilinx/Project/new/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:54 INFO  : Memory regions updated for context APU
13:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:54 INFO  : 'con' command is executed.
13:09:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:09:55 INFO  : Launch script is exported to file 'D:\P_E\Xilinx\Project\new\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
13:10:08 INFO  : Disconnected from the channel tcfchan#1.
14:32:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\temp_xsdb_launch_script.tcl
14:32:35 INFO  : XSCT server has started successfully.
14:32:35 INFO  : Successfully done setting XSCT server connection channel  
14:32:37 INFO  : Successfully done setting SDK workspace  
14:32:39 INFO  : Registering command handlers for SDK TCF services
14:32:40 INFO  : Processing command line option -hwspec C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf.
14:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:33:46 INFO  : 'fpga -state' command is executed.
14:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:33:46 INFO  : 'jtag frequency' command is executed.
14:33:46 INFO  : Sourcing of 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:46 INFO  : Context for 'APU' is selected.
14:33:46 INFO  : System reset is completed.
14:33:49 INFO  : 'after 3000' command is executed.
14:33:49 INFO  : Context for 'APU' is selected.
14:33:49 INFO  : Hardware design information is loaded from 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:49 INFO  : Context for 'APU' is selected.
14:33:50 INFO  : 'ps7_init' command is executed.
14:33:50 INFO  : 'ps7_post_config' command is executed.
14:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:50 INFO  : The application 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:50 INFO  : Memory regions updated for context APU
14:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:50 INFO  : 'con' command is executed.
14:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:33:50 INFO  : Launch script is exported to file 'C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
14:34:45 INFO  : Disconnected from the channel tcfchan#1.
14:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:34:46 INFO  : 'jtag frequency' command is executed.
14:34:46 INFO  : Sourcing of 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:46 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : System reset is completed.
14:34:49 INFO  : 'after 3000' command is executed.
14:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:34:53 INFO  : FPGA configured successfully with bitstream "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
14:34:53 INFO  : Context for 'APU' is selected.
14:34:53 INFO  : Hardware design information is loaded from 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:53 INFO  : Context for 'APU' is selected.
14:34:53 INFO  : 'ps7_init' command is executed.
14:34:53 INFO  : 'ps7_post_config' command is executed.
14:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:53 INFO  : The application 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:53 INFO  : Memory regions updated for context APU
14:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:53 INFO  : 'con' command is executed.
14:34:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:34:53 INFO  : Launch script is exported to file 'C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
14:42:23 INFO  : Disconnected from the channel tcfchan#2.
14:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:42:24 INFO  : 'jtag frequency' command is executed.
14:42:24 INFO  : Sourcing of 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:24 INFO  : Context for 'APU' is selected.
14:42:24 INFO  : System reset is completed.
14:42:27 INFO  : 'after 3000' command is executed.
14:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:42:31 INFO  : FPGA configured successfully with bitstream "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
14:42:31 INFO  : Context for 'APU' is selected.
14:42:31 INFO  : Hardware design information is loaded from 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:31 INFO  : Context for 'APU' is selected.
14:42:31 INFO  : 'ps7_init' command is executed.
14:42:31 INFO  : 'ps7_post_config' command is executed.
14:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:31 INFO  : The application 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:31 INFO  : Memory regions updated for context APU
14:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:31 INFO  : 'con' command is executed.
14:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:42:31 INFO  : Launch script is exported to file 'C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
14:46:05 INFO  : Disconnected from the channel tcfchan#3.
14:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:46:06 INFO  : 'jtag frequency' command is executed.
14:46:06 INFO  : Sourcing of 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:06 INFO  : Context for 'APU' is selected.
14:46:06 INFO  : System reset is completed.
14:46:09 INFO  : 'after 3000' command is executed.
14:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:46:13 INFO  : FPGA configured successfully with bitstream "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
14:46:13 INFO  : Context for 'APU' is selected.
14:46:13 INFO  : Hardware design information is loaded from 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:13 INFO  : Context for 'APU' is selected.
14:46:13 INFO  : 'ps7_init' command is executed.
14:46:13 INFO  : 'ps7_post_config' command is executed.
14:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:13 INFO  : The application 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:13 INFO  : Memory regions updated for context APU
14:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:14 INFO  : 'con' command is executed.
14:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:46:14 INFO  : Launch script is exported to file 'C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
14:55:27 INFO  : Disconnected from the channel tcfchan#4.
14:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:55:28 INFO  : 'jtag frequency' command is executed.
14:55:28 INFO  : Sourcing of 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:28 INFO  : Context for 'APU' is selected.
14:55:28 INFO  : System reset is completed.
14:55:31 INFO  : 'after 3000' command is executed.
14:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:55:35 INFO  : FPGA configured successfully with bitstream "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit"
14:55:35 INFO  : Context for 'APU' is selected.
14:55:35 INFO  : Hardware design information is loaded from 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf'.
14:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:35 INFO  : Context for 'APU' is selected.
14:55:35 INFO  : 'ps7_init' command is executed.
14:55:35 INFO  : 'ps7_post_config' command is executed.
14:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:35 INFO  : The application 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/TOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:35 INFO  : Memory regions updated for context APU
14:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:35 INFO  : 'con' command is executed.
14:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:55:35 INFO  : Launch script is exported to file 'C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
15:59:12 INFO  : Disconnected from the channel tcfchan#5.
