// Seed: 1390674386
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2
);
  wire id_4;
  ;
  wire id_5;
  parameter id_6 = 1;
  wire id_7;
  assign id_2 = 1;
  id_8 :
  assert property (@(posedge 1) -1)
  else $signed(15);
  ;
  always @(posedge 1'h0)
    if (-1)
      if (-1) assign id_4 = (id_1);
      else if (id_6 * id_6) id_9 <= 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input wire id_6,
    input wand id_7,
    output supply1 id_8,
    output logic id_9,
    input tri1 id_10,
    output tri id_11,
    inout supply0 id_12
);
  always_comb @(-1) begin : LABEL_0
    if (1) id_9 = 1;
  end
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8
  );
endmodule
