
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.78

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency state[1]$_DFF_P_/CK ^
  -0.10 target latency _2378_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.87    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    11   13.74    0.01    0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.10 ^ state[0]$_DFF_P_/CK (DFF_X1)
     2    2.66    0.01    0.09    0.19 v state[0]$_DFF_P_/Q (DFF_X1)
                                         state[0] (net)
                  0.01    0.00    0.19 v _1295_/A (INV_X1)
     2    3.35    0.01    0.02    0.21 ^ _1295_/ZN (INV_X1)
                                         _0563_ (net)
                  0.01    0.00    0.21 ^ _1296_/B2 (OAI21_X1)
     1    1.23    0.01    0.01    0.22 v _1296_/ZN (OAI21_X1)
                                         _0008_ (net)
                  0.01    0.00    0.22 v state[0]$_DFF_P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.87    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    11   13.74    0.01    0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.10 ^ state[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.87    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.12    0.01    0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   12.38    0.01    0.10    0.21 v iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.01    0.00    0.21 v rebuffer32/A (BUF_X4)
     1    3.07    0.00    0.02    0.23 v rebuffer32/Z (BUF_X4)
                                         net133 (net)
                  0.00    0.00    0.23 v rebuffer31/A (BUF_X4)
     1    0.94    0.00    0.02    0.25 v rebuffer31/Z (BUF_X4)
                                         net132 (net)
                  0.00    0.00    0.25 v rebuffer30/A (BUF_X1)
     1    0.91    0.00    0.02    0.27 v rebuffer30/Z (BUF_X1)
                                         net131 (net)
                  0.00    0.00    0.27 v rebuffer29/A (BUF_X1)
     1    0.91    0.00    0.02    0.29 v rebuffer29/Z (BUF_X1)
                                         net130 (net)
                  0.00    0.00    0.29 v rebuffer28/A (BUF_X1)
     1    0.91    0.00    0.02    0.32 v rebuffer28/Z (BUF_X1)
                                         net129 (net)
                  0.00    0.00    0.32 v rebuffer27/A (BUF_X1)
     1    0.91    0.00    0.02    0.34 v rebuffer27/Z (BUF_X1)
                                         net128 (net)
                  0.00    0.00    0.34 v rebuffer26/A (BUF_X1)
     1    0.91    0.00    0.02    0.36 v rebuffer26/Z (BUF_X1)
                                         net127 (net)
                  0.00    0.00    0.36 v rebuffer25/A (BUF_X1)
     1    0.91    0.00    0.02    0.39 v rebuffer25/Z (BUF_X1)
                                         net126 (net)
                  0.00    0.00    0.39 v rebuffer24/A (BUF_X1)
     1    0.91    0.00    0.02    0.41 v rebuffer24/Z (BUF_X1)
                                         net125 (net)
                  0.00    0.00    0.41 v rebuffer23/A (BUF_X1)
     1    0.91    0.00    0.02    0.43 v rebuffer23/Z (BUF_X1)
                                         net124 (net)
                  0.00    0.00    0.43 v rebuffer22/A (BUF_X1)
     1    0.91    0.00    0.02    0.46 v rebuffer22/Z (BUF_X1)
                                         net123 (net)
                  0.00    0.00    0.46 v rebuffer21/A (BUF_X1)
     1    0.91    0.00    0.02    0.48 v rebuffer21/Z (BUF_X1)
                                         net122 (net)
                  0.00    0.00    0.48 v rebuffer20/A (BUF_X1)
     1    0.91    0.00    0.02    0.50 v rebuffer20/Z (BUF_X1)
                                         net121 (net)
                  0.00    0.00    0.50 v rebuffer19/A (BUF_X1)
     1    0.91    0.00    0.02    0.52 v rebuffer19/Z (BUF_X1)
                                         net120 (net)
                  0.00    0.00    0.52 v rebuffer18/A (BUF_X1)
     1    0.91    0.00    0.02    0.55 v rebuffer18/Z (BUF_X1)
                                         net119 (net)
                  0.00    0.00    0.55 v rebuffer17/A (BUF_X1)
     1    0.91    0.00    0.02    0.57 v rebuffer17/Z (BUF_X1)
                                         net118 (net)
                  0.00    0.00    0.57 v rebuffer16/A (BUF_X1)
     1    0.91    0.00    0.02    0.59 v rebuffer16/Z (BUF_X1)
                                         net117 (net)
                  0.00    0.00    0.59 v rebuffer15/A (BUF_X1)
     1    0.91    0.00    0.02    0.62 v rebuffer15/Z (BUF_X1)
                                         net116 (net)
                  0.00    0.00    0.62 v rebuffer14/A (BUF_X1)
     1    0.91    0.00    0.02    0.64 v rebuffer14/Z (BUF_X1)
                                         net115 (net)
                  0.00    0.00    0.64 v rebuffer13/A (BUF_X1)
     1    0.91    0.00    0.02    0.66 v rebuffer13/Z (BUF_X1)
                                         net114 (net)
                  0.00    0.00    0.66 v rebuffer12/A (BUF_X1)
     1    0.91    0.00    0.02    0.68 v rebuffer12/Z (BUF_X1)
                                         net113 (net)
                  0.00    0.00    0.68 v rebuffer11/A (BUF_X1)
     1    0.91    0.00    0.02    0.71 v rebuffer11/Z (BUF_X1)
                                         net112 (net)
                  0.00    0.00    0.71 v rebuffer10/A (BUF_X1)
     1    0.91    0.00    0.02    0.73 v rebuffer10/Z (BUF_X1)
                                         net111 (net)
                  0.00    0.00    0.73 v rebuffer9/A (BUF_X1)
     1    0.91    0.00    0.02    0.75 v rebuffer9/Z (BUF_X1)
                                         net110 (net)
                  0.00    0.00    0.75 v rebuffer8/A (BUF_X1)
     1    0.91    0.00    0.02    0.78 v rebuffer8/Z (BUF_X1)
                                         net109 (net)
                  0.00    0.00    0.78 v rebuffer7/A (BUF_X1)
     1    0.91    0.00    0.02    0.80 v rebuffer7/Z (BUF_X1)
                                         net108 (net)
                  0.00    0.00    0.80 v rebuffer6/A (BUF_X1)
     1    0.91    0.00    0.02    0.82 v rebuffer6/Z (BUF_X1)
                                         net107 (net)
                  0.00    0.00    0.82 v rebuffer5/A (BUF_X1)
     1    0.91    0.00    0.02    0.85 v rebuffer5/Z (BUF_X1)
                                         net106 (net)
                  0.00    0.00    0.85 v rebuffer3/A (BUF_X1)
     1    3.14    0.01    0.03    0.87 v rebuffer3/Z (BUF_X1)
                                         net104 (net)
                  0.01    0.00    0.87 v _2314_/A (HA_X1)
     1    1.63    0.01    0.05    0.92 v _2314_/S (HA_X1)
                                         _1120_ (net)
                  0.01    0.00    0.92 v _1281_/A2 (NAND2_X1)
     1    1.79    0.01    0.02    0.94 ^ _1281_/ZN (NAND2_X1)
                                         _0551_ (net)
                  0.01    0.00    0.94 ^ _1287_/A1 (NAND2_X1)
     1    5.82    0.01    0.02    0.96 v _1287_/ZN (NAND2_X1)
                                         _0557_ (net)
                  0.01    0.00    0.96 v _1288_/A1 (NAND2_X4)
     8   22.36    0.02    0.03    0.99 ^ _1288_/ZN (NAND2_X4)
                                         _1121_ (net)
                  0.02    0.00    0.99 ^ _1289_/A (INV_X2)
     3    8.08    0.01    0.01    1.00 v _1289_/ZN (INV_X2)
                                         _1130_ (net)
                  0.01    0.00    1.00 v _2318_/A (HA_X1)
     4    5.86    0.01    0.03    1.04 v _2318_/CO (HA_X1)
                                         _1131_ (net)
                  0.01    0.00    1.04 v _1348_/B (MUX2_X1)
     1    1.07    0.01    0.06    1.09 v _1348_/Z (MUX2_X1)
                                         _0605_ (net)
                  0.01    0.00    1.09 v _1349_/A (MUX2_X1)
     1    2.35    0.01    0.06    1.15 v _1349_/Z (MUX2_X1)
                                         _0005_ (net)
                  0.01    0.00    1.15 v _2381_/D (DFF_X1)
                                  1.15   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.87    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    11   14.24    0.01    0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.01    0.00    1.10 ^ _2381_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.87    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.12    0.01    0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   12.38    0.01    0.10    0.21 v iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.01    0.00    0.21 v rebuffer32/A (BUF_X4)
     1    3.07    0.00    0.02    0.23 v rebuffer32/Z (BUF_X4)
                                         net133 (net)
                  0.00    0.00    0.23 v rebuffer31/A (BUF_X4)
     1    0.94    0.00    0.02    0.25 v rebuffer31/Z (BUF_X4)
                                         net132 (net)
                  0.00    0.00    0.25 v rebuffer30/A (BUF_X1)
     1    0.91    0.00    0.02    0.27 v rebuffer30/Z (BUF_X1)
                                         net131 (net)
                  0.00    0.00    0.27 v rebuffer29/A (BUF_X1)
     1    0.91    0.00    0.02    0.29 v rebuffer29/Z (BUF_X1)
                                         net130 (net)
                  0.00    0.00    0.29 v rebuffer28/A (BUF_X1)
     1    0.91    0.00    0.02    0.32 v rebuffer28/Z (BUF_X1)
                                         net129 (net)
                  0.00    0.00    0.32 v rebuffer27/A (BUF_X1)
     1    0.91    0.00    0.02    0.34 v rebuffer27/Z (BUF_X1)
                                         net128 (net)
                  0.00    0.00    0.34 v rebuffer26/A (BUF_X1)
     1    0.91    0.00    0.02    0.36 v rebuffer26/Z (BUF_X1)
                                         net127 (net)
                  0.00    0.00    0.36 v rebuffer25/A (BUF_X1)
     1    0.91    0.00    0.02    0.39 v rebuffer25/Z (BUF_X1)
                                         net126 (net)
                  0.00    0.00    0.39 v rebuffer24/A (BUF_X1)
     1    0.91    0.00    0.02    0.41 v rebuffer24/Z (BUF_X1)
                                         net125 (net)
                  0.00    0.00    0.41 v rebuffer23/A (BUF_X1)
     1    0.91    0.00    0.02    0.43 v rebuffer23/Z (BUF_X1)
                                         net124 (net)
                  0.00    0.00    0.43 v rebuffer22/A (BUF_X1)
     1    0.91    0.00    0.02    0.46 v rebuffer22/Z (BUF_X1)
                                         net123 (net)
                  0.00    0.00    0.46 v rebuffer21/A (BUF_X1)
     1    0.91    0.00    0.02    0.48 v rebuffer21/Z (BUF_X1)
                                         net122 (net)
                  0.00    0.00    0.48 v rebuffer20/A (BUF_X1)
     1    0.91    0.00    0.02    0.50 v rebuffer20/Z (BUF_X1)
                                         net121 (net)
                  0.00    0.00    0.50 v rebuffer19/A (BUF_X1)
     1    0.91    0.00    0.02    0.52 v rebuffer19/Z (BUF_X1)
                                         net120 (net)
                  0.00    0.00    0.52 v rebuffer18/A (BUF_X1)
     1    0.91    0.00    0.02    0.55 v rebuffer18/Z (BUF_X1)
                                         net119 (net)
                  0.00    0.00    0.55 v rebuffer17/A (BUF_X1)
     1    0.91    0.00    0.02    0.57 v rebuffer17/Z (BUF_X1)
                                         net118 (net)
                  0.00    0.00    0.57 v rebuffer16/A (BUF_X1)
     1    0.91    0.00    0.02    0.59 v rebuffer16/Z (BUF_X1)
                                         net117 (net)
                  0.00    0.00    0.59 v rebuffer15/A (BUF_X1)
     1    0.91    0.00    0.02    0.62 v rebuffer15/Z (BUF_X1)
                                         net116 (net)
                  0.00    0.00    0.62 v rebuffer14/A (BUF_X1)
     1    0.91    0.00    0.02    0.64 v rebuffer14/Z (BUF_X1)
                                         net115 (net)
                  0.00    0.00    0.64 v rebuffer13/A (BUF_X1)
     1    0.91    0.00    0.02    0.66 v rebuffer13/Z (BUF_X1)
                                         net114 (net)
                  0.00    0.00    0.66 v rebuffer12/A (BUF_X1)
     1    0.91    0.00    0.02    0.68 v rebuffer12/Z (BUF_X1)
                                         net113 (net)
                  0.00    0.00    0.68 v rebuffer11/A (BUF_X1)
     1    0.91    0.00    0.02    0.71 v rebuffer11/Z (BUF_X1)
                                         net112 (net)
                  0.00    0.00    0.71 v rebuffer10/A (BUF_X1)
     1    0.91    0.00    0.02    0.73 v rebuffer10/Z (BUF_X1)
                                         net111 (net)
                  0.00    0.00    0.73 v rebuffer9/A (BUF_X1)
     1    0.91    0.00    0.02    0.75 v rebuffer9/Z (BUF_X1)
                                         net110 (net)
                  0.00    0.00    0.75 v rebuffer8/A (BUF_X1)
     1    0.91    0.00    0.02    0.78 v rebuffer8/Z (BUF_X1)
                                         net109 (net)
                  0.00    0.00    0.78 v rebuffer7/A (BUF_X1)
     1    0.91    0.00    0.02    0.80 v rebuffer7/Z (BUF_X1)
                                         net108 (net)
                  0.00    0.00    0.80 v rebuffer6/A (BUF_X1)
     1    0.91    0.00    0.02    0.82 v rebuffer6/Z (BUF_X1)
                                         net107 (net)
                  0.00    0.00    0.82 v rebuffer5/A (BUF_X1)
     1    0.91    0.00    0.02    0.85 v rebuffer5/Z (BUF_X1)
                                         net106 (net)
                  0.00    0.00    0.85 v rebuffer3/A (BUF_X1)
     1    3.14    0.01    0.03    0.87 v rebuffer3/Z (BUF_X1)
                                         net104 (net)
                  0.01    0.00    0.87 v _2314_/A (HA_X1)
     1    1.63    0.01    0.05    0.92 v _2314_/S (HA_X1)
                                         _1120_ (net)
                  0.01    0.00    0.92 v _1281_/A2 (NAND2_X1)
     1    1.79    0.01    0.02    0.94 ^ _1281_/ZN (NAND2_X1)
                                         _0551_ (net)
                  0.01    0.00    0.94 ^ _1287_/A1 (NAND2_X1)
     1    5.82    0.01    0.02    0.96 v _1287_/ZN (NAND2_X1)
                                         _0557_ (net)
                  0.01    0.00    0.96 v _1288_/A1 (NAND2_X4)
     8   22.36    0.02    0.03    0.99 ^ _1288_/ZN (NAND2_X4)
                                         _1121_ (net)
                  0.02    0.00    0.99 ^ _1289_/A (INV_X2)
     3    8.08    0.01    0.01    1.00 v _1289_/ZN (INV_X2)
                                         _1130_ (net)
                  0.01    0.00    1.00 v _2318_/A (HA_X1)
     4    5.86    0.01    0.03    1.04 v _2318_/CO (HA_X1)
                                         _1131_ (net)
                  0.01    0.00    1.04 v _1348_/B (MUX2_X1)
     1    1.07    0.01    0.06    1.09 v _1348_/Z (MUX2_X1)
                                         _0605_ (net)
                  0.01    0.00    1.09 v _1349_/A (MUX2_X1)
     1    2.35    0.01    0.06    1.15 v _1349_/Z (MUX2_X1)
                                         _0005_ (net)
                  0.01    0.00    1.15 v _2381_/D (DFF_X1)
                                  1.15   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.87    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.22    0.03    0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    11   14.24    0.01    0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.01    0.00    1.10 ^ _2381_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1450_/ZN                              11.48   12.51   -1.02 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.061439745128154755

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3095

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-1.0249911546707153

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0893

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 21

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
   0.10    0.21 v iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
   0.02    0.23 v rebuffer32/Z (BUF_X4)
   0.02    0.25 v rebuffer31/Z (BUF_X4)
   0.02    0.27 v rebuffer30/Z (BUF_X1)
   0.02    0.29 v rebuffer29/Z (BUF_X1)
   0.02    0.32 v rebuffer28/Z (BUF_X1)
   0.02    0.34 v rebuffer27/Z (BUF_X1)
   0.02    0.36 v rebuffer26/Z (BUF_X1)
   0.02    0.39 v rebuffer25/Z (BUF_X1)
   0.02    0.41 v rebuffer24/Z (BUF_X1)
   0.02    0.43 v rebuffer23/Z (BUF_X1)
   0.02    0.46 v rebuffer22/Z (BUF_X1)
   0.02    0.48 v rebuffer21/Z (BUF_X1)
   0.02    0.50 v rebuffer20/Z (BUF_X1)
   0.02    0.52 v rebuffer19/Z (BUF_X1)
   0.02    0.55 v rebuffer18/Z (BUF_X1)
   0.02    0.57 v rebuffer17/Z (BUF_X1)
   0.02    0.59 v rebuffer16/Z (BUF_X1)
   0.02    0.62 v rebuffer15/Z (BUF_X1)
   0.02    0.64 v rebuffer14/Z (BUF_X1)
   0.02    0.66 v rebuffer13/Z (BUF_X1)
   0.02    0.68 v rebuffer12/Z (BUF_X1)
   0.02    0.71 v rebuffer11/Z (BUF_X1)
   0.02    0.73 v rebuffer10/Z (BUF_X1)
   0.02    0.75 v rebuffer9/Z (BUF_X1)
   0.02    0.78 v rebuffer8/Z (BUF_X1)
   0.02    0.80 v rebuffer7/Z (BUF_X1)
   0.02    0.82 v rebuffer6/Z (BUF_X1)
   0.02    0.85 v rebuffer5/Z (BUF_X1)
   0.03    0.87 v rebuffer3/Z (BUF_X1)
   0.05    0.92 v _2314_/S (HA_X1)
   0.02    0.94 ^ _1281_/ZN (NAND2_X1)
   0.02    0.96 v _1287_/ZN (NAND2_X1)
   0.03    0.99 ^ _1288_/ZN (NAND2_X4)
   0.01    1.00 v _1289_/ZN (INV_X2)
   0.03    1.04 v _2318_/CO (HA_X1)
   0.06    1.09 v _1348_/Z (MUX2_X1)
   0.06    1.15 v _1349_/Z (MUX2_X1)
   0.00    1.15 v _2381_/D (DFF_X1)
           1.15   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ _2381_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -1.15   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.09    0.19 v state[0]$_DFF_P_/Q (DFF_X1)
   0.02    0.21 ^ _1295_/ZN (INV_X1)
   0.01    0.22 v _1296_/ZN (OAI21_X1)
   0.00    0.22 v state[0]$_DFF_P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1048

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1045

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.1532

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0845

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-7.327437

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.97e-04   7.01e-05   1.03e-05   9.77e-04  22.4%
Combinational          1.51e-03   1.27e-03   4.36e-05   2.83e-03  64.8%
Clock                  2.48e-04   3.07e-04   1.03e-06   5.56e-04  12.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.66e-03   1.65e-03   5.49e-05   4.36e-03 100.0%
                          60.9%      37.8%       1.3%
