{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717668094836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717668094837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 12:01:34 2024 " "Processing started: Thu Jun  6 12:01:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717668094837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668094837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_checker -c crc_checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc_checker -c crc_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668094837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717668095100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717668095100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker-BEHAVIOR " "Found design unit 1: crc_checker-BEHAVIOR" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668100362 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker " "Found entity 1: crc_checker" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668100362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker_logic-BEHAVIOR " "Found design unit 1: crc_checker_logic-BEHAVIOR" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668100363 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker_logic " "Found entity 1: crc_checker_logic" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668100363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_checker " "Elaborating entity \"crc_checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717668100409 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_address crc_checker.vhd(43) " "VHDL Process Statement warning at crc_checker.vhd(43): signal \"s_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(51) " "VHDL Process Statement warning at crc_checker.vhd(51): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(52) " "VHDL Process Statement warning at crc_checker.vhd(52): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(54) " "VHDL Process Statement warning at crc_checker.vhd(54): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(55) " "VHDL Process Statement warning at crc_checker.vhd(55): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(57) " "VHDL Process Statement warning at crc_checker.vhd(57): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(58) " "VHDL Process Statement warning at crc_checker.vhd(58): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(60) " "VHDL Process Statement warning at crc_checker.vhd(60): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(61) " "VHDL Process Statement warning at crc_checker.vhd(61): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_address crc_checker.vhd(27) " "VHDL Process Statement warning at crc_checker.vhd(27): inferring latch(es) for signal or variable \"s_address\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr_in crc_checker.vhd(27) " "VHDL Process Statement warning at crc_checker.vhd(27): inferring latch(es) for signal or variable \"s_adr_in\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR crc_checker.vhd(70) " "VHDL Process Statement warning at crc_checker.vhd(70): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] crc_checker.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at crc_checker.vhd(11)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[0\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[1\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[2\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[3\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[4\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[5\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[6\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[7\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[0\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[0\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[1\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[1\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[2\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[2\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[3\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[3\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[4\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[4\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[5\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[5\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[6\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[6\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[7\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[7\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[8\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[8\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[9\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[9\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[10\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[10\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[11\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[11\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[12\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[12\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[13\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[13\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[14\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[14\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[15\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[15\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[16\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[16\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[17\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[17\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[18\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[18\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[19\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[19\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[20\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[20\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[21\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[21\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[22\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[22\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[23\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[23\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[24\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[24\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[25\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[25\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[26\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[26\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[27\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[27\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[28\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[28\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[29\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[29\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[30\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[30\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[31\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[31\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_address crc_checker.vhd(27) " "Inferred latch for \"s_address\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100413 "|crc_checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "crc_checker_logic crc_checker_logic:CRC A:behavior " "Elaborating entity \"crc_checker_logic\" using architecture \"A:behavior\" for hierarchy \"crc_checker_logic:CRC\"" {  } { { "crc_checker.vhd" "CRC" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717668100414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker_logic.vhd(45) " "VHDL Process Statement warning at crc_checker_logic.vhd(45): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker_logic.vhd(49) " "VHDL Process Statement warning at crc_checker_logic.vhd(49): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_adr1_register crc_checker_logic.vhd(58) " "VHDL Process Statement warning at crc_checker_logic.vhd(58): signal \"s_adr1_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr0_register crc_checker_logic.vhd(28) " "VHDL Process Statement warning at crc_checker_logic.vhd(28): inferring latch(es) for signal or variable \"s_adr0_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr1_register crc_checker_logic.vhd(28) " "VHDL Process Statement warning at crc_checker_logic.vhd(28): inferring latch(es) for signal or variable \"s_adr1_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[24\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[24\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100418 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[25\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[25\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[26\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[26\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[27\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[27\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[28\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[28\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[29\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[29\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[30\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[30\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[31\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[31\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[0\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[0\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[1\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[1\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[2\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[2\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[3\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[3\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[4\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[4\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[5\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[5\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[6\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[6\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[7\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[7\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[8\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[8\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[9\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[9\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[10\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[10\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[11\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[11\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[12\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[12\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[13\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[13\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[14\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[14\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[15\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[15\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[16\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[16\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[17\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[17\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[18\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[18\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[19\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[19\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[20\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[20\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[21\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[21\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[22\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[22\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[23\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[23\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[24\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[24\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[25\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[25\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[26\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[26\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[27\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[27\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[28\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[28\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[29\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[29\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[30\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[30\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100419 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[31\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[31\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668100420 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[0\]\$latch " "LATCH primitive \"LEDR\[0\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[1\]\$latch " "LATCH primitive \"LEDR\[1\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[2\]\$latch " "LATCH primitive \"LEDR\[2\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[3\]\$latch " "LATCH primitive \"LEDR\[3\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[4\]\$latch " "LATCH primitive \"LEDR\[4\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[5\]\$latch " "LATCH primitive \"LEDR\[5\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[6\]\$latch " "LATCH primitive \"LEDR\[6\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[7\]\$latch " "LATCH primitive \"LEDR\[7\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668100774 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_checker_logic:CRC\|s_adr1_register\[0\] crc_checker_logic:CRC\|s_adr1_register\[0\]~_emulated crc_checker_logic:CRC\|s_adr1_register\[0\]~1 " "Register \"crc_checker_logic:CRC\|s_adr1_register\[0\]\" is converted into an equivalent circuit using register \"crc_checker_logic:CRC\|s_adr1_register\[0\]~_emulated\" and latch \"crc_checker_logic:CRC\|s_adr1_register\[0\]~1\"" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717668101013 "|crc_checker|crc_checker_logic:CRC|s_adr1_register[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1717668101013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717668101109 "|crc_checker|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717668101109 "|crc_checker|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717668101109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717668101191 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668101605 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1717668101605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717668101767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717668101767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717668101859 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717668101859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717668101859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717668101859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717668101888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 12:01:41 2024 " "Processing ended: Thu Jun  6 12:01:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717668101888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717668101888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717668101888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668101888 ""}
