// Seed: 1244084587
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  generate
    assign id_2 = (id_1);
  endgenerate
  logic id_3, id_4;
  type_6(
      1, 1'h0, id_3, 1
  );
  assign id_2 = id_3;
endmodule
