// Seed: 458704171
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8
);
  type_13(
      1, 1, id_8[1'b0+:1], 1
  ); type_14(
      1, 1, 1, id_3
  );
  assign id_8 = !id_0;
  type_15(
      id_7, id_8[1|1]
  );
  assign id_5 = 1'b0;
  logic id_9;
  type_17(
      1 == 1, 1'd0 * 1
  );
endmodule
module module_1 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1;
endmodule
