# Axi-Stream-FIFO-Verilog
Verilog implementation of a parameterized AXI4-Stream FIFO with full handshaking and flow control. Includes RTL diagram, X-safe memory initialization, and support for tdata, tvalid, tready, and other AXI signals.
