--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf logibone_ra3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: uu1/u1/gls_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: uu1/u1/osc_buff
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: uu1/u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: uu1/u1/osc_buff
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: uu1/u1/Master_0/iob_readdata<10>/CLK0
  Logical resource: uu1/u1/Master_0/iob_readdata_10/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: uu1/u1/Master_0/iob_readdata<11>/CLK0
  Logical resource: uu1/u1/Master_0/iob_readdata_11/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uu1_u1_gls_clk = PERIOD TIMEGRP "uu1_u1_gls_clk" 
TS_PER_CLK50 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.311ns.
--------------------------------------------------------------------------------

Paths for end point uu1/u1/Master_0/readdata_bridge_9 (SLICE_X21Y31.C4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_9 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_9 to uu1/u1/Master_0/readdata_bridge_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_9
    SLICE_X19Y30.A2      net (fanout=3)        1.191   uu1/u1/Master_0/address<9>
    SLICE_X19Y30.A       Tilo                  0.259   uu1/u1/Master_0/writen_sync_0
                                                       uu1/u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y30.A6      net (fanout=1)        0.347   uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.C4      net (fanout=16)       1.241   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<9>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_9
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.411ns logic, 2.779ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_2 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.304 - 0.313)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_2 to uu1/u1/Master_0/readdata_bridge_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   uu1/u1/Master_0/address<3>
                                                       uu1/u1/Master_0/address_2
    SLICE_X18Y30.A1      net (fanout=3)        1.074   uu1/u1/Master_0/address<2>
    SLICE_X18Y30.A       Tilo                  0.235   uu1/u1/Intercon_0/cs_vector<15>11
                                                       uu1/u1/Intercon_0/cs_vector<15>1_1
    SLICE_X16Y30.A3      net (fanout=1)        0.562   uu1/u1/Intercon_0/cs_vector<15>11
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.C4      net (fanout=16)       1.241   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<9>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_9
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.292ns logic, 2.877ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_10 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_10 to uu1/u1/Master_0/readdata_bridge_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_10
    SLICE_X19Y30.A1      net (fanout=3)        1.145   uu1/u1/Master_0/address<10>
    SLICE_X19Y30.A       Tilo                  0.259   uu1/u1/Master_0/writen_sync_0
                                                       uu1/u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y30.A6      net (fanout=1)        0.347   uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.C4      net (fanout=16)       1.241   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<9>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_9
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.411ns logic, 2.733ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point uu1/u1/gpio/output_14 (SLICE_X20Y24.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_11 (FF)
  Destination:          uu1/u1/gpio/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.184 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_11 to uu1/u1/gpio/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_11
    SLICE_X19Y29.B1      net (fanout=3)        1.341   uu1/u1/Master_0/address<11>
    SLICE_X19Y29.B       Tilo                  0.259   uu1/u1/gpio/dir<15>
                                                       uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X20Y24.C1      net (fanout=32)       1.690   uu1/u1/Intercon_0/cs_vector<15>1
    SLICE_X20Y24.CLK     Tas                   0.339   uu1/u1/gpio/output<15>
                                                       uu1/u1/gpio/output_14_rstpot
                                                       uu1/u1/gpio/output_14
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.123ns logic, 3.031ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_8 (FF)
  Destination:          uu1/u1/gpio/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.184 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_8 to uu1/u1/gpio/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AMUX    Tshcko                0.576   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_8
    SLICE_X19Y29.B4      net (fanout=3)        1.161   uu1/u1/Master_0/address<8>
    SLICE_X19Y29.B       Tilo                  0.259   uu1/u1/gpio/dir<15>
                                                       uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X20Y24.C1      net (fanout=32)       1.690   uu1/u1/Intercon_0/cs_vector<15>1
    SLICE_X20Y24.CLK     Tas                   0.339   uu1/u1/gpio/output<15>
                                                       uu1/u1/gpio/output_14_rstpot
                                                       uu1/u1/gpio/output_14
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.174ns logic, 2.851ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_9 (FF)
  Destination:          uu1/u1/gpio/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.184 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_9 to uu1/u1/gpio/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_9
    SLICE_X19Y29.B3      net (fanout=3)        1.202   uu1/u1/Master_0/address<9>
    SLICE_X19Y29.B       Tilo                  0.259   uu1/u1/gpio/dir<15>
                                                       uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X20Y24.C1      net (fanout=32)       1.690   uu1/u1/Intercon_0/cs_vector<15>1
    SLICE_X20Y24.CLK     Tas                   0.339   uu1/u1/gpio/output<15>
                                                       uu1/u1/gpio/output_14_rstpot
                                                       uu1/u1/gpio/output_14
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.123ns logic, 2.892ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point uu1/u1/Master_0/readdata_bridge_10 (SLICE_X21Y31.D4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_9 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_9 to uu1/u1/Master_0/readdata_bridge_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_9
    SLICE_X19Y30.A2      net (fanout=3)        1.191   uu1/u1/Master_0/address<9>
    SLICE_X19Y30.A       Tilo                  0.259   uu1/u1/Master_0/writen_sync_0
                                                       uu1/u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y30.A6      net (fanout=1)        0.347   uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.D4      net (fanout=16)       1.211   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<10>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_10
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.411ns logic, 2.749ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_2 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.304 - 0.313)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_2 to uu1/u1/Master_0/readdata_bridge_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   uu1/u1/Master_0/address<3>
                                                       uu1/u1/Master_0/address_2
    SLICE_X18Y30.A1      net (fanout=3)        1.074   uu1/u1/Master_0/address<2>
    SLICE_X18Y30.A       Tilo                  0.235   uu1/u1/Intercon_0/cs_vector<15>11
                                                       uu1/u1/Intercon_0/cs_vector<15>1_1
    SLICE_X16Y30.A3      net (fanout=1)        0.562   uu1/u1/Intercon_0/cs_vector<15>11
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.D4      net (fanout=16)       1.211   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<10>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_10
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.292ns logic, 2.847ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uu1/u1/Master_0/address_10 (FF)
  Destination:          uu1/u1/Master_0/readdata_bridge_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         uu1/u1/gls_clk rising at 0.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uu1/u1/Master_0/address_10 to uu1/u1/Master_0/readdata_bridge_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.525   uu1/u1/Master_0/address<11>
                                                       uu1/u1/Master_0/address_10
    SLICE_X19Y30.A1      net (fanout=3)        1.145   uu1/u1/Master_0/address<10>
    SLICE_X19Y30.A       Tilo                  0.259   uu1/u1/Master_0/writen_sync_0
                                                       uu1/u1/Intercon_0/cs_vector<15>2_1
    SLICE_X16Y30.A6      net (fanout=1)        0.347   uu1/u1/Intercon_0/cs_vector<15>2
    SLICE_X16Y30.A       Tilo                  0.254   uu1/u1/Master_0/readdata_bridge<2>
                                                       uu1/u1/Intercon_0/cs_vector<15>3
    SLICE_X21Y31.D4      net (fanout=16)       1.211   uu1/u1/Intercon_0/cs_vector
    SLICE_X21Y31.CLK     Tas                   0.373   uu1/u1/Master_0/readdata_bridge<10>
                                                       uu1/u1/Intercon_0/wbs_readdata<10>LogicTrst1
                                                       uu1/u1/Master_0/readdata_bridge_10
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.411ns logic, 2.703ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_uu1_u1_gls_clk = PERIOD TIMEGRP "uu1_u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uu1/u1/gpio/output_8 (SLICE_X18Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uu1/u1/gpio/output_8 (FF)
  Destination:          uu1/u1/gpio/output_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uu1/u1/gls_clk rising at 10.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uu1/u1/gpio/output_8 to uu1/u1/gpio/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.200   uu1/u1/gpio/output<11>
                                                       uu1/u1/gpio/output_8
    SLICE_X18Y29.A6      net (fanout=3)        0.024   uu1/u1/gpio/output<8>
    SLICE_X18Y29.CLK     Tah         (-Th)    -0.190   uu1/u1/gpio/output<11>
                                                       uu1/u1/gpio/output_8_rstpot
                                                       uu1/u1/gpio/output_8
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point uu1/u1/gpio/output_11 (SLICE_X18Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uu1/u1/gpio/output_11 (FF)
  Destination:          uu1/u1/gpio/output_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uu1/u1/gls_clk rising at 10.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uu1/u1/gpio/output_11 to uu1/u1/gpio/output_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.200   uu1/u1/gpio/output<11>
                                                       uu1/u1/gpio/output_11
    SLICE_X18Y29.D6      net (fanout=3)        0.024   uu1/u1/gpio/output<11>
    SLICE_X18Y29.CLK     Tah         (-Th)    -0.190   uu1/u1/gpio/output<11>
                                                       uu1/u1/gpio/output_11_rstpot
                                                       uu1/u1/gpio/output_11
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point uu1/u1/gpio/dir_0 (SLICE_X10Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uu1/u1/gpio/dir_0 (FF)
  Destination:          uu1/u1/gpio/dir_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uu1/u1/gls_clk rising at 10.000ns
  Destination Clock:    uu1/u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uu1/u1/gpio/dir_0 to uu1/u1/gpio/dir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.200   uu1/u1/gpio/dir<3>
                                                       uu1/u1/gpio/dir_0
    SLICE_X10Y28.A6      net (fanout=5)        0.044   uu1/u1/gpio/dir<0>
    SLICE_X10Y28.CLK     Tah         (-Th)    -0.190   uu1/u1/gpio/dir<3>
                                                       uu1/u1/gpio/dir_0_rstpot
                                                       uu1/u1/gpio/dir_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_uu1_u1_gls_clk = PERIOD TIMEGRP "uu1_u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uu1/u1/gpio/dir<7>/CLK
  Logical resource: uu1/u1/gpio/dir_4/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: uu1/u1/gls_clk
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: uu1/u1/gpio/dir<7>/SR
  Logical resource: uu1/u1/gpio/dir_4/SR
  Location pin: SLICE_X12Y28.SR
  Clock network: uu1/u1/gls_reset
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uu1/u1/gpio/dir<7>/CLK
  Logical resource: uu1/u1/gpio/dir_5/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: uu1/u1/gls_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|      8.622ns|            0|            0|            0|         1124|
| TS_uu1_u1_gls_clk             |     10.000ns|      4.311ns|          N/A|            0|            0|         1124|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    4.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1124 paths, 0 nets, and 607 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 24 17:47:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



