
*** Running vivado
    with args -log design_1_TwoOneMux_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TwoOneMux_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_TwoOneMux_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.109 ; gain = 0.023 ; free physical = 4039 ; free virtual = 24956
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_1
Command: synth_design -top design_1_TwoOneMux_0_1 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9565
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1660.910 ; gain = 328.801 ; free physical = 219 ; free virtual = 21140
Synthesis current peak Physical Memory [PSS] (MB): peak = 860.082; parent = 730.720; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2646.527; parent = 1660.914; children = 985.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/synth/design_1_TwoOneMux_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'TwoOneMux' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TwoOneMux' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/synth/design_1_TwoOneMux_0_1.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.879 ; gain = 393.770 ; free physical = 194 ; free virtual = 19766
Synthesis current peak Physical Memory [PSS] (MB): peak = 860.082; parent = 730.720; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2711.496; parent = 1725.883; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.723 ; gain = 408.613 ; free physical = 169 ; free virtual = 19639
Synthesis current peak Physical Memory [PSS] (MB): peak = 860.082; parent = 730.720; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2726.340; parent = 1740.727; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1748.727 ; gain = 416.617 ; free physical = 281 ; free virtual = 19714
Synthesis current peak Physical Memory [PSS] (MB): peak = 860.082; parent = 730.720; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2734.344; parent = 1748.730; children = 985.613
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'val_reg' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1748.727 ; gain = 416.617 ; free physical = 183 ; free virtual = 19444
Synthesis current peak Physical Memory [PSS] (MB): peak = 860.082; parent = 730.720; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2734.344; parent = 1748.730; children = 985.613
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/val_reg[15]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[14]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[13]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[12]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[11]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[10]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[9]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[8]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[7]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[6]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[5]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[4]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[3]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[2]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[1]) is unused and will be removed from module design_1_TwoOneMux_0_1.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[0]) is unused and will be removed from module design_1_TwoOneMux_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.914 ; gain = 546.805 ; free physical = 179 ; free virtual = 16421
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2864.531; parent = 1878.918; children = 985.613
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.914 ; gain = 546.805 ; free physical = 217 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2864.531; parent = 1878.918; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 275 ; free virtual = 16379
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 984 ; free virtual = 16647
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 970 ; free virtual = 16634
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 934 ; free virtual = 16598
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 911 ; free virtual = 16575
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 915 ; free virtual = 16579
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 916 ; free virtual = 16580
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    16|
|2     |  inst   |TwoOneMux |    16|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 911 ; free virtual = 16587
Synthesis current peak Physical Memory [PSS] (MB): peak = 925.492; parent = 800.297; children = 129.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2872.539; parent = 1886.926; children = 985.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.922 ; gain = 554.812 ; free physical = 879 ; free virtual = 16567
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.930 ; gain = 554.812 ; free physical = 882 ; free virtual = 16570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.859 ; gain = 0.000 ; free physical = 944 ; free virtual = 16633
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.508 ; gain = 0.000 ; free physical = 909 ; free virtual = 16609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8c7bd00f
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.508 ; gain = 695.398 ; free physical = 1163 ; free virtual = 16863
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.492 ; gain = 318.984 ; free physical = 439 ; free virtual = 16219
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TwoOneMux_0_1, cache-ID = d2ebde751649535e
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TwoOneMux_0_1_utilization_synth.rpt -pb design_1_TwoOneMux_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:12:26 2024...
