Reading OpenROAD database at '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/41-openroad-repairantennas/1-diodeinsertion/BKyber.odb'…
Reading library file at '/home/npanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   BKyber
Die area:                 ( 0 0 ) ( 138155 148875 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1407
Number of terminals:      134
Number of snets:          2
Number of nets:           1151

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 106.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 32549.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5240.
[INFO DRT-0033] via shape region query size = 235.
[INFO DRT-0033] met2 shape region query size = 193.
[INFO DRT-0033] via2 shape region query size = 188.
[INFO DRT-0033] met3 shape region query size = 221.
[INFO DRT-0033] via3 shape region query size = 188.
[INFO DRT-0033] met4 shape region query size = 51.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 300 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 100 unique inst patterns.
[INFO DRT-0084]   Complete 528 groups.
#scanned instances     = 1407
#unique  instances     = 106
#stdCellGenAp          = 2454
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 1821
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3148
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:03, memory = 163.79 (MB), peak = 163.79 (MB)

[INFO DRT-0157] Number of guides:     6911

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 20 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2427.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1945.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1032.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 139.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3464 vertical wires in 1 frboxes and 2084 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 302 vertical wires in 1 frboxes and 676 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 174.22 (MB), peak = 174.22 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 175.00 (MB), peak = 175.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 254.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 233.16 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:02, memory = 221.43 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:02, memory = 209.87 (MB).
    Completing 50% with 127 violations.
    elapsed time = 00:00:02, memory = 248.63 (MB).
    Completing 60% with 127 violations.
    elapsed time = 00:00:03, memory = 229.22 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:04, memory = 285.07 (MB).
    Completing 80% with 194 violations.
    elapsed time = 00:00:06, memory = 286.61 (MB).
    Completing 90% with 256 violations.
    elapsed time = 00:00:07, memory = 286.61 (MB).
    Completing 100% with 270 violations.
    elapsed time = 00:00:07, memory = 286.61 (MB).
[INFO DRT-0199]   Number of violations = 320.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing        4     37      0     15     24
Recheck              0     36      0     13      1
Short                0    186      1      3      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:07, memory = 642.79 (MB), peak = 642.79 (MB)
Total wire length = 21928 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9927 um.
Total wire length on LAYER met2 = 9758 um.
Total wire length on LAYER met3 = 2128 um.
Total wire length on LAYER met4 = 114 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6384.
Up-via summary (total 6384):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3176
           met2     216
           met3       6
           met4       0
-----------------------
                   6384


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 320 violations.
    elapsed time = 00:00:00, memory = 648.39 (MB).
    Completing 20% with 320 violations.
    elapsed time = 00:00:02, memory = 648.39 (MB).
    Completing 30% with 294 violations.
    elapsed time = 00:00:02, memory = 665.71 (MB).
    Completing 40% with 294 violations.
    elapsed time = 00:00:03, memory = 680.08 (MB).
    Completing 50% with 294 violations.
    elapsed time = 00:00:03, memory = 680.08 (MB).
    Completing 60% with 272 violations.
    elapsed time = 00:00:03, memory = 698.14 (MB).
    Completing 70% with 272 violations.
    elapsed time = 00:00:04, memory = 698.14 (MB).
    Completing 80% with 254 violations.
    elapsed time = 00:00:04, memory = 698.14 (MB).
    Completing 90% with 254 violations.
    elapsed time = 00:00:05, memory = 698.14 (MB).
    Completing 100% with 233 violations.
    elapsed time = 00:00:05, memory = 698.14 (MB).
[INFO DRT-0199]   Number of violations = 233.
Viol/Layer        met1   met2   met3
Metal Spacing       36     10     15
Short              169      3      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:06, memory = 701.09 (MB), peak = 701.09 (MB)
Total wire length = 21862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9893 um.
Total wire length on LAYER met2 = 9719 um.
Total wire length on LAYER met3 = 2134 um.
Total wire length on LAYER met4 = 115 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6348.
Up-via summary (total 6348):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3146
           met2     210
           met3       6
           met4       0
-----------------------
                   6348


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 233 violations.
    elapsed time = 00:00:00, memory = 701.09 (MB).
    Completing 20% with 233 violations.
    elapsed time = 00:00:00, memory = 711.13 (MB).
    Completing 30% with 223 violations.
    elapsed time = 00:00:00, memory = 754.07 (MB).
    Completing 40% with 223 violations.
    elapsed time = 00:00:01, memory = 738.10 (MB).
    Completing 50% with 223 violations.
    elapsed time = 00:00:02, memory = 738.10 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:02, memory = 738.10 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:03, memory = 738.10 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:04, memory = 768.61 (MB).
    Completing 90% with 162 violations.
    elapsed time = 00:00:05, memory = 768.81 (MB).
    Completing 100% with 145 violations.
    elapsed time = 00:00:05, memory = 738.60 (MB).
[INFO DRT-0199]   Number of violations = 145.
Viol/Layer        met1   met2   met3
Metal Spacing       23      4      9
Short               98     11      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 738.60 (MB), peak = 768.81 (MB)
Total wire length = 21824 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9833 um.
Total wire length on LAYER met2 = 9742 um.
Total wire length on LAYER met3 = 2135 um.
Total wire length on LAYER met4 = 112 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6361.
Up-via summary (total 6361):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3153
           met2     216
           met3       6
           met4       0
-----------------------
                   6361


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 145 violations.
    elapsed time = 00:00:00, memory = 753.67 (MB).
    Completing 20% with 145 violations.
    elapsed time = 00:00:00, memory = 753.67 (MB).
    Completing 30% with 145 violations.
    elapsed time = 00:00:00, memory = 754.19 (MB).
    Completing 40% with 145 violations.
    elapsed time = 00:00:01, memory = 754.96 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:01, memory = 758.05 (MB).
    Completing 60% with 96 violations.
    elapsed time = 00:00:01, memory = 758.05 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 758.05 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:03, memory = 780.52 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:03, memory = 780.52 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:03, memory = 780.52 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 780.52 (MB), peak = 780.52 (MB)
Total wire length = 21765 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9427 um.
Total wire length on LAYER met2 = 9732 um.
Total wire length on LAYER met3 = 2492 um.
Total wire length on LAYER met4 = 112 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6407.
Up-via summary (total 6407):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3139
           met2     276
           met3       6
           met4       0
-----------------------
                   6407


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 780.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 780.52 (MB), peak = 780.52 (MB)
Total wire length = 21758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9426 um.
Total wire length on LAYER met2 = 9718 um.
Total wire length on LAYER met3 = 2501 um.
Total wire length on LAYER met4 = 112 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6408.
Up-via summary (total 6408):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3135
           met2     281
           met3       6
           met4       0
-----------------------
                   6408


[INFO DRT-0198] Complete detail routing.
Total wire length = 21758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9426 um.
Total wire length on LAYER met2 = 9718 um.
Total wire length on LAYER met3 = 2501 um.
Total wire length on LAYER met4 = 112 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6408.
Up-via summary (total 6408):

-----------------------
 FR_MASTERSLICE       0
            li1    2986
           met1    3135
           met2     281
           met3       6
           met4       0
-----------------------
                   6408


[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:23, memory = 780.52 (MB), peak = 780.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                92     345.33
  Tap cell                                216     270.26
  Clock buffer                             21     287.78
  Timing Repair Buffer                    385    2874.01
  Inverter                                164     615.59
  Clock inverter                           11     135.13
  Sequential cell                         170    4214.04
  Multi-Input combinational cell          348    2298.45
  Total                                  1407   11040.59
Writing OpenROAD database to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/43-openroad-detailedrouting/BKyber.odb'…
Writing netlist to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/43-openroad-detailedrouting/BKyber.nl.v'…
Writing powered netlist to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/43-openroad-detailedrouting/BKyber.pnl.v'…
Writing layout to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/43-openroad-detailedrouting/BKyber.def'…
Writing timing constraints to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/43-openroad-detailedrouting/BKyber.sdc'…
