
dj-filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009570  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08009730  08009730  0000a730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b14  08009b14  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b14  08009b14  0000ab14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b1c  08009b1c  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b1c  08009b1c  0000ab1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b20  08009b20  0000ab20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  08009b24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  200401d4  08009cf8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040594  08009cf8  0000b594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f31  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d03  00000000  00000000  00022135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  00024e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd3  00000000  00000000  00026290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d992  00000000  00000000  00027263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179f3  00000000  00000000  00054bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d845  00000000  00000000  0006c5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189e2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066bc  00000000  00000000  00189e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0019052c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009718 	.word	0x08009718

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	08009718 	.word	0x08009718

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	f5ad 3d00 	sub.w	sp, sp, #131072	@ 0x20000
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0e:	f000 ffe0 	bl	8001ed2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f12:	f000 f87b 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f16:	f000 fa67 	bl	80013e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1a:	f000 fa3b 	bl	8001394 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f1e:	f000 f8bb 	bl	8001098 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000f22:	f000 f91d 	bl	8001160 <MX_DAC1_Init>
  MX_LPUART1_UART_Init();
 8000f26:	f000 f94f 	bl	80011c8 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000f2a:	f000 f999 	bl	8001260 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f2e:	f000 f9e3 	bl	80012f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  int audio_received = 0; //flag to indicate when audio data is received
 8000f32:	2300      	movs	r3, #0
 8000f34:	f507 3200 	add.w	r2, r7, #131072	@ 0x20000
 8000f38:	f102 020c 	add.w	r2, r2, #12
 8000f3c:	6013      	str	r3, [r2, #0]
  int buffer_index = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f507 3200 	add.w	r2, r7, #131072	@ 0x20000
 8000f44:	f102 0208 	add.w	r2, r2, #8
 8000f48:	6013      	str	r3, [r2, #0]

  // DMA buffers
  uint8_t rx_buffer_dma[65535] = {0}; //DMA buffer has a max size of 2^16
 8000f4a:	f507 3380 	add.w	r3, r7, #65536	@ 0x10000
 8000f4e:	f103 0310 	add.w	r3, r3, #16
 8000f52:	3b08      	subs	r3, #8
 8000f54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f006 fcb5 	bl	80078ca <memset>
  uint8_t output_buffer[65535] = {0};
 8000f60:	f107 0310 	add.w	r3, r7, #16
 8000f64:	3b08      	subs	r3, #8
 8000f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f006 fcac 	bl	80078ca <memset>
  uint8_t tx_buffer[1] = {'S'};
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	2253      	movs	r2, #83	@ 0x53
 8000f78:	f803 2c0c 	strb.w	r2, [r3, #-12]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4820      	ldr	r0, [pc, #128]	@ (8001000 <main+0xfc>)
 8000f80:	f002 f855 	bl	800302e <HAL_DAC_Start>
  while (1)
  {
	  //Waits until UART frame is received
	  if(HAL_UART_Receive(&hlpuart1, &rx_buffer_dma[buffer_index], 1, 1000)==HAL_OK)
 8000f84:	f507 3380 	add.w	r3, r7, #65536	@ 0x10000
 8000f88:	f103 0310 	add.w	r3, r3, #16
 8000f8c:	3b08      	subs	r3, #8
 8000f8e:	f507 3200 	add.w	r2, r7, #131072	@ 0x20000
 8000f92:	f102 0208 	add.w	r2, r2, #8
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	1899      	adds	r1, r3, r2
 8000f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4818      	ldr	r0, [pc, #96]	@ (8001004 <main+0x100>)
 8000fa2:	f005 f84f 	bl	8006044 <HAL_UART_Receive>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1eb      	bne.n	8000f84 <main+0x80>
	  {
		  buffer_index++;
 8000fac:	f507 3300 	add.w	r3, r7, #131072	@ 0x20000
 8000fb0:	f103 0308 	add.w	r3, r3, #8
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	f507 3200 	add.w	r2, r7, #131072	@ 0x20000
 8000fbc:	f102 0208 	add.w	r2, r2, #8
 8000fc0:	6013      	str	r3, [r2, #0]
		  //Start DAC DMA timer when audio is received
		  if (!audio_received){
 8000fc2:	f507 3300 	add.w	r3, r7, #131072	@ 0x20000
 8000fc6:	f103 030c 	add.w	r3, r3, #12
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1d9      	bne.n	8000f84 <main+0x80>
			  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, rx_buffer_dma, 65535, DAC_ALIGN_8B_R);
 8000fd0:	f507 3280 	add.w	r2, r7, #65536	@ 0x10000
 8000fd4:	f102 0210 	add.w	r2, r2, #16
 8000fd8:	3a08      	subs	r2, #8
 8000fda:	2308      	movs	r3, #8
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4806      	ldr	r0, [pc, #24]	@ (8001000 <main+0xfc>)
 8000fe6:	f002 f875 	bl	80030d4 <HAL_DAC_Start_DMA>
			  HAL_TIM_Base_Start(&htim2); // start timer
 8000fea:	4807      	ldr	r0, [pc, #28]	@ (8001008 <main+0x104>)
 8000fec:	f004 fc52 	bl	8005894 <HAL_TIM_Base_Start>
			  audio_received = 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	f507 3200 	add.w	r2, r7, #131072	@ 0x20000
 8000ff6:	f102 020c 	add.w	r2, r2, #12
 8000ffa:	6013      	str	r3, [r2, #0]
	  if(HAL_UART_Receive(&hlpuart1, &rx_buffer_dma[buffer_index], 1, 1000)==HAL_OK)
 8000ffc:	e7c2      	b.n	8000f84 <main+0x80>
 8000ffe:	bf00      	nop
 8001000:	20040258 	.word	0x20040258
 8001004:	200402cc 	.word	0x200402cc
 8001008:	200403f4 	.word	0x200403f4

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b096      	sub	sp, #88	@ 0x58
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	2244      	movs	r2, #68	@ 0x44
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f006 fc55 	bl	80078ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	463b      	mov	r3, r7
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800102e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001032:	f002 ff33 	bl	8003e9c <HAL_PWREx_ControlVoltageScaling>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800103c:	f000 fbd0 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001040:	2310      	movs	r3, #16
 8001042:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001044:	2301      	movs	r3, #1
 8001046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800104c:	2360      	movs	r3, #96	@ 0x60
 800104e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001050:	2300      	movs	r3, #0
 8001052:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4618      	mov	r0, r3
 800105a:	f002 ffd3 	bl	8004004 <HAL_RCC_OscConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001064:	f000 fbbc 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001068:	230f      	movs	r3, #15
 800106a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800106c:	2300      	movs	r3, #0
 800106e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800107c:	463b      	mov	r3, r7
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f003 fbd9 	bl	8004838 <HAL_RCC_ClockConfig>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800108c:	f000 fba8 	bl	80017e0 <Error_Handler>
  }
}
 8001090:	bf00      	nop
 8001092:	3758      	adds	r7, #88	@ 0x58
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
 80010ac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ae:	4b29      	ldr	r3, [pc, #164]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010b0:	4a29      	ldr	r2, [pc, #164]	@ (8001158 <MX_ADC1_Init+0xc0>)
 80010b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 80010b4:	4b27      	ldr	r3, [pc, #156]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010b6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80010ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010bc:	4b25      	ldr	r3, [pc, #148]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c2:	4b24      	ldr	r3, [pc, #144]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010c8:	4b22      	ldr	r3, [pc, #136]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ce:	4b21      	ldr	r3, [pc, #132]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010d0:	2204      	movs	r2, #4
 80010d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010da:	4b1e      	ldr	r3, [pc, #120]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010dc:	2200      	movs	r2, #0
 80010de:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ee:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010f4:	4b17      	ldr	r3, [pc, #92]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010fa:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <MX_ADC1_Init+0xbc>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001102:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_ADC1_Init+0xbc>)
 8001104:	2200      	movs	r2, #0
 8001106:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <MX_ADC1_Init+0xbc>)
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001110:	4810      	ldr	r0, [pc, #64]	@ (8001154 <MX_ADC1_Init+0xbc>)
 8001112:	f001 f917 	bl	8002344 <HAL_ADC_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 800111c:	f000 fb60 	bl	80017e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001120:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <MX_ADC1_Init+0xc4>)
 8001122:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001124:	2306      	movs	r3, #6
 8001126:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001128:	2307      	movs	r3, #7
 800112a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112c:	237f      	movs	r3, #127	@ 0x7f
 800112e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001130:	2304      	movs	r3, #4
 8001132:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	4619      	mov	r1, r3
 800113c:	4805      	ldr	r0, [pc, #20]	@ (8001154 <MX_ADC1_Init+0xbc>)
 800113e:	f001 fa47 	bl	80025d0 <HAL_ADC_ConfigChannel>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001148:	f000 fb4a 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114c:	bf00      	nop
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200401f0 	.word	0x200401f0
 8001158:	50040000 	.word	0x50040000
 800115c:	04300002 	.word	0x04300002

08001160 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	@ 0x28
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001166:	463b      	mov	r3, r7
 8001168:	2228      	movs	r2, #40	@ 0x28
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f006 fbac 	bl	80078ca <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001172:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <MX_DAC1_Init+0x60>)
 8001174:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <MX_DAC1_Init+0x64>)
 8001176:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001178:	4811      	ldr	r0, [pc, #68]	@ (80011c0 <MX_DAC1_Init+0x60>)
 800117a:	f001 ff36 	bl	8002fea <HAL_DAC_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001184:	f000 fb2c 	bl	80017e0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800118c:	230a      	movs	r3, #10
 800118e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	2200      	movs	r2, #0
 80011a4:	4619      	mov	r1, r3
 80011a6:	4806      	ldr	r0, [pc, #24]	@ (80011c0 <MX_DAC1_Init+0x60>)
 80011a8:	f002 f87e 	bl	80032a8 <HAL_DAC_ConfigChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 80011b2:	f000 fb15 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	3728      	adds	r7, #40	@ 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20040258 	.word	0x20040258
 80011c4:	40007400 	.word	0x40007400

080011c8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011cc:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011ce:	4a23      	ldr	r2, [pc, #140]	@ (800125c <MX_LPUART1_UART_Init+0x94>)
 80011d0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011fe:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001200:	2200      	movs	r2, #0
 8001202:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001204:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001206:	2200      	movs	r2, #0
 8001208:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 800120c:	2200      	movs	r2, #0
 800120e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001210:	4811      	ldr	r0, [pc, #68]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001212:	f004 fe39 	bl	8005e88 <HAL_UART_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800121c:	f000 fae0 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001220:	2100      	movs	r1, #0
 8001222:	480d      	ldr	r0, [pc, #52]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001224:	f005 fd2c 	bl	8006c80 <HAL_UARTEx_SetTxFifoThreshold>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800122e:	f000 fad7 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001232:	2100      	movs	r1, #0
 8001234:	4808      	ldr	r0, [pc, #32]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001236:	f005 fd61 	bl	8006cfc <HAL_UARTEx_SetRxFifoThreshold>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001240:	f000 face 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001244:	4804      	ldr	r0, [pc, #16]	@ (8001258 <MX_LPUART1_UART_Init+0x90>)
 8001246:	f005 fce2 	bl	8006c0e <HAL_UARTEx_DisableFifoMode>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001250:	f000 fac6 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	200402cc 	.word	0x200402cc
 800125c:	40008000 	.word	0x40008000

08001260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001264:	4b22      	ldr	r3, [pc, #136]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001266:	4a23      	ldr	r2, [pc, #140]	@ (80012f4 <MX_USART2_UART_Init+0x94>)
 8001268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 800126c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001272:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800127e:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001284:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001286:	220c      	movs	r2, #12
 8001288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001290:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001296:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 800129e:	2200      	movs	r2, #0
 80012a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a2:	4b13      	ldr	r3, [pc, #76]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012a8:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 80012aa:	f004 fded 	bl	8005e88 <HAL_UART_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80012b4:	f000 fa94 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012b8:	2100      	movs	r1, #0
 80012ba:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 80012bc:	f005 fce0 	bl	8006c80 <HAL_UARTEx_SetTxFifoThreshold>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80012c6:	f000 fa8b 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ca:	2100      	movs	r1, #0
 80012cc:	4808      	ldr	r0, [pc, #32]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 80012ce:	f005 fd15 	bl	8006cfc <HAL_UARTEx_SetRxFifoThreshold>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80012d8:	f000 fa82 	bl	80017e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <MX_USART2_UART_Init+0x90>)
 80012de:	f005 fc96 	bl	8006c0e <HAL_UARTEx_DisableFifoMode>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012e8:	f000 fa7a 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20040360 	.word	0x20040360
 80012f4:	40004400 	.word	0x40004400

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001318:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800131c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001320:	2200      	movs	r2, #0
 8001322:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <MX_TIM2_Init+0x98>)
 800132c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001330:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001332:	4b17      	ldr	r3, [pc, #92]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <MX_TIM2_Init+0x98>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800133e:	4814      	ldr	r0, [pc, #80]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001340:	f004 fa50 	bl	80057e4 <HAL_TIM_Base_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800134a:	f000 fa49 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001352:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	480d      	ldr	r0, [pc, #52]	@ (8001390 <MX_TIM2_Init+0x98>)
 800135c:	f004 fb02 	bl	8005964 <HAL_TIM_ConfigClockSource>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001366:	f000 fa3b 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800136a:	2320      	movs	r3, #32
 800136c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	4619      	mov	r1, r3
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <MX_TIM2_Init+0x98>)
 8001378:	f004 fcfe 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001382:	f000 fa2d 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	3720      	adds	r7, #32
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200403f4 	.word	0x200403f4

08001394 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800139a:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <MX_DMA_Init+0x50>)
 800139c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800139e:	4a11      	ldr	r2, [pc, #68]	@ (80013e4 <MX_DMA_Init+0x50>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80013a6:	4b0f      	ldr	r3, [pc, #60]	@ (80013e4 <MX_DMA_Init+0x50>)
 80013a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <MX_DMA_Init+0x50>)
 80013b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013b6:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <MX_DMA_Init+0x50>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <MX_DMA_Init+0x50>)
 80013c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	603b      	str	r3, [r7, #0]
 80013c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	200b      	movs	r0, #11
 80013d0:	f001 fdd5 	bl	8002f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013d4:	200b      	movs	r0, #11
 80013d6:	f001 fdee 	bl	8002fb6 <HAL_NVIC_EnableIRQ>

}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000

080013e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08e      	sub	sp, #56	@ 0x38
 80013ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013fe:	4bb0      	ldr	r3, [pc, #704]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	4aaf      	ldr	r2, [pc, #700]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001404:	f043 0310 	orr.w	r3, r3, #16
 8001408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140a:	4bad      	ldr	r3, [pc, #692]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	f003 0310 	and.w	r3, r3, #16
 8001412:	623b      	str	r3, [r7, #32]
 8001414:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001416:	4baa      	ldr	r3, [pc, #680]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	4aa9      	ldr	r2, [pc, #676]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800141c:	f043 0304 	orr.w	r3, r3, #4
 8001420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001422:	4ba7      	ldr	r3, [pc, #668]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	f003 0304 	and.w	r3, r3, #4
 800142a:	61fb      	str	r3, [r7, #28]
 800142c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800142e:	4ba4      	ldr	r3, [pc, #656]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	4aa3      	ldr	r2, [pc, #652]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001434:	f043 0320 	orr.w	r3, r3, #32
 8001438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143a:	4ba1      	ldr	r3, [pc, #644]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143e:	f003 0320 	and.w	r3, r3, #32
 8001442:	61bb      	str	r3, [r7, #24]
 8001444:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001446:	4b9e      	ldr	r3, [pc, #632]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	4a9d      	ldr	r2, [pc, #628]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001452:	4b9b      	ldr	r3, [pc, #620]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	4b98      	ldr	r3, [pc, #608]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	4a97      	ldr	r2, [pc, #604]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800146a:	4b95      	ldr	r3, [pc, #596]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	4b92      	ldr	r3, [pc, #584]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	4a91      	ldr	r2, [pc, #580]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001482:	4b8f      	ldr	r3, [pc, #572]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800148e:	4b8c      	ldr	r3, [pc, #560]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	4a8b      	ldr	r2, [pc, #556]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 8001494:	f043 0308 	orr.w	r3, r3, #8
 8001498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149a:	4b89      	ldr	r3, [pc, #548]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a6:	4b86      	ldr	r3, [pc, #536]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014aa:	4a85      	ldr	r2, [pc, #532]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 80014ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b2:	4b83      	ldr	r3, [pc, #524]	@ (80016c0 <MX_GPIO_Init+0x2d8>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80014be:	f002 fd91 	bl	8003fe4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014c2:	230c      	movs	r3, #12
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80014d2:	230d      	movs	r3, #13
 80014d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014da:	4619      	mov	r1, r3
 80014dc:	4879      	ldr	r0, [pc, #484]	@ (80016c4 <MX_GPIO_Init+0x2dc>)
 80014de:	f002 fb2b 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80014e2:	2307      	movs	r3, #7
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014e6:	2312      	movs	r3, #18
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ee:	2303      	movs	r3, #3
 80014f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014f2:	2304      	movs	r3, #4
 80014f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014fa:	4619      	mov	r1, r3
 80014fc:	4872      	ldr	r0, [pc, #456]	@ (80016c8 <MX_GPIO_Init+0x2e0>)
 80014fe:	f002 fb1b 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001502:	2380      	movs	r3, #128	@ 0x80
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001512:	230d      	movs	r3, #13
 8001514:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001516:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151a:	4619      	mov	r1, r3
 800151c:	486a      	ldr	r0, [pc, #424]	@ (80016c8 <MX_GPIO_Init+0x2e0>)
 800151e:	f002 fb0b 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001522:	23e0      	movs	r3, #224	@ 0xe0
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001532:	2305      	movs	r3, #5
 8001534:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001540:	f002 fafa 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001544:	2301      	movs	r3, #1
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001554:	2302      	movs	r3, #2
 8001556:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001558:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155c:	4619      	mov	r1, r3
 800155e:	485b      	ldr	r0, [pc, #364]	@ (80016cc <MX_GPIO_Init+0x2e4>)
 8001560:	f002 faea 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001564:	2344      	movs	r3, #68	@ 0x44
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001568:	2303      	movs	r3, #3
 800156a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001574:	4619      	mov	r1, r3
 8001576:	4855      	ldr	r0, [pc, #340]	@ (80016cc <MX_GPIO_Init+0x2e4>)
 8001578:	f002 fade 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800157c:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2300      	movs	r3, #0
 800158c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800158e:	2301      	movs	r3, #1
 8001590:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001596:	4619      	mov	r1, r3
 8001598:	484a      	ldr	r0, [pc, #296]	@ (80016c4 <MX_GPIO_Init+0x2dc>)
 800159a:	f002 facd 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800159e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80015b0:	2303      	movs	r3, #3
 80015b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b8:	4619      	mov	r1, r3
 80015ba:	4842      	ldr	r0, [pc, #264]	@ (80016c4 <MX_GPIO_Init+0x2dc>)
 80015bc:	f002 fabc 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80015c0:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	2302      	movs	r3, #2
 80015c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80015d2:	230d      	movs	r3, #13
 80015d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015da:	4619      	mov	r1, r3
 80015dc:	483b      	ldr	r0, [pc, #236]	@ (80016cc <MX_GPIO_Init+0x2e4>)
 80015de:	f002 faab 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80015e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	2302      	movs	r3, #2
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80015f4:	230e      	movs	r3, #14
 80015f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015fc:	4619      	mov	r1, r3
 80015fe:	4833      	ldr	r0, [pc, #204]	@ (80016cc <MX_GPIO_Init+0x2e4>)
 8001600:	f002 fa9a 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001604:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001612:	2303      	movs	r3, #3
 8001614:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001616:	2307      	movs	r3, #7
 8001618:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800161a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800161e:	4619      	mov	r1, r3
 8001620:	482b      	ldr	r0, [pc, #172]	@ (80016d0 <MX_GPIO_Init+0x2e8>)
 8001622:	f002 fa89 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001626:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162c:	2302      	movs	r3, #2
 800162e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2300      	movs	r3, #0
 8001636:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001638:	2302      	movs	r3, #2
 800163a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001640:	4619      	mov	r1, r3
 8001642:	4823      	ldr	r0, [pc, #140]	@ (80016d0 <MX_GPIO_Init+0x2e8>)
 8001644:	f002 fa78 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001648:	2340      	movs	r3, #64	@ 0x40
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001658:	230d      	movs	r3, #13
 800165a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800165c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001660:	4619      	mov	r1, r3
 8001662:	481c      	ldr	r0, [pc, #112]	@ (80016d4 <MX_GPIO_Init+0x2ec>)
 8001664:	f002 fa68 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001668:	2380      	movs	r3, #128	@ 0x80
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	2300      	movs	r3, #0
 8001676:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001678:	2302      	movs	r3, #2
 800167a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001680:	4619      	mov	r1, r3
 8001682:	4814      	ldr	r0, [pc, #80]	@ (80016d4 <MX_GPIO_Init+0x2ec>)
 8001684:	f002 fa58 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001688:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	2303      	movs	r3, #3
 8001698:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800169a:	230c      	movs	r3, #12
 800169c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a2:	4619      	mov	r1, r3
 80016a4:	480b      	ldr	r0, [pc, #44]	@ (80016d4 <MX_GPIO_Init+0x2ec>)
 80016a6:	f002 fa47 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80016aa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016bc:	230a      	movs	r3, #10
 80016be:	e00b      	b.n	80016d8 <MX_GPIO_Init+0x2f0>
 80016c0:	40021000 	.word	0x40021000
 80016c4:	48001000 	.word	0x48001000
 80016c8:	48001400 	.word	0x48001400
 80016cc:	48000400 	.word	0x48000400
 80016d0:	48000c00 	.word	0x48000c00
 80016d4:	48000800 	.word	0x48000800
 80016d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016de:	4619      	mov	r1, r3
 80016e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e4:	f002 fa28 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fa:	4619      	mov	r1, r3
 80016fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001700:	f002 fa1a 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001704:	2301      	movs	r3, #1
 8001706:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	2303      	movs	r3, #3
 8001712:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001714:	2309      	movs	r3, #9
 8001716:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001718:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800171c:	4619      	mov	r1, r3
 800171e:	4824      	ldr	r0, [pc, #144]	@ (80017b0 <MX_GPIO_Init+0x3c8>)
 8001720:	f002 fa0a 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001724:	2304      	movs	r3, #4
 8001726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001728:	2302      	movs	r3, #2
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001730:	2303      	movs	r3, #3
 8001732:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001734:	230c      	movs	r3, #12
 8001736:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001738:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173c:	4619      	mov	r1, r3
 800173e:	481c      	ldr	r0, [pc, #112]	@ (80017b0 <MX_GPIO_Init+0x3c8>)
 8001740:	f002 f9fa 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001744:	2338      	movs	r3, #56	@ 0x38
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001748:	2302      	movs	r3, #2
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001750:	2303      	movs	r3, #3
 8001752:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001754:	2306      	movs	r3, #6
 8001756:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001758:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175c:	4619      	mov	r1, r3
 800175e:	4815      	ldr	r0, [pc, #84]	@ (80017b4 <MX_GPIO_Init+0x3cc>)
 8001760:	f002 f9ea 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001764:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800176a:	2312      	movs	r3, #18
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001772:	2303      	movs	r3, #3
 8001774:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001776:	2304      	movs	r3, #4
 8001778:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <MX_GPIO_Init+0x3cc>)
 8001782:	f002 f9d9 	bl	8003b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001786:	2301      	movs	r3, #1
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001796:	2302      	movs	r3, #2
 8001798:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800179a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800179e:	4619      	mov	r1, r3
 80017a0:	4805      	ldr	r0, [pc, #20]	@ (80017b8 <MX_GPIO_Init+0x3d0>)
 80017a2:	f002 f9c9 	bl	8003b38 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017a6:	bf00      	nop
 80017a8:	3738      	adds	r7, #56	@ 0x38
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	48000c00 	.word	0x48000c00
 80017b4:	48000400 	.word	0x48000400
 80017b8:	48001000 	.word	0x48001000

080017bc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80017c4:	1d39      	adds	r1, r7, #4
 80017c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017ca:	2201      	movs	r2, #1
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <__io_putchar+0x20>)
 80017ce:	f004 fbab 	bl	8005f28 <HAL_UART_Transmit>
  return ch;
 80017d2:	687b      	ldr	r3, [r7, #4]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200402cc 	.word	0x200402cc

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e4:	b672      	cpsid	i
}
 80017e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <Error_Handler+0x8>

080017ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <HAL_MspInit+0x44>)
 80017f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001830 <HAL_MspInit+0x44>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <HAL_MspInit+0x44>)
 8001800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_MspInit+0x44>)
 800180c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180e:	4a08      	ldr	r2, [pc, #32]	@ (8001830 <HAL_MspInit+0x44>)
 8001810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001814:	6593      	str	r3, [r2, #88]	@ 0x58
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <HAL_MspInit+0x44>)
 8001818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000

08001834 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b0b0      	sub	sp, #192	@ 0xc0
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800184c:	f107 0318 	add.w	r3, r7, #24
 8001850:	2294      	movs	r2, #148	@ 0x94
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f006 f838 	bl	80078ca <memset>
  if(hadc->Instance==ADC1)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a42      	ldr	r2, [pc, #264]	@ (8001968 <HAL_ADC_MspInit+0x134>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d17d      	bne.n	8001960 <HAL_ADC_MspInit+0x12c>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001864:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001868:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800186a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800186e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001872:	2301      	movs	r3, #1
 8001874:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001876:	2301      	movs	r3, #1
 8001878:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800187a:	2310      	movs	r3, #16
 800187c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800187e:	2302      	movs	r3, #2
 8001880:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001882:	2302      	movs	r3, #2
 8001884:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001886:	2302      	movs	r3, #2
 8001888:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800188a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800188e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001890:	f107 0318 	add.w	r3, r7, #24
 8001894:	4618      	mov	r0, r3
 8001896:	f003 fa8d 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80018a0:	f7ff ff9e 	bl	80017e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80018a4:	4b31      	ldr	r3, [pc, #196]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	4a30      	ldr	r2, [pc, #192]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b0:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018bc:	4b2b      	ldr	r3, [pc, #172]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c0:	4a2a      	ldr	r2, [pc, #168]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c8:	4b28      	ldr	r3, [pc, #160]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d4:	4b25      	ldr	r3, [pc, #148]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d8:	4a24      	ldr	r2, [pc, #144]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e0:	4b22      	ldr	r3, [pc, #136]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ec:	4b1f      	ldr	r3, [pc, #124]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f0:	4a1e      	ldr	r2, [pc, #120]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018f2:	f043 0302 	orr.w	r3, r3, #2
 80018f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f8:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <HAL_ADC_MspInit+0x138>)
 80018fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001904:	233f      	movs	r3, #63	@ 0x3f
 8001906:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800190a:	230b      	movs	r3, #11
 800190c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001916:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800191a:	4619      	mov	r1, r3
 800191c:	4814      	ldr	r0, [pc, #80]	@ (8001970 <HAL_ADC_MspInit+0x13c>)
 800191e:	f002 f90b 	bl	8003b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001922:	230a      	movs	r3, #10
 8001924:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001928:	230b      	movs	r3, #11
 800192a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001938:	4619      	mov	r1, r3
 800193a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800193e:	f002 f8fb 	bl	8003b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001942:	2302      	movs	r3, #2
 8001944:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001948:	230b      	movs	r3, #11
 800194a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001954:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001958:	4619      	mov	r1, r3
 800195a:	4806      	ldr	r0, [pc, #24]	@ (8001974 <HAL_ADC_MspInit+0x140>)
 800195c:	f002 f8ec 	bl	8003b38 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001960:	bf00      	nop
 8001962:	37c0      	adds	r7, #192	@ 0xc0
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	50040000 	.word	0x50040000
 800196c:	40021000 	.word	0x40021000
 8001970:	48000800 	.word	0x48000800
 8001974:	48000400 	.word	0x48000400

08001978 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b08a      	sub	sp, #40	@ 0x28
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a2a      	ldr	r2, [pc, #168]	@ (8001a40 <HAL_DAC_MspInit+0xc8>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d14e      	bne.n	8001a38 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800199a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199e:	4a29      	ldr	r2, [pc, #164]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 80019a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a6:	4b27      	ldr	r3, [pc, #156]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	4b24      	ldr	r3, [pc, #144]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b6:	4a23      	ldr	r2, [pc, #140]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019be:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <HAL_DAC_MspInit+0xcc>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019ca:	2310      	movs	r3, #16
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ce:	2303      	movs	r3, #3
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f002 f8aa 	bl	8003b38 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80019e4:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 80019e6:	4a19      	ldr	r2, [pc, #100]	@ (8001a4c <HAL_DAC_MspInit+0xd4>)
 80019e8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80019ea:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 80019ec:	2206      	movs	r2, #6
 80019ee:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019f0:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 80019f2:	2210      	movs	r2, #16
 80019f4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019f6:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 80019fe:	2280      	movs	r2, #128	@ 0x80
 8001a00:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a02:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a08:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001a10:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a12:	2220      	movs	r2, #32
 8001a14:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001a1c:	480a      	ldr	r0, [pc, #40]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a1e:	f001 fe19 	bl	8003654 <HAL_DMA_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8001a28:	f7ff feda 	bl	80017e0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a06      	ldr	r2, [pc, #24]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	4a05      	ldr	r2, [pc, #20]	@ (8001a48 <HAL_DAC_MspInit+0xd0>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001a38:	bf00      	nop
 8001a3a:	3728      	adds	r7, #40	@ 0x28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40007400 	.word	0x40007400
 8001a44:	40021000 	.word	0x40021000
 8001a48:	2004026c 	.word	0x2004026c
 8001a4c:	40020008 	.word	0x40020008

08001a50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0b0      	sub	sp, #192	@ 0xc0
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a68:	f107 0318 	add.w	r3, r7, #24
 8001a6c:	2294      	movs	r2, #148	@ 0x94
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f005 ff2a 	bl	80078ca <memset>
  if(huart->Instance==LPUART1)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a43      	ldr	r2, [pc, #268]	@ (8001b88 <HAL_UART_MspInit+0x138>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d13e      	bne.n	8001afe <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a80:	2320      	movs	r3, #32
 8001a82:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a84:	2300      	movs	r3, #0
 8001a86:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f003 f991 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a98:	f7ff fea2 	bl	80017e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa0:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001aa8:	4b38      	ldr	r3, [pc, #224]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	617b      	str	r3, [r7, #20]
 8001ab2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ab4:	4b35      	ldr	r3, [pc, #212]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab8:	4a34      	ldr	r2, [pc, #208]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac0:	4b32      	ldr	r3, [pc, #200]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001acc:	f002 fa8a 	bl	8003fe4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001ad0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001aea:	2308      	movs	r3, #8
 8001aec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001af4:	4619      	mov	r1, r3
 8001af6:	4826      	ldr	r0, [pc, #152]	@ (8001b90 <HAL_UART_MspInit+0x140>)
 8001af8:	f002 f81e 	bl	8003b38 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001afc:	e03f      	b.n	8001b7e <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a24      	ldr	r2, [pc, #144]	@ (8001b94 <HAL_UART_MspInit+0x144>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d13a      	bne.n	8001b7e <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b10:	f107 0318 	add.w	r3, r7, #24
 8001b14:	4618      	mov	r0, r3
 8001b16:	f003 f94d 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001b20:	f7ff fe5e 	bl	80017e0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b28:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b30:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b40:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b42:	f043 0308 	orr.w	r3, r3, #8
 8001b46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b48:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <HAL_UART_MspInit+0x13c>)
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4c:	f003 0308 	and.w	r3, r3, #8
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001b54:	2378      	movs	r3, #120	@ 0x78
 8001b56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b66:	2303      	movs	r3, #3
 8001b68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b6c:	2307      	movs	r3, #7
 8001b6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b72:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b76:	4619      	mov	r1, r3
 8001b78:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <HAL_UART_MspInit+0x148>)
 8001b7a:	f001 ffdd 	bl	8003b38 <HAL_GPIO_Init>
}
 8001b7e:	bf00      	nop
 8001b80:	37c0      	adds	r7, #192	@ 0xc0
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40008000 	.word	0x40008000
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	48001800 	.word	0x48001800
 8001b94:	40004400 	.word	0x40004400
 8001b98:	48000c00 	.word	0x48000c00

08001b9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	@ 0x28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
 8001bb2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bbc:	d145      	bne.n	8001c4a <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bbe:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc2:	4a24      	ldr	r2, [pc, #144]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bca:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bda:	4a1e      	ldr	r2, [pc, #120]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf2:	4a18      	ldr	r2, [pc, #96]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bf4:	f043 0302 	orr.w	r3, r3, #2
 8001bf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfa:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <HAL_TIM_Base_MspInit+0xb8>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c06:	2301      	movs	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c16:	2301      	movs	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1a:	f107 0314 	add.w	r3, r7, #20
 8001c1e:	4619      	mov	r1, r3
 8001c20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c24:	f001 ff88 	bl	8003b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	4619      	mov	r1, r3
 8001c44:	4804      	ldr	r0, [pc, #16]	@ (8001c58 <HAL_TIM_Base_MspInit+0xbc>)
 8001c46:	f001 ff77 	bl	8003b38 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	@ 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000400 	.word	0x48000400

08001c5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <NMI_Handler+0x4>

08001c64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <HardFault_Handler+0x4>

08001c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <MemManage_Handler+0x4>

08001c74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <BusFault_Handler+0x4>

08001c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <UsageFault_Handler+0x4>

08001c84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cb2:	f000 f963 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001cc0:	4802      	ldr	r0, [pc, #8]	@ (8001ccc <DMA1_Channel1_IRQHandler+0x10>)
 8001cc2:	f001 fdea 	bl	800389a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	2004026c 	.word	0x2004026c

08001cd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return 1;
 8001cd4:	2301      	movs	r3, #1
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <_kill>:

int _kill(int pid, int sig)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cea:	f005 fe41 	bl	8007970 <__errno>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2216      	movs	r2, #22
 8001cf2:	601a      	str	r2, [r3, #0]
  return -1;
 8001cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_exit>:

void _exit (int status)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d08:	f04f 31ff 	mov.w	r1, #4294967295
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff ffe7 	bl	8001ce0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d12:	bf00      	nop
 8001d14:	e7fd      	b.n	8001d12 <_exit+0x12>

08001d16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	e00a      	b.n	8001d3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d28:	f3af 8000 	nop.w
 8001d2c:	4601      	mov	r1, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1c5a      	adds	r2, r3, #1
 8001d32:	60ba      	str	r2, [r7, #8]
 8001d34:	b2ca      	uxtb	r2, r1
 8001d36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	dbf0      	blt.n	8001d28 <_read+0x12>
  }

  return len;
 8001d46:	687b      	ldr	r3, [r7, #4]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	e009      	b.n	8001d76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	60ba      	str	r2, [r7, #8]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fd26 	bl	80017bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	dbf1      	blt.n	8001d62 <_write+0x12>
  }
  return len;
 8001d7e:	687b      	ldr	r3, [r7, #4]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <_close>:

int _close(int file)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db0:	605a      	str	r2, [r3, #4]
  return 0;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <_isatty>:

int _isatty(int file)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dc8:	2301      	movs	r3, #1
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b085      	sub	sp, #20
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	60f8      	str	r0, [r7, #12]
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df8:	4a14      	ldr	r2, [pc, #80]	@ (8001e4c <_sbrk+0x5c>)
 8001dfa:	4b15      	ldr	r3, [pc, #84]	@ (8001e50 <_sbrk+0x60>)
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e04:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <_sbrk+0x64>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d102      	bne.n	8001e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <_sbrk+0x64>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	@ (8001e58 <_sbrk+0x68>)
 8001e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e12:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <_sbrk+0x64>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d207      	bcs.n	8001e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e20:	f005 fda6 	bl	8007970 <__errno>
 8001e24:	4603      	mov	r3, r0
 8001e26:	220c      	movs	r2, #12
 8001e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2e:	e009      	b.n	8001e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e30:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <_sbrk+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e36:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <_sbrk+0x64>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4a05      	ldr	r2, [pc, #20]	@ (8001e54 <_sbrk+0x64>)
 8001e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200a0000 	.word	0x200a0000
 8001e50:	00000400 	.word	0x00000400
 8001e54:	20040440 	.word	0x20040440
 8001e58:	20040598 	.word	0x20040598

08001e5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <SystemInit+0x20>)
 8001e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e66:	4a05      	ldr	r2, [pc, #20]	@ (8001e7c <SystemInit+0x20>)
 8001e68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001eb8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e84:	f7ff ffea 	bl	8001e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e88:	480c      	ldr	r0, [pc, #48]	@ (8001ebc <LoopForever+0x6>)
  ldr r1, =_edata
 8001e8a:	490d      	ldr	r1, [pc, #52]	@ (8001ec0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec4 <LoopForever+0xe>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e90:	e002      	b.n	8001e98 <LoopCopyDataInit>

08001e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e96:	3304      	adds	r3, #4

08001e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e9c:	d3f9      	bcc.n	8001e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ecc <LoopForever+0x16>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea4:	e001      	b.n	8001eaa <LoopFillZerobss>

08001ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea8:	3204      	adds	r2, #4

08001eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eac:	d3fb      	bcc.n	8001ea6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eae:	f005 fd65 	bl	800797c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eb2:	f7ff f827 	bl	8000f04 <main>

08001eb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001eb6:	e7fe      	b.n	8001eb6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001eb8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001ebc:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001ec0:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8001ec4:	08009b24 	.word	0x08009b24
  ldr r2, =_sbss
 8001ec8:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8001ecc:	20040594 	.word	0x20040594

08001ed0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC1_IRQHandler>

08001ed2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001edc:	2003      	movs	r0, #3
 8001ede:	f001 f843 	bl	8002f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f000 f80e 	bl	8001f04 <HAL_InitTick>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	71fb      	strb	r3, [r7, #7]
 8001ef2:	e001      	b.n	8001ef8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef4:	f7ff fc7a 	bl	80017ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f10:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <HAL_InitTick+0x6c>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d023      	beq.n	8001f60 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f18:	4b16      	ldr	r3, [pc, #88]	@ (8001f74 <HAL_InitTick+0x70>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b14      	ldr	r3, [pc, #80]	@ (8001f70 <HAL_InitTick+0x6c>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f001 f84f 	bl	8002fd2 <HAL_SYSTICK_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10f      	bne.n	8001f5a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b0f      	cmp	r3, #15
 8001f3e:	d809      	bhi.n	8001f54 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f40:	2200      	movs	r2, #0
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	f04f 30ff 	mov.w	r0, #4294967295
 8001f48:	f001 f819 	bl	8002f7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f78 <HAL_InitTick+0x74>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e007      	b.n	8001f64 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
 8001f58:	e004      	b.n	8001f64 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e001      	b.n	8001f64 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20040008 	.word	0x20040008
 8001f74:	20040000 	.word	0x20040000
 8001f78:	20040004 	.word	0x20040004

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20040008 	.word	0x20040008
 8001fa0:	20040444 	.word	0x20040444

08001fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	@ (8001fb8 <HAL_GetTick+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20040444 	.word	0x20040444

08001fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff ffee 	bl	8001fa4 <HAL_GetTick>
 8001fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d005      	beq.n	8001fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <HAL_Delay+0x44>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe2:	bf00      	nop
 8001fe4:	f7ff ffde 	bl	8001fa4 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8f7      	bhi.n	8001fe4 <HAL_Delay+0x28>
  {
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20040008 	.word	0x20040008

08002004 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	431a      	orrs	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	609a      	str	r2, [r3, #8]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	3360      	adds	r3, #96	@ 0x60
 800207e:	461a      	mov	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <LL_ADC_SetOffset+0x44>)
 800208e:	4013      	ands	r3, r2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	4313      	orrs	r3, r2
 800209c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	03fff000 	.word	0x03fff000

080020b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3360      	adds	r3, #96	@ 0x60
 80020c2:	461a      	mov	r2, r3
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b087      	sub	sp, #28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3360      	adds	r3, #96	@ 0x60
 80020f0:	461a      	mov	r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	431a      	orrs	r2, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	695b      	ldr	r3, [r3, #20]
 8002124:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	615a      	str	r2, [r3, #20]
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	3330      	adds	r3, #48	@ 0x30
 800214c:	461a      	mov	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	f003 030c 	and.w	r3, r3, #12
 8002158:	4413      	add	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 031f 	and.w	r3, r3, #31
 8002166:	211f      	movs	r1, #31
 8002168:	fa01 f303 	lsl.w	r3, r1, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	401a      	ands	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0e9b      	lsrs	r3, r3, #26
 8002174:	f003 011f 	and.w	r1, r3, #31
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	f003 031f 	and.w	r3, r3, #31
 800217e:	fa01 f303 	lsl.w	r3, r1, r3
 8002182:	431a      	orrs	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002188:	bf00      	nop
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3314      	adds	r3, #20
 80021a4:	461a      	mov	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	0e5b      	lsrs	r3, r3, #25
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	4413      	add	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	0d1b      	lsrs	r3, r3, #20
 80021bc:	f003 031f 	and.w	r3, r3, #31
 80021c0:	2107      	movs	r1, #7
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	401a      	ands	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	0d1b      	lsrs	r3, r3, #20
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	431a      	orrs	r2, r3
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021de:	bf00      	nop
 80021e0:	371c      	adds	r7, #28
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002204:	43db      	mvns	r3, r3
 8002206:	401a      	ands	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f003 0318 	and.w	r3, r3, #24
 800220e:	4908      	ldr	r1, [pc, #32]	@ (8002230 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002210:	40d9      	lsrs	r1, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	400b      	ands	r3, r1
 8002216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221a:	431a      	orrs	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002222:	bf00      	nop
 8002224:	3714      	adds	r7, #20
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	0007ffff 	.word	0x0007ffff

08002234 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002244:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6093      	str	r3, [r2, #8]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002268:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800226c:	d101      	bne.n	8002272 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002290:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002294:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022bc:	d101      	bne.n	80022c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d101      	bne.n	80022e8 <LL_ADC_IsEnabled+0x18>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <LL_ADC_IsEnabled+0x1a>
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	2b04      	cmp	r3, #4
 8002308:	d101      	bne.n	800230e <LL_ADC_REG_IsConversionOngoing+0x18>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b08      	cmp	r3, #8
 800232e:	d101      	bne.n	8002334 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b088      	sub	sp, #32
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002350:	2300      	movs	r3, #0
 8002352:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e129      	b.n	80025b2 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002368:	2b00      	cmp	r3, #0
 800236a:	d109      	bne.n	8002380 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff fa61 	bl	8001834 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff67 	bl	8002258 <LL_ADC_IsDeepPowerDownEnabled>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d004      	beq.n	800239a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff4d 	bl	8002234 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ff82 	bl	80022a8 <LL_ADC_IsInternalRegulatorEnabled>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d115      	bne.n	80023d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff ff66 	bl	8002280 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023b4:	4b81      	ldr	r3, [pc, #516]	@ (80025bc <HAL_ADC_Init+0x278>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	099b      	lsrs	r3, r3, #6
 80023ba:	4a81      	ldr	r2, [pc, #516]	@ (80025c0 <HAL_ADC_Init+0x27c>)
 80023bc:	fba2 2303 	umull	r2, r3, r2, r3
 80023c0:	099b      	lsrs	r3, r3, #6
 80023c2:	3301      	adds	r3, #1
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023c8:	e002      	b.n	80023d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	3b01      	subs	r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f9      	bne.n	80023ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff ff64 	bl	80022a8 <LL_ADC_IsInternalRegulatorEnabled>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10d      	bne.n	8002402 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ea:	f043 0210 	orr.w	r2, r3, #16
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f6:	f043 0201 	orr.w	r2, r3, #1
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff75 	bl	80022f6 <LL_ADC_REG_IsConversionOngoing>
 800240c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	2b00      	cmp	r3, #0
 8002418:	f040 80c2 	bne.w	80025a0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	2b00      	cmp	r3, #0
 8002420:	f040 80be 	bne.w	80025a0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002428:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800242c:	f043 0202 	orr.w	r2, r3, #2
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff49 	bl	80022d0 <LL_ADC_IsEnabled>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10b      	bne.n	800245c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002444:	485f      	ldr	r0, [pc, #380]	@ (80025c4 <HAL_ADC_Init+0x280>)
 8002446:	f7ff ff43 	bl	80022d0 <LL_ADC_IsEnabled>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d105      	bne.n	800245c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4619      	mov	r1, r3
 8002456:	485c      	ldr	r0, [pc, #368]	@ (80025c8 <HAL_ADC_Init+0x284>)
 8002458:	f7ff fdd4 	bl	8002004 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	7e5b      	ldrb	r3, [r3, #25]
 8002460:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002466:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800246c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002472:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800247a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d106      	bne.n	8002498 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248e:	3b01      	subs	r3, #1
 8002490:	045b      	lsls	r3, r3, #17
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249c:	2b00      	cmp	r3, #0
 800249e:	d009      	beq.n	80024b4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	4b44      	ldr	r3, [pc, #272]	@ (80025cc <HAL_ADC_Init+0x288>)
 80024bc:	4013      	ands	r3, r2
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6812      	ldr	r2, [r2, #0]
 80024c2:	69b9      	ldr	r1, [r7, #24]
 80024c4:	430b      	orrs	r3, r1
 80024c6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff25 	bl	800231c <LL_ADC_INJ_IsConversionOngoing>
 80024d2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d140      	bne.n	800255c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d13d      	bne.n	800255c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	7e1b      	ldrb	r3, [r3, #24]
 80024e8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024ea:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024f2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024f4:	4313      	orrs	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002502:	f023 0306 	bic.w	r3, r3, #6
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	6812      	ldr	r2, [r2, #0]
 800250a:	69b9      	ldr	r1, [r7, #24]
 800250c:	430b      	orrs	r3, r1
 800250e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002516:	2b01      	cmp	r3, #1
 8002518:	d118      	bne.n	800254c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002524:	f023 0304 	bic.w	r3, r3, #4
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002530:	4311      	orrs	r1, r2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002536:	4311      	orrs	r1, r2
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800253c:	430a      	orrs	r2, r1
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f042 0201 	orr.w	r2, r2, #1
 8002548:	611a      	str	r2, [r3, #16]
 800254a:	e007      	b.n	800255c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691a      	ldr	r2, [r3, #16]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 0201 	bic.w	r2, r2, #1
 800255a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d10c      	bne.n	800257e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	f023 010f 	bic.w	r1, r3, #15
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	1e5a      	subs	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	631a      	str	r2, [r3, #48]	@ 0x30
 800257c:	e007      	b.n	800258e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 020f 	bic.w	r2, r2, #15
 800258c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	f023 0303 	bic.w	r3, r3, #3
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	659a      	str	r2, [r3, #88]	@ 0x58
 800259e:	e007      	b.n	80025b0 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a4:	f043 0210 	orr.w	r2, r3, #16
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80025b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3720      	adds	r7, #32
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20040000 	.word	0x20040000
 80025c0:	053e2d63 	.word	0x053e2d63
 80025c4:	50040000 	.word	0x50040000
 80025c8:	50040300 	.word	0x50040300
 80025cc:	fff0c007 	.word	0xfff0c007

080025d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b0b6      	sub	sp, #216	@ 0xd8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025da:	2300      	movs	r3, #0
 80025dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x22>
 80025ee:	2302      	movs	r3, #2
 80025f0:	e3d5      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x7ce>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff fe79 	bl	80022f6 <LL_ADC_REG_IsConversionOngoing>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	f040 83ba 	bne.w	8002d80 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b05      	cmp	r3, #5
 800261a:	d824      	bhi.n	8002666 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	3b02      	subs	r3, #2
 8002622:	2b03      	cmp	r3, #3
 8002624:	d81b      	bhi.n	800265e <HAL_ADC_ConfigChannel+0x8e>
 8002626:	a201      	add	r2, pc, #4	@ (adr r2, 800262c <HAL_ADC_ConfigChannel+0x5c>)
 8002628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262c:	0800263d 	.word	0x0800263d
 8002630:	08002645 	.word	0x08002645
 8002634:	0800264d 	.word	0x0800264d
 8002638:	08002655 	.word	0x08002655
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800263c:	230c      	movs	r3, #12
 800263e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002642:	e010      	b.n	8002666 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002644:	2312      	movs	r3, #18
 8002646:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800264a:	e00c      	b.n	8002666 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800264c:	2318      	movs	r3, #24
 800264e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002652:	e008      	b.n	8002666 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800265c:	e003      	b.n	8002666 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800265e:	2306      	movs	r3, #6
 8002660:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002664:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002674:	f7ff fd62 	bl	800213c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fe3a 	bl	80022f6 <LL_ADC_REG_IsConversionOngoing>
 8002682:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fe46 	bl	800231c <LL_ADC_INJ_IsConversionOngoing>
 8002690:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002694:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002698:	2b00      	cmp	r3, #0
 800269a:	f040 81bf 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800269e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f040 81ba 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80026b0:	d10f      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2200      	movs	r2, #0
 80026bc:	4619      	mov	r1, r3
 80026be:	f7ff fd69 	bl	8002194 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fd23 	bl	8002116 <LL_ADC_SetSamplingTimeCommonConfig>
 80026d0:	e00e      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	6819      	ldr	r1, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	461a      	mov	r2, r3
 80026e0:	f7ff fd58 	bl	8002194 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff fd13 	bl	8002116 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	695a      	ldr	r2, [r3, #20]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	08db      	lsrs	r3, r3, #3
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b04      	cmp	r3, #4
 8002710:	d00a      	beq.n	8002728 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6919      	ldr	r1, [r3, #16]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002722:	f7ff fca3 	bl	800206c <LL_ADC_SetOffset>
 8002726:	e179      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2100      	movs	r1, #0
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff fcc0 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002734:	4603      	mov	r3, r0
 8002736:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10a      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x184>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2100      	movs	r1, #0
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fcb5 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 800274a:	4603      	mov	r3, r0
 800274c:	0e9b      	lsrs	r3, r3, #26
 800274e:	f003 021f 	and.w	r2, r3, #31
 8002752:	e01e      	b.n	8002792 <HAL_ADC_ConfigChannel+0x1c2>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2100      	movs	r1, #0
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff fcaa 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002760:	4603      	mov	r3, r0
 8002762:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002766:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002772:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002776:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800277a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002782:	2320      	movs	r3, #32
 8002784:	e004      	b.n	8002790 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002786:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800278a:	fab3 f383 	clz	r3, r3
 800278e:	b2db      	uxtb	r3, r3
 8002790:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279a:	2b00      	cmp	r3, #0
 800279c:	d105      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x1da>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	0e9b      	lsrs	r3, r3, #26
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	e018      	b.n	80027dc <HAL_ADC_ConfigChannel+0x20c>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80027b6:	fa93 f3a3 	rbit	r3, r3
 80027ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80027be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80027c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80027ce:	2320      	movs	r3, #32
 80027d0:	e004      	b.n	80027dc <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80027d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80027d6:	fab3 f383 	clz	r3, r3
 80027da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027dc:	429a      	cmp	r2, r3
 80027de:	d106      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2200      	movs	r2, #0
 80027e6:	2100      	movs	r1, #0
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fc79 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2101      	movs	r1, #1
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fc5d 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <HAL_ADC_ConfigChannel+0x24a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2101      	movs	r1, #1
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fc52 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	f003 021f 	and.w	r2, r3, #31
 8002818:	e01e      	b.n	8002858 <HAL_ADC_ConfigChannel+0x288>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2101      	movs	r1, #1
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fc47 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002826:	4603      	mov	r3, r0
 8002828:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002830:	fa93 f3a3 	rbit	r3, r3
 8002834:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002838:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800283c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002840:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002848:	2320      	movs	r3, #32
 800284a:	e004      	b.n	8002856 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800284c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002850:	fab3 f383 	clz	r3, r3
 8002854:	b2db      	uxtb	r3, r3
 8002856:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x2a0>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	0e9b      	lsrs	r3, r3, #26
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	e018      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x2d2>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002878:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800287c:	fa93 f3a3 	rbit	r3, r3
 8002880:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002884:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800288c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002894:	2320      	movs	r3, #32
 8002896:	e004      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002898:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800289c:	fab3 f383 	clz	r3, r3
 80028a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d106      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2200      	movs	r2, #0
 80028ac:	2101      	movs	r1, #1
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fc16 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2102      	movs	r1, #2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff fbfa 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80028c0:	4603      	mov	r3, r0
 80028c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10a      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x310>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2102      	movs	r1, #2
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff fbef 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	f003 021f 	and.w	r2, r3, #31
 80028de:	e01e      	b.n	800291e <HAL_ADC_ConfigChannel+0x34e>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2102      	movs	r1, #2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fbe4 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80028ec:	4603      	mov	r3, r0
 80028ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80028fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002902:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002906:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800290e:	2320      	movs	r3, #32
 8002910:	e004      	b.n	800291c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002912:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002916:	fab3 f383 	clz	r3, r3
 800291a:	b2db      	uxtb	r3, r3
 800291c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002926:	2b00      	cmp	r3, #0
 8002928:	d105      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x366>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	0e9b      	lsrs	r3, r3, #26
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	e014      	b.n	8002960 <HAL_ADC_ConfigChannel+0x390>
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800293e:	fa93 f3a3 	rbit	r3, r3
 8002942:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002944:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002946:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800294a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002952:	2320      	movs	r3, #32
 8002954:	e004      	b.n	8002960 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002956:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002960:	429a      	cmp	r2, r3
 8002962:	d106      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2200      	movs	r2, #0
 800296a:	2102      	movs	r1, #2
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff fbb7 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2103      	movs	r1, #3
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fb9b 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 800297e:	4603      	mov	r3, r0
 8002980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10a      	bne.n	800299e <HAL_ADC_ConfigChannel+0x3ce>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2103      	movs	r1, #3
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fb90 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002994:	4603      	mov	r3, r0
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	f003 021f 	and.w	r2, r3, #31
 800299c:	e017      	b.n	80029ce <HAL_ADC_ConfigChannel+0x3fe>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2103      	movs	r1, #3
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fb85 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80029aa:	4603      	mov	r3, r0
 80029ac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80029b0:	fa93 f3a3 	rbit	r3, r3
 80029b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80029b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029b8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80029ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80029c0:	2320      	movs	r3, #32
 80029c2:	e003      	b.n	80029cc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80029c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029c6:	fab3 f383 	clz	r3, r3
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d105      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x416>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	0e9b      	lsrs	r3, r3, #26
 80029e0:	f003 031f 	and.w	r3, r3, #31
 80029e4:	e011      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x43a>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80029f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80029f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80029fe:	2320      	movs	r3, #32
 8002a00:	e003      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002a02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d106      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2200      	movs	r2, #0
 8002a14:	2103      	movs	r1, #3
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fb62 	bl	80020e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff fc55 	bl	80022d0 <LL_ADC_IsEnabled>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	f040 813f 	bne.w	8002cac <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6818      	ldr	r0, [r3, #0]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	6819      	ldr	r1, [r3, #0]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f7ff fbd6 	bl	80021ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	4a8e      	ldr	r2, [pc, #568]	@ (8002c80 <HAL_ADC_ConfigChannel+0x6b0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	f040 8130 	bne.w	8002cac <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10b      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x4a4>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0e9b      	lsrs	r3, r3, #26
 8002a62:	3301      	adds	r3, #1
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	2b09      	cmp	r3, #9
 8002a6a:	bf94      	ite	ls
 8002a6c:	2301      	movls	r3, #1
 8002a6e:	2300      	movhi	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	e019      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x4d8>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002a82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002a86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002a8c:	2320      	movs	r3, #32
 8002a8e:	e003      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002a90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a92:	fab3 f383 	clz	r3, r3
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f003 031f 	and.w	r3, r3, #31
 8002a9e:	2b09      	cmp	r3, #9
 8002aa0:	bf94      	ite	ls
 8002aa2:	2301      	movls	r3, #1
 8002aa4:	2300      	movhi	r3, #0
 8002aa6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d079      	beq.n	8002ba0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d107      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x4f8>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	0e9b      	lsrs	r3, r3, #26
 8002abe:	3301      	adds	r3, #1
 8002ac0:	069b      	lsls	r3, r3, #26
 8002ac2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ac6:	e015      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x524>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ad8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002ada:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	e003      	b.n	8002aec <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	069b      	lsls	r3, r3, #26
 8002af0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d109      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x544>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	0e9b      	lsrs	r3, r3, #26
 8002b06:	3301      	adds	r3, #1
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b12:	e017      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x574>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b24:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002b26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002b2c:	2320      	movs	r3, #32
 8002b2e:	e003      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002b30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f003 031f 	and.w	r3, r3, #31
 8002b3e:	2101      	movs	r1, #1
 8002b40:	fa01 f303 	lsl.w	r3, r1, r3
 8002b44:	ea42 0103 	orr.w	r1, r2, r3
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10a      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x59a>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	0e9b      	lsrs	r3, r3, #26
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	f003 021f 	and.w	r2, r3, #31
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	051b      	lsls	r3, r3, #20
 8002b68:	e018      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x5cc>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002b82:	2320      	movs	r3, #32
 8002b84:	e003      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b88:	fab3 f383 	clz	r3, r3
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f003 021f 	and.w	r2, r3, #31
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	e080      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d107      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x5ec>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	0e9b      	lsrs	r3, r3, #26
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	069b      	lsls	r3, r3, #26
 8002bb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bba:	e015      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x618>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc4:	fa93 f3a3 	rbit	r3, r3
 8002bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002bd4:	2320      	movs	r3, #32
 8002bd6:	e003      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bda:	fab3 f383 	clz	r3, r3
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	069b      	lsls	r3, r3, #26
 8002be4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d109      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x638>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	0e9b      	lsrs	r3, r3, #26
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	f003 031f 	and.w	r3, r3, #31
 8002c00:	2101      	movs	r1, #1
 8002c02:	fa01 f303 	lsl.w	r3, r1, r3
 8002c06:	e017      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x668>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	61bb      	str	r3, [r7, #24]
  return result;
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002c1a:	6a3b      	ldr	r3, [r7, #32]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002c20:	2320      	movs	r3, #32
 8002c22:	e003      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002c24:	6a3b      	ldr	r3, [r7, #32]
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	2101      	movs	r1, #1
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	ea42 0103 	orr.w	r1, r2, r3
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10d      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x694>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	0e9b      	lsrs	r3, r3, #26
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f003 021f 	and.w	r2, r3, #31
 8002c54:	4613      	mov	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4413      	add	r3, r2
 8002c5a:	3b1e      	subs	r3, #30
 8002c5c:	051b      	lsls	r3, r3, #20
 8002c5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c62:	e01d      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x6d0>
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	60fb      	str	r3, [r7, #12]
  return result;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d103      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002c7c:	2320      	movs	r3, #32
 8002c7e:	e005      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x6bc>
 8002c80:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	fab3 f383 	clz	r3, r3
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	f003 021f 	and.w	r2, r3, #31
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	3b1e      	subs	r3, #30
 8002c9a:	051b      	lsls	r3, r3, #20
 8002c9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ca0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f7ff fa74 	bl	8002194 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b3d      	ldr	r3, [pc, #244]	@ (8002da8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d06c      	beq.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cb8:	483c      	ldr	r0, [pc, #240]	@ (8002dac <HAL_ADC_ConfigChannel+0x7dc>)
 8002cba:	f7ff f9c9 	bl	8002050 <LL_ADC_GetCommonPathInternalCh>
 8002cbe:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a3a      	ldr	r2, [pc, #232]	@ (8002db0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d127      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ccc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d121      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a35      	ldr	r2, [pc, #212]	@ (8002db4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d157      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ce2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ce6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cea:	4619      	mov	r1, r3
 8002cec:	482f      	ldr	r0, [pc, #188]	@ (8002dac <HAL_ADC_ConfigChannel+0x7dc>)
 8002cee:	f7ff f99c 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cf2:	4b31      	ldr	r3, [pc, #196]	@ (8002db8 <HAL_ADC_ConfigChannel+0x7e8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	099b      	lsrs	r3, r3, #6
 8002cf8:	4a30      	ldr	r2, [pc, #192]	@ (8002dbc <HAL_ADC_ConfigChannel+0x7ec>)
 8002cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfe:	099b      	lsrs	r3, r3, #6
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d0c:	e002      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1f9      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d1a:	e03a      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a27      	ldr	r2, [pc, #156]	@ (8002dc0 <HAL_ADC_ConfigChannel+0x7f0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d113      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1f      	ldr	r2, [pc, #124]	@ (8002db4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d12a      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d44:	4619      	mov	r1, r3
 8002d46:	4819      	ldr	r0, [pc, #100]	@ (8002dac <HAL_ADC_ConfigChannel+0x7dc>)
 8002d48:	f7ff f96f 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d4c:	e021      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc4 <HAL_ADC_ConfigChannel+0x7f4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d11c      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d116      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a12      	ldr	r2, [pc, #72]	@ (8002db4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d111      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d76:	4619      	mov	r1, r3
 8002d78:	480c      	ldr	r0, [pc, #48]	@ (8002dac <HAL_ADC_ConfigChannel+0x7dc>)
 8002d7a:	f7ff f956 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
 8002d7e:	e008      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d84:	f043 0220 	orr.w	r2, r3, #32
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002d9a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	37d8      	adds	r7, #216	@ 0xd8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	80080000 	.word	0x80080000
 8002dac:	50040300 	.word	0x50040300
 8002db0:	c7520000 	.word	0xc7520000
 8002db4:	50040000 	.word	0x50040000
 8002db8:	20040000 	.word	0x20040000
 8002dbc:	053e2d63 	.word	0x053e2d63
 8002dc0:	cb840000 	.word	0xcb840000
 8002dc4:	80000001 	.word	0x80000001

08002dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e0c <__NVIC_SetPriorityGrouping+0x44>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002de4:	4013      	ands	r3, r2
 8002de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002df0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dfa:	4a04      	ldr	r2, [pc, #16]	@ (8002e0c <__NVIC_SetPriorityGrouping+0x44>)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	60d3      	str	r3, [r2, #12]
}
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e14:	4b04      	ldr	r3, [pc, #16]	@ (8002e28 <__NVIC_GetPriorityGrouping+0x18>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	0a1b      	lsrs	r3, r3, #8
 8002e1a:	f003 0307 	and.w	r3, r3, #7
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	db0b      	blt.n	8002e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	f003 021f 	and.w	r2, r3, #31
 8002e44:	4907      	ldr	r1, [pc, #28]	@ (8002e64 <__NVIC_EnableIRQ+0x38>)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	e000e100 	.word	0xe000e100

08002e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	6039      	str	r1, [r7, #0]
 8002e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	db0a      	blt.n	8002e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	490c      	ldr	r1, [pc, #48]	@ (8002eb4 <__NVIC_SetPriority+0x4c>)
 8002e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e86:	0112      	lsls	r2, r2, #4
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e90:	e00a      	b.n	8002ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	4908      	ldr	r1, [pc, #32]	@ (8002eb8 <__NVIC_SetPriority+0x50>)
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	3b04      	subs	r3, #4
 8002ea0:	0112      	lsls	r2, r2, #4
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	761a      	strb	r2, [r3, #24]
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000e100 	.word	0xe000e100
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b089      	sub	sp, #36	@ 0x24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	f1c3 0307 	rsb	r3, r3, #7
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	bf28      	it	cs
 8002eda:	2304      	movcs	r3, #4
 8002edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	2b06      	cmp	r3, #6
 8002ee4:	d902      	bls.n	8002eec <NVIC_EncodePriority+0x30>
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3b03      	subs	r3, #3
 8002eea:	e000      	b.n	8002eee <NVIC_EncodePriority+0x32>
 8002eec:	2300      	movs	r3, #0
 8002eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43da      	mvns	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	401a      	ands	r2, r3
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f04:	f04f 31ff 	mov.w	r1, #4294967295
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	43d9      	mvns	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f14:	4313      	orrs	r3, r2
         );
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3724      	adds	r7, #36	@ 0x24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
	...

08002f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f34:	d301      	bcc.n	8002f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f36:	2301      	movs	r3, #1
 8002f38:	e00f      	b.n	8002f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f64 <SysTick_Config+0x40>)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f42:	210f      	movs	r1, #15
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295
 8002f48:	f7ff ff8e 	bl	8002e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f4c:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <SysTick_Config+0x40>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f52:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <SysTick_Config+0x40>)
 8002f54:	2207      	movs	r2, #7
 8002f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	e000e010 	.word	0xe000e010

08002f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff29 	bl	8002dc8 <__NVIC_SetPriorityGrouping>
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f90:	f7ff ff3e 	bl	8002e10 <__NVIC_GetPriorityGrouping>
 8002f94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	6978      	ldr	r0, [r7, #20]
 8002f9c:	f7ff ff8e 	bl	8002ebc <NVIC_EncodePriority>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff ff5d 	bl	8002e68 <__NVIC_SetPriority>
}
 8002fae:	bf00      	nop
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff31 	bl	8002e2c <__NVIC_EnableIRQ>
}
 8002fca:	bf00      	nop
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ffa2 	bl	8002f24 <SysTick_Config>
 8002fe0:	4603      	mov	r3, r0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e014      	b.n	8003026 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	791b      	ldrb	r3, [r3, #4]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d105      	bne.n	8003012 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7fe fcb3 	bl	8001978 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2202      	movs	r2, #2
 8003016:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800302e:	b480      	push	{r7}
 8003030:	b083      	sub	sp, #12
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	795b      	ldrb	r3, [r3, #5]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d101      	bne.n	8003044 <HAL_DAC_Start+0x16>
 8003040:	2302      	movs	r3, #2
 8003042:	e040      	b.n	80030c6 <HAL_DAC_Start+0x98>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2202      	movs	r2, #2
 800304e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6819      	ldr	r1, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2201      	movs	r2, #1
 800305e:	409a      	lsls	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10f      	bne.n	800308e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003078:	2b02      	cmp	r3, #2
 800307a:	d11d      	bne.n	80030b8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0201 	orr.w	r2, r2, #1
 800308a:	605a      	str	r2, [r3, #4]
 800308c:	e014      	b.n	80030b8 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	2102      	movs	r1, #2
 80030a0:	fa01 f303 	lsl.w	r3, r1, r3
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d107      	bne.n	80030b8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0202 	orr.w	r2, r2, #2
 80030b6:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
	...

080030d4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
 80030e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	795b      	ldrb	r3, [r3, #5]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_DAC_Start_DMA+0x1e>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e0ab      	b.n	800324a <HAL_DAC_Start_DMA+0x176>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2202      	movs	r2, #2
 80030fc:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d12f      	bne.n	8003164 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	4a52      	ldr	r2, [pc, #328]	@ (8003254 <HAL_DAC_Start_DMA+0x180>)
 800310a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	4a51      	ldr	r2, [pc, #324]	@ (8003258 <HAL_DAC_Start_DMA+0x184>)
 8003112:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	4a50      	ldr	r2, [pc, #320]	@ (800325c <HAL_DAC_Start_DMA+0x188>)
 800311a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800312a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	2b08      	cmp	r3, #8
 8003130:	d013      	beq.n	800315a <HAL_DAC_Start_DMA+0x86>
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	2b08      	cmp	r3, #8
 8003136:	d845      	bhi.n	80031c4 <HAL_DAC_Start_DMA+0xf0>
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_DAC_Start_DMA+0x72>
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	2b04      	cmp	r3, #4
 8003142:	d005      	beq.n	8003150 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003144:	e03e      	b.n	80031c4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3308      	adds	r3, #8
 800314c:	613b      	str	r3, [r7, #16]
        break;
 800314e:	e03c      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	330c      	adds	r3, #12
 8003156:	613b      	str	r3, [r7, #16]
        break;
 8003158:	e037      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	3310      	adds	r3, #16
 8003160:	613b      	str	r3, [r7, #16]
        break;
 8003162:	e032      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	4a3d      	ldr	r2, [pc, #244]	@ (8003260 <HAL_DAC_Start_DMA+0x18c>)
 800316a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4a3c      	ldr	r2, [pc, #240]	@ (8003264 <HAL_DAC_Start_DMA+0x190>)
 8003172:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	4a3b      	ldr	r2, [pc, #236]	@ (8003268 <HAL_DAC_Start_DMA+0x194>)
 800317a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800318a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800318c:	6a3b      	ldr	r3, [r7, #32]
 800318e:	2b08      	cmp	r3, #8
 8003190:	d013      	beq.n	80031ba <HAL_DAC_Start_DMA+0xe6>
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	2b08      	cmp	r3, #8
 8003196:	d817      	bhi.n	80031c8 <HAL_DAC_Start_DMA+0xf4>
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_DAC_Start_DMA+0xd2>
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d005      	beq.n	80031b0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80031a4:	e010      	b.n	80031c8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3314      	adds	r3, #20
 80031ac:	613b      	str	r3, [r7, #16]
        break;
 80031ae:	e00c      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	3318      	adds	r3, #24
 80031b6:	613b      	str	r3, [r7, #16]
        break;
 80031b8:	e007      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	331c      	adds	r3, #28
 80031c0:	613b      	str	r3, [r7, #16]
        break;
 80031c2:	e002      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        break;
 80031c4:	bf00      	nop
 80031c6:	e000      	b.n	80031ca <HAL_DAC_Start_DMA+0xf6>
        break;
 80031c8:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d111      	bne.n	80031f4 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031de:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6898      	ldr	r0, [r3, #8]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	f000 fadb 	bl	80037a4 <HAL_DMA_Start_IT>
 80031ee:	4603      	mov	r3, r0
 80031f0:	75fb      	strb	r3, [r7, #23]
 80031f2:	e010      	b.n	8003216 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003202:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	68d8      	ldr	r0, [r3, #12]
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	f000 fac9 	bl	80037a4 <HAL_DMA_Start_IT>
 8003212:	4603      	mov	r3, r0
 8003214:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800321c:	7dfb      	ldrb	r3, [r7, #23]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10c      	bne.n	800323c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6819      	ldr	r1, [r3, #0]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2201      	movs	r2, #1
 8003230:	409a      	lsls	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e005      	b.n	8003248 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	f043 0204 	orr.w	r2, r3, #4
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003248:	7dfb      	ldrb	r3, [r7, #23]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	08003541 	.word	0x08003541
 8003258:	08003563 	.word	0x08003563
 800325c:	0800357f 	.word	0x0800357f
 8003260:	080035e9 	.word	0x080035e9
 8003264:	0800360b 	.word	0x0800360b
 8003268:	08003627 	.word	0x08003627

0800326c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b088      	sub	sp, #32
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	795b      	ldrb	r3, [r3, #5]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_DAC_ConfigChannel+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e137      	b.n	8003534 <HAL_DAC_ConfigChannel+0x28c>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2202      	movs	r2, #2
 80032ce:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	f040 8081 	bne.w	80033dc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80032da:	f7fe fe63 	bl	8001fa4 <HAL_GetTick>
 80032de:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d140      	bne.n	8003368 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032e6:	e018      	b.n	800331a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032e8:	f7fe fe5c 	bl	8001fa4 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d911      	bls.n	800331a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00a      	beq.n	800331a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	f043 0208 	orr.w	r2, r3, #8
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2203      	movs	r2, #3
 8003314:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e10c      	b.n	8003534 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003320:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1df      	bne.n	80032e8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003328:	2001      	movs	r0, #1
 800332a:	f7fe fe47 	bl	8001fbc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68ba      	ldr	r2, [r7, #8]
 8003334:	69d2      	ldr	r2, [r2, #28]
 8003336:	641a      	str	r2, [r3, #64]	@ 0x40
 8003338:	e023      	b.n	8003382 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800333a:	f7fe fe33 	bl	8001fa4 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b01      	cmp	r3, #1
 8003346:	d90f      	bls.n	8003368 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800334e:	2b00      	cmp	r3, #0
 8003350:	da0a      	bge.n	8003368 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	f043 0208 	orr.w	r2, r3, #8
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2203      	movs	r2, #3
 8003362:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e0e5      	b.n	8003534 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336e:	2b00      	cmp	r3, #0
 8003370:	dbe3      	blt.n	800333a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003372:	2001      	movs	r0, #1
 8003374:	f7fe fe22 	bl	8001fbc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	69d2      	ldr	r2, [r2, #28]
 8003380:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f003 0310 	and.w	r3, r3, #16
 800338e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003392:	fa01 f303 	lsl.w	r3, r1, r3
 8003396:	43db      	mvns	r3, r3
 8003398:	ea02 0103 	and.w	r1, r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	6a1a      	ldr	r2, [r3, #32]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	409a      	lsls	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f003 0310 	and.w	r3, r3, #16
 80033bc:	21ff      	movs	r1, #255	@ 0xff
 80033be:	fa01 f303 	lsl.w	r3, r1, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	ea02 0103 	and.w	r1, r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f003 0310 	and.w	r3, r3, #16
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d11d      	bne.n	8003420 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ea:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	221f      	movs	r2, #31
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f003 0310 	and.w	r3, r3, #16
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	4313      	orrs	r3, r2
 8003416:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003426:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	2207      	movs	r2, #7
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	4013      	ands	r3, r2
 800343a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	431a      	orrs	r2, r3
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f003 0310 	and.w	r3, r3, #16
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	69fa      	ldr	r2, [r7, #28]
 800345c:	4313      	orrs	r3, r2
 800345e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6819      	ldr	r1, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43da      	mvns	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	400a      	ands	r2, r1
 8003484:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f003 0310 	and.w	r3, r3, #16
 8003494:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c4:	d104      	bne.n	80034d0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	e018      	b.n	8003502 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d104      	bne.n	80034e2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80034de:	61fb      	str	r3, [r7, #28]
 80034e0:	e00f      	b.n	8003502 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80034e2:	f001 fb6f 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 80034e6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	4a14      	ldr	r2, [pc, #80]	@ (800353c <HAL_DAC_ConfigChannel+0x294>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d904      	bls.n	80034fa <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034f6:	61fb      	str	r3, [r7, #28]
 80034f8:	e003      	b.n	8003502 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003500:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	69fa      	ldr	r2, [r7, #28]
 8003508:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6819      	ldr	r1, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	22c0      	movs	r2, #192	@ 0xc0
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43da      	mvns	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	400a      	ands	r2, r1
 8003524:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2201      	movs	r2, #1
 800352a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3720      	adds	r7, #32
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	04c4b400 	.word	0x04c4b400

08003540 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f7ff fe8c 	bl	800326c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	711a      	strb	r2, [r3, #4]
}
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f7ff fe85 	bl	8003280 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003576:	bf00      	nop
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	f043 0204 	orr.w	r2, r3, #4
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f7ff fe7b 	bl	8003294 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2201      	movs	r2, #1
 80035a2:	711a      	strb	r2, [r3, #4]
}
 80035a4:	bf00      	nop
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f7ff ffd8 	bl	80035ac <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2201      	movs	r2, #1
 8003600:	711a      	strb	r2, [r3, #4]
}
 8003602:	bf00      	nop
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003616:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7ff ffd1 	bl	80035c0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800361e:	bf00      	nop
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b084      	sub	sp, #16
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003632:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	f043 0204 	orr.w	r2, r3, #4
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f7ff ffc7 	bl	80035d4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	711a      	strb	r2, [r3, #4]
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e08d      	b.n	8003782 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	4b47      	ldr	r3, [pc, #284]	@ (800378c <HAL_DMA_Init+0x138>)
 800366e:	429a      	cmp	r2, r3
 8003670:	d80f      	bhi.n	8003692 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	461a      	mov	r2, r3
 8003678:	4b45      	ldr	r3, [pc, #276]	@ (8003790 <HAL_DMA_Init+0x13c>)
 800367a:	4413      	add	r3, r2
 800367c:	4a45      	ldr	r2, [pc, #276]	@ (8003794 <HAL_DMA_Init+0x140>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	009a      	lsls	r2, r3, #2
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a42      	ldr	r2, [pc, #264]	@ (8003798 <HAL_DMA_Init+0x144>)
 800368e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003690:	e00e      	b.n	80036b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	4b40      	ldr	r3, [pc, #256]	@ (800379c <HAL_DMA_Init+0x148>)
 800369a:	4413      	add	r3, r2
 800369c:	4a3d      	ldr	r2, [pc, #244]	@ (8003794 <HAL_DMA_Init+0x140>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	091b      	lsrs	r3, r3, #4
 80036a4:	009a      	lsls	r2, r3, #2
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a3c      	ldr	r2, [pc, #240]	@ (80037a0 <HAL_DMA_Init+0x14c>)
 80036ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80036c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f9b6 	bl	8003a74 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003710:	d102      	bne.n	8003718 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003720:	b2d2      	uxtb	r2, r2
 8003722:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800372c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d010      	beq.n	8003758 <HAL_DMA_Init+0x104>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b04      	cmp	r3, #4
 800373c:	d80c      	bhi.n	8003758 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f9d6 	bl	8003af0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	e008      	b.n	800376a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40020407 	.word	0x40020407
 8003790:	bffdfff8 	.word	0xbffdfff8
 8003794:	cccccccd 	.word	0xcccccccd
 8003798:	40020000 	.word	0x40020000
 800379c:	bffdfbf8 	.word	0xbffdfbf8
 80037a0:	40020400 	.word	0x40020400

080037a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_DMA_Start_IT+0x20>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e066      	b.n	8003892 <HAL_DMA_Start_IT+0xee>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d155      	bne.n	8003884 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0201 	bic.w	r2, r2, #1
 80037f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 f8fb 	bl	80039f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003806:	2b00      	cmp	r3, #0
 8003808:	d008      	beq.n	800381c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 020e 	orr.w	r2, r2, #14
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	e00f      	b.n	800383c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0204 	bic.w	r2, r2, #4
 800382a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 020a 	orr.w	r2, r2, #10
 800383a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003854:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003858:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003870:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f042 0201 	orr.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	e005      	b.n	8003890 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800388c:	2302      	movs	r3, #2
 800388e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003890:	7dfb      	ldrb	r3, [r7, #23]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b6:	f003 031c 	and.w	r3, r3, #28
 80038ba:	2204      	movs	r2, #4
 80038bc:	409a      	lsls	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	4013      	ands	r3, r2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d026      	beq.n	8003914 <HAL_DMA_IRQHandler+0x7a>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d021      	beq.n	8003914 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d107      	bne.n	80038ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0204 	bic.w	r2, r2, #4
 80038ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f2:	f003 021c 	and.w	r2, r3, #28
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	2104      	movs	r1, #4
 80038fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003900:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003906:	2b00      	cmp	r3, #0
 8003908:	d071      	beq.n	80039ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003912:	e06c      	b.n	80039ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003918:	f003 031c 	and.w	r3, r3, #28
 800391c:	2202      	movs	r2, #2
 800391e:	409a      	lsls	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4013      	ands	r3, r2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d02e      	beq.n	8003986 <HAL_DMA_IRQHandler+0xec>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d029      	beq.n	8003986 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0320 	and.w	r3, r3, #32
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10b      	bne.n	8003958 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 020a 	bic.w	r2, r2, #10
 800394e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395c:	f003 021c 	and.w	r2, r3, #28
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003964:	2102      	movs	r1, #2
 8003966:	fa01 f202 	lsl.w	r2, r1, r2
 800396a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d038      	beq.n	80039ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003984:	e033      	b.n	80039ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	f003 031c 	and.w	r3, r3, #28
 800398e:	2208      	movs	r2, #8
 8003990:	409a      	lsls	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4013      	ands	r3, r2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d02a      	beq.n	80039f0 <HAL_DMA_IRQHandler+0x156>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d025      	beq.n	80039f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 020e 	bic.w	r2, r2, #14
 80039b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b8:	f003 021c 	and.w	r2, r3, #28
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	2101      	movs	r1, #1
 80039c2:	fa01 f202 	lsl.w	r2, r1, r2
 80039c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d004      	beq.n	80039f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80039ee:	bf00      	nop
 80039f0:	bf00      	nop
}
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a0e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d004      	beq.n	8003a22 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a20:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a26:	f003 021c 	and.w	r2, r3, #28
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2e:	2101      	movs	r1, #1
 8003a30:	fa01 f202 	lsl.w	r2, r1, r2
 8003a34:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b10      	cmp	r3, #16
 8003a44:	d108      	bne.n	8003a58 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a56:	e007      	b.n	8003a68 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	60da      	str	r2, [r3, #12]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	461a      	mov	r2, r3
 8003a82:	4b17      	ldr	r3, [pc, #92]	@ (8003ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d80a      	bhi.n	8003a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8c:	089b      	lsrs	r3, r3, #2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003a94:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6493      	str	r3, [r2, #72]	@ 0x48
 8003a9c:	e007      	b.n	8003aae <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa2:	089b      	lsrs	r3, r3, #2
 8003aa4:	009a      	lsls	r2, r3, #2
 8003aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003aa8:	4413      	add	r3, r2
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	3b08      	subs	r3, #8
 8003ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ac4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	2201      	movs	r2, #1
 8003ace:	409a      	lsls	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	40020407 	.word	0x40020407
 8003ae4:	4002081c 	.word	0x4002081c
 8003ae8:	cccccccd 	.word	0xcccccccd
 8003aec:	40020880 	.word	0x40020880

08003af0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	461a      	mov	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a08      	ldr	r2, [pc, #32]	@ (8003b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003b12:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	409a      	lsls	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003b24:	bf00      	nop
 8003b26:	3714      	adds	r7, #20
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	1000823f 	.word	0x1000823f
 8003b34:	40020940 	.word	0x40020940

08003b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b46:	e166      	b.n	8003e16 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	fa01 f303 	lsl.w	r3, r1, r3
 8003b54:	4013      	ands	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 8158 	beq.w	8003e10 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0303 	and.w	r3, r3, #3
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d005      	beq.n	8003b78 <HAL_GPIO_Init+0x40>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 0303 	and.w	r3, r3, #3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d130      	bne.n	8003bda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	2203      	movs	r2, #3
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	68da      	ldr	r2, [r3, #12]
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bae:	2201      	movs	r2, #1
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	f003 0201 	and.w	r2, r3, #1
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	2b03      	cmp	r3, #3
 8003be4:	d017      	beq.n	8003c16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d123      	bne.n	8003c6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	08da      	lsrs	r2, r3, #3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3208      	adds	r2, #8
 8003c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	220f      	movs	r2, #15
 8003c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	4013      	ands	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	08da      	lsrs	r2, r3, #3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3208      	adds	r2, #8
 8003c64:	6939      	ldr	r1, [r7, #16]
 8003c66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	2203      	movs	r2, #3
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 0203 	and.w	r2, r3, #3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 80b2 	beq.w	8003e10 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cac:	4b61      	ldr	r3, [pc, #388]	@ (8003e34 <HAL_GPIO_Init+0x2fc>)
 8003cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb0:	4a60      	ldr	r2, [pc, #384]	@ (8003e34 <HAL_GPIO_Init+0x2fc>)
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cb8:	4b5e      	ldr	r3, [pc, #376]	@ (8003e34 <HAL_GPIO_Init+0x2fc>)
 8003cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003cc4:	4a5c      	ldr	r2, [pc, #368]	@ (8003e38 <HAL_GPIO_Init+0x300>)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	089b      	lsrs	r3, r3, #2
 8003cca:	3302      	adds	r3, #2
 8003ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	220f      	movs	r2, #15
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003cee:	d02b      	beq.n	8003d48 <HAL_GPIO_Init+0x210>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a52      	ldr	r2, [pc, #328]	@ (8003e3c <HAL_GPIO_Init+0x304>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d025      	beq.n	8003d44 <HAL_GPIO_Init+0x20c>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a51      	ldr	r2, [pc, #324]	@ (8003e40 <HAL_GPIO_Init+0x308>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d01f      	beq.n	8003d40 <HAL_GPIO_Init+0x208>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a50      	ldr	r2, [pc, #320]	@ (8003e44 <HAL_GPIO_Init+0x30c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d019      	beq.n	8003d3c <HAL_GPIO_Init+0x204>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a4f      	ldr	r2, [pc, #316]	@ (8003e48 <HAL_GPIO_Init+0x310>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d013      	beq.n	8003d38 <HAL_GPIO_Init+0x200>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a4e      	ldr	r2, [pc, #312]	@ (8003e4c <HAL_GPIO_Init+0x314>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00d      	beq.n	8003d34 <HAL_GPIO_Init+0x1fc>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a4d      	ldr	r2, [pc, #308]	@ (8003e50 <HAL_GPIO_Init+0x318>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d007      	beq.n	8003d30 <HAL_GPIO_Init+0x1f8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a4c      	ldr	r2, [pc, #304]	@ (8003e54 <HAL_GPIO_Init+0x31c>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d101      	bne.n	8003d2c <HAL_GPIO_Init+0x1f4>
 8003d28:	2307      	movs	r3, #7
 8003d2a:	e00e      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d2c:	2308      	movs	r3, #8
 8003d2e:	e00c      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d30:	2306      	movs	r3, #6
 8003d32:	e00a      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d34:	2305      	movs	r3, #5
 8003d36:	e008      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d38:	2304      	movs	r3, #4
 8003d3a:	e006      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e004      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e002      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d44:	2301      	movs	r3, #1
 8003d46:	e000      	b.n	8003d4a <HAL_GPIO_Init+0x212>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	f002 0203 	and.w	r2, r2, #3
 8003d50:	0092      	lsls	r2, r2, #2
 8003d52:	4093      	lsls	r3, r2
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d5a:	4937      	ldr	r1, [pc, #220]	@ (8003e38 <HAL_GPIO_Init+0x300>)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	089b      	lsrs	r3, r3, #2
 8003d60:	3302      	adds	r3, #2
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d68:	4b3b      	ldr	r3, [pc, #236]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d8c:	4a32      	ldr	r2, [pc, #200]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d92:	4b31      	ldr	r3, [pc, #196]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003db6:	4a28      	ldr	r2, [pc, #160]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003dbc:	4b26      	ldr	r3, [pc, #152]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d003      	beq.n	8003de0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003de0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003de6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	43db      	mvns	r3, r3
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4013      	ands	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e0a:	4a13      	ldr	r2, [pc, #76]	@ (8003e58 <HAL_GPIO_Init+0x320>)
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	3301      	adds	r3, #1
 8003e14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f47f ae91 	bne.w	8003b48 <HAL_GPIO_Init+0x10>
  }
}
 8003e26:	bf00      	nop
 8003e28:	bf00      	nop
 8003e2a:	371c      	adds	r7, #28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40010000 	.word	0x40010000
 8003e3c:	48000400 	.word	0x48000400
 8003e40:	48000800 	.word	0x48000800
 8003e44:	48000c00 	.word	0x48000c00
 8003e48:	48001000 	.word	0x48001000
 8003e4c:	48001400 	.word	0x48001400
 8003e50:	48001800 	.word	0x48001800
 8003e54:	48001c00 	.word	0x48001c00
 8003e58:	40010400 	.word	0x40010400

08003e5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e60:	4b0d      	ldr	r3, [pc, #52]	@ (8003e98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6c:	d102      	bne.n	8003e74 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	e00b      	b.n	8003e8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003e74:	4b08      	ldr	r3, [pc, #32]	@ (8003e98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e82:	d102      	bne.n	8003e8a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003e84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e88:	e000      	b.n	8003e8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003e8a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40007000 	.word	0x40007000

08003e9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d141      	bne.n	8003f2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb6:	d131      	bne.n	8003f1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003eb8:	4b47      	ldr	r3, [pc, #284]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ebe:	4a46      	ldr	r2, [pc, #280]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ec4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ec8:	4b43      	ldr	r3, [pc, #268]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ed0:	4a41      	ldr	r2, [pc, #260]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ed2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ed6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ed8:	4b40      	ldr	r3, [pc, #256]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2232      	movs	r2, #50	@ 0x32
 8003ede:	fb02 f303 	mul.w	r3, r2, r3
 8003ee2:	4a3f      	ldr	r2, [pc, #252]	@ (8003fe0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee8:	0c9b      	lsrs	r3, r3, #18
 8003eea:	3301      	adds	r3, #1
 8003eec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eee:	e002      	b.n	8003ef6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ef6:	4b38      	ldr	r3, [pc, #224]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f02:	d102      	bne.n	8003f0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1f2      	bne.n	8003ef0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f0a:	4b33      	ldr	r3, [pc, #204]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f16:	d158      	bne.n	8003fca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e057      	b.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f1c:	4b2e      	ldr	r3, [pc, #184]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f22:	4a2d      	ldr	r2, [pc, #180]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f2c:	e04d      	b.n	8003fca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f34:	d141      	bne.n	8003fba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f36:	4b28      	ldr	r3, [pc, #160]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f42:	d131      	bne.n	8003fa8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f44:	4b24      	ldr	r3, [pc, #144]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f4a:	4a23      	ldr	r2, [pc, #140]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f54:	4b20      	ldr	r3, [pc, #128]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003f64:	4b1d      	ldr	r3, [pc, #116]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2232      	movs	r2, #50	@ 0x32
 8003f6a:	fb02 f303 	mul.w	r3, r2, r3
 8003f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fe0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f70:	fba2 2303 	umull	r2, r3, r2, r3
 8003f74:	0c9b      	lsrs	r3, r3, #18
 8003f76:	3301      	adds	r3, #1
 8003f78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f7a:	e002      	b.n	8003f82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f82:	4b15      	ldr	r3, [pc, #84]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8e:	d102      	bne.n	8003f96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f2      	bne.n	8003f7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fa2:	d112      	bne.n	8003fca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e011      	b.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fae:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003fb8:	e007      	b.n	8003fca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fba:	4b07      	ldr	r3, [pc, #28]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fc2:	4a05      	ldr	r2, [pc, #20]	@ (8003fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fc8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr
 8003fd8:	40007000 	.word	0x40007000
 8003fdc:	20040000 	.word	0x20040000
 8003fe0:	431bde83 	.word	0x431bde83

08003fe4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003fe8:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	4a04      	ldr	r2, [pc, #16]	@ (8004000 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003fee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ff2:	6053      	str	r3, [r2, #4]
}
 8003ff4:	bf00      	nop
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	40007000 	.word	0x40007000

08004004 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b088      	sub	sp, #32
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d102      	bne.n	8004018 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	f000 bc08 	b.w	8004828 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004018:	4b96      	ldr	r3, [pc, #600]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f003 030c 	and.w	r3, r3, #12
 8004020:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004022:	4b94      	ldr	r3, [pc, #592]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 80e4 	beq.w	8004202 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d007      	beq.n	8004050 <HAL_RCC_OscConfig+0x4c>
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	2b0c      	cmp	r3, #12
 8004044:	f040 808b 	bne.w	800415e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	2b01      	cmp	r3, #1
 800404c:	f040 8087 	bne.w	800415e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004050:	4b88      	ldr	r3, [pc, #544]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d005      	beq.n	8004068 <HAL_RCC_OscConfig+0x64>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e3df      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1a      	ldr	r2, [r3, #32]
 800406c:	4b81      	ldr	r3, [pc, #516]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0308 	and.w	r3, r3, #8
 8004074:	2b00      	cmp	r3, #0
 8004076:	d004      	beq.n	8004082 <HAL_RCC_OscConfig+0x7e>
 8004078:	4b7e      	ldr	r3, [pc, #504]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004080:	e005      	b.n	800408e <HAL_RCC_OscConfig+0x8a>
 8004082:	4b7c      	ldr	r3, [pc, #496]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004084:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004088:	091b      	lsrs	r3, r3, #4
 800408a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800408e:	4293      	cmp	r3, r2
 8004090:	d223      	bcs.n	80040da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fdcc 	bl	8004c34 <RCC_SetFlashLatencyFromMSIRange>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e3c0      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040a6:	4b73      	ldr	r3, [pc, #460]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a72      	ldr	r2, [pc, #456]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040ac:	f043 0308 	orr.w	r3, r3, #8
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	4b70      	ldr	r3, [pc, #448]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	496d      	ldr	r1, [pc, #436]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040c4:	4b6b      	ldr	r3, [pc, #428]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	69db      	ldr	r3, [r3, #28]
 80040d0:	021b      	lsls	r3, r3, #8
 80040d2:	4968      	ldr	r1, [pc, #416]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	604b      	str	r3, [r1, #4]
 80040d8:	e025      	b.n	8004126 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040da:	4b66      	ldr	r3, [pc, #408]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a65      	ldr	r2, [pc, #404]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040e0:	f043 0308 	orr.w	r3, r3, #8
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	4b63      	ldr	r3, [pc, #396]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	4960      	ldr	r1, [pc, #384]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69db      	ldr	r3, [r3, #28]
 8004104:	021b      	lsls	r3, r3, #8
 8004106:	495b      	ldr	r1, [pc, #364]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	4618      	mov	r0, r3
 8004118:	f000 fd8c 	bl	8004c34 <RCC_SetFlashLatencyFromMSIRange>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e380      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004126:	f000 fcc1 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 800412a:	4602      	mov	r2, r0
 800412c:	4b51      	ldr	r3, [pc, #324]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	091b      	lsrs	r3, r3, #4
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	4950      	ldr	r1, [pc, #320]	@ (8004278 <HAL_RCC_OscConfig+0x274>)
 8004138:	5ccb      	ldrb	r3, [r1, r3]
 800413a:	f003 031f 	and.w	r3, r3, #31
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
 8004142:	4a4e      	ldr	r2, [pc, #312]	@ (800427c <HAL_RCC_OscConfig+0x278>)
 8004144:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004146:	4b4e      	ldr	r3, [pc, #312]	@ (8004280 <HAL_RCC_OscConfig+0x27c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f7fd feda 	bl	8001f04 <HAL_InitTick>
 8004150:	4603      	mov	r3, r0
 8004152:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d052      	beq.n	8004200 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800415a:	7bfb      	ldrb	r3, [r7, #15]
 800415c:	e364      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d032      	beq.n	80041cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004166:	4b43      	ldr	r3, [pc, #268]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a42      	ldr	r2, [pc, #264]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800416c:	f043 0301 	orr.w	r3, r3, #1
 8004170:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004172:	f7fd ff17 	bl	8001fa4 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800417a:	f7fd ff13 	bl	8001fa4 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e34d      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800418c:	4b39      	ldr	r3, [pc, #228]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0f0      	beq.n	800417a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004198:	4b36      	ldr	r3, [pc, #216]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a35      	ldr	r2, [pc, #212]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800419e:	f043 0308 	orr.w	r3, r3, #8
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	4b33      	ldr	r3, [pc, #204]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	4930      	ldr	r1, [pc, #192]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	492b      	ldr	r1, [pc, #172]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	604b      	str	r3, [r1, #4]
 80041ca:	e01a      	b.n	8004202 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041cc:	4b29      	ldr	r3, [pc, #164]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a28      	ldr	r2, [pc, #160]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041d2:	f023 0301 	bic.w	r3, r3, #1
 80041d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041d8:	f7fd fee4 	bl	8001fa4 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041e0:	f7fd fee0 	bl	8001fa4 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e31a      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041f2:	4b20      	ldr	r3, [pc, #128]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1dc>
 80041fe:	e000      	b.n	8004202 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004200:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	d073      	beq.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d005      	beq.n	8004220 <HAL_RCC_OscConfig+0x21c>
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	2b0c      	cmp	r3, #12
 8004218:	d10e      	bne.n	8004238 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	2b03      	cmp	r3, #3
 800421e:	d10b      	bne.n	8004238 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004220:	4b14      	ldr	r3, [pc, #80]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d063      	beq.n	80042f4 <HAL_RCC_OscConfig+0x2f0>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d15f      	bne.n	80042f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e2f7      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004240:	d106      	bne.n	8004250 <HAL_RCC_OscConfig+0x24c>
 8004242:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a0b      	ldr	r2, [pc, #44]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	e025      	b.n	800429c <HAL_RCC_OscConfig+0x298>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004258:	d114      	bne.n	8004284 <HAL_RCC_OscConfig+0x280>
 800425a:	4b06      	ldr	r3, [pc, #24]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a05      	ldr	r2, [pc, #20]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004260:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004264:	6013      	str	r3, [r2, #0]
 8004266:	4b03      	ldr	r3, [pc, #12]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a02      	ldr	r2, [pc, #8]	@ (8004274 <HAL_RCC_OscConfig+0x270>)
 800426c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	e013      	b.n	800429c <HAL_RCC_OscConfig+0x298>
 8004274:	40021000 	.word	0x40021000
 8004278:	08009730 	.word	0x08009730
 800427c:	20040000 	.word	0x20040000
 8004280:	20040004 	.word	0x20040004
 8004284:	4ba0      	ldr	r3, [pc, #640]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a9f      	ldr	r2, [pc, #636]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800428a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800428e:	6013      	str	r3, [r2, #0]
 8004290:	4b9d      	ldr	r3, [pc, #628]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a9c      	ldr	r2, [pc, #624]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800429a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d013      	beq.n	80042cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fd fe7e 	bl	8001fa4 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042ac:	f7fd fe7a 	bl	8001fa4 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b64      	cmp	r3, #100	@ 0x64
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e2b4      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042be:	4b92      	ldr	r3, [pc, #584]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0f0      	beq.n	80042ac <HAL_RCC_OscConfig+0x2a8>
 80042ca:	e014      	b.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fd fe6a 	bl	8001fa4 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d4:	f7fd fe66 	bl	8001fa4 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b64      	cmp	r3, #100	@ 0x64
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e2a0      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042e6:	4b88      	ldr	r3, [pc, #544]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x2d0>
 80042f2:	e000      	b.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d060      	beq.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	2b04      	cmp	r3, #4
 8004306:	d005      	beq.n	8004314 <HAL_RCC_OscConfig+0x310>
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2b0c      	cmp	r3, #12
 800430c:	d119      	bne.n	8004342 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d116      	bne.n	8004342 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004314:	4b7c      	ldr	r3, [pc, #496]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_RCC_OscConfig+0x328>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e27d      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800432c:	4b76      	ldr	r3, [pc, #472]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	061b      	lsls	r3, r3, #24
 800433a:	4973      	ldr	r1, [pc, #460]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004340:	e040      	b.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d023      	beq.n	8004392 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800434a:	4b6f      	ldr	r3, [pc, #444]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a6e      	ldr	r2, [pc, #440]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004356:	f7fd fe25 	bl	8001fa4 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800435e:	f7fd fe21 	bl	8001fa4 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e25b      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004370:	4b65      	ldr	r3, [pc, #404]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437c:	4b62      	ldr	r3, [pc, #392]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	061b      	lsls	r3, r3, #24
 800438a:	495f      	ldr	r1, [pc, #380]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800438c:	4313      	orrs	r3, r2
 800438e:	604b      	str	r3, [r1, #4]
 8004390:	e018      	b.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004392:	4b5d      	ldr	r3, [pc, #372]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a5c      	ldr	r2, [pc, #368]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800439c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439e:	f7fd fe01 	bl	8001fa4 <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043a4:	e008      	b.n	80043b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a6:	f7fd fdfd 	bl	8001fa4 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e237      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043b8:	4b53      	ldr	r3, [pc, #332]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1f0      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d03c      	beq.n	800444a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d01c      	beq.n	8004412 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80043da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043de:	4a4a      	ldr	r2, [pc, #296]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e8:	f7fd fddc 	bl	8001fa4 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f0:	f7fd fdd8 	bl	8001fa4 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e212      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004402:	4b41      	ldr	r3, [pc, #260]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0ef      	beq.n	80043f0 <HAL_RCC_OscConfig+0x3ec>
 8004410:	e01b      	b.n	800444a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004412:	4b3d      	ldr	r3, [pc, #244]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004418:	4a3b      	ldr	r2, [pc, #236]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800441a:	f023 0301 	bic.w	r3, r3, #1
 800441e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004422:	f7fd fdbf 	bl	8001fa4 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442a:	f7fd fdbb 	bl	8001fa4 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e1f5      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800443c:	4b32      	ldr	r3, [pc, #200]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800443e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1ef      	bne.n	800442a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 80a6 	beq.w	80045a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004458:	2300      	movs	r3, #0
 800445a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800445c:	4b2a      	ldr	r3, [pc, #168]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800445e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004468:	4b27      	ldr	r3, [pc, #156]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800446a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446c:	4a26      	ldr	r2, [pc, #152]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 800446e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004472:	6593      	str	r3, [r2, #88]	@ 0x58
 8004474:	4b24      	ldr	r3, [pc, #144]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 8004476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800447c:	60bb      	str	r3, [r7, #8]
 800447e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004480:	2301      	movs	r3, #1
 8004482:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004484:	4b21      	ldr	r3, [pc, #132]	@ (800450c <HAL_RCC_OscConfig+0x508>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448c:	2b00      	cmp	r3, #0
 800448e:	d118      	bne.n	80044c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004490:	4b1e      	ldr	r3, [pc, #120]	@ (800450c <HAL_RCC_OscConfig+0x508>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1d      	ldr	r2, [pc, #116]	@ (800450c <HAL_RCC_OscConfig+0x508>)
 8004496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800449a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800449c:	f7fd fd82 	bl	8001fa4 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a4:	f7fd fd7e 	bl	8001fa4 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e1b8      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044b6:	4b15      	ldr	r3, [pc, #84]	@ (800450c <HAL_RCC_OscConfig+0x508>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d108      	bne.n	80044dc <HAL_RCC_OscConfig+0x4d8>
 80044ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044da:	e029      	b.n	8004530 <HAL_RCC_OscConfig+0x52c>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2b05      	cmp	r3, #5
 80044e2:	d115      	bne.n	8004510 <HAL_RCC_OscConfig+0x50c>
 80044e4:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ea:	4a07      	ldr	r2, [pc, #28]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044ec:	f043 0304 	orr.w	r3, r3, #4
 80044f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044f4:	4b04      	ldr	r3, [pc, #16]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fa:	4a03      	ldr	r2, [pc, #12]	@ (8004508 <HAL_RCC_OscConfig+0x504>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004504:	e014      	b.n	8004530 <HAL_RCC_OscConfig+0x52c>
 8004506:	bf00      	nop
 8004508:	40021000 	.word	0x40021000
 800450c:	40007000 	.word	0x40007000
 8004510:	4b9d      	ldr	r3, [pc, #628]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004516:	4a9c      	ldr	r2, [pc, #624]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004518:	f023 0301 	bic.w	r3, r3, #1
 800451c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004520:	4b99      	ldr	r3, [pc, #612]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004526:	4a98      	ldr	r2, [pc, #608]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004528:	f023 0304 	bic.w	r3, r3, #4
 800452c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d016      	beq.n	8004566 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004538:	f7fd fd34 	bl	8001fa4 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800453e:	e00a      	b.n	8004556 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004540:	f7fd fd30 	bl	8001fa4 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800454e:	4293      	cmp	r3, r2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e168      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004556:	4b8c      	ldr	r3, [pc, #560]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0ed      	beq.n	8004540 <HAL_RCC_OscConfig+0x53c>
 8004564:	e015      	b.n	8004592 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004566:	f7fd fd1d 	bl	8001fa4 <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800456c:	e00a      	b.n	8004584 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456e:	f7fd fd19 	bl	8001fa4 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e151      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004584:	4b80      	ldr	r3, [pc, #512]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1ed      	bne.n	800456e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004592:	7ffb      	ldrb	r3, [r7, #31]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d105      	bne.n	80045a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004598:	4b7b      	ldr	r3, [pc, #492]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459c:	4a7a      	ldr	r2, [pc, #488]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 800459e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d03c      	beq.n	800462a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d01c      	beq.n	80045f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045b8:	4b73      	ldr	r3, [pc, #460]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80045ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045be:	4a72      	ldr	r2, [pc, #456]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80045c0:	f043 0301 	orr.w	r3, r3, #1
 80045c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c8:	f7fd fcec 	bl	8001fa4 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045d0:	f7fd fce8 	bl	8001fa4 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e122      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045e2:	4b69      	ldr	r3, [pc, #420]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80045e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0ef      	beq.n	80045d0 <HAL_RCC_OscConfig+0x5cc>
 80045f0:	e01b      	b.n	800462a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80045f2:	4b65      	ldr	r3, [pc, #404]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80045f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045f8:	4a63      	ldr	r2, [pc, #396]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80045fa:	f023 0301 	bic.w	r3, r3, #1
 80045fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004602:	f7fd fccf 	bl	8001fa4 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004608:	e008      	b.n	800461c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800460a:	f7fd fccb 	bl	8001fa4 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e105      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800461c:	4b5a      	ldr	r3, [pc, #360]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 800461e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1ef      	bne.n	800460a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 80f9 	beq.w	8004826 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	2b02      	cmp	r3, #2
 800463a:	f040 80cf 	bne.w	80047dc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800463e:	4b52      	ldr	r3, [pc, #328]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f003 0203 	and.w	r2, r3, #3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	429a      	cmp	r2, r3
 8004650:	d12c      	bne.n	80046ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465c:	3b01      	subs	r3, #1
 800465e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004660:	429a      	cmp	r2, r3
 8004662:	d123      	bne.n	80046ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004670:	429a      	cmp	r2, r3
 8004672:	d11b      	bne.n	80046ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004680:	429a      	cmp	r2, r3
 8004682:	d113      	bne.n	80046ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468e:	085b      	lsrs	r3, r3, #1
 8004690:	3b01      	subs	r3, #1
 8004692:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004694:	429a      	cmp	r2, r3
 8004696:	d109      	bne.n	80046ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a2:	085b      	lsrs	r3, r3, #1
 80046a4:	3b01      	subs	r3, #1
 80046a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d071      	beq.n	8004790 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	2b0c      	cmp	r3, #12
 80046b0:	d068      	beq.n	8004784 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046b2:	4b35      	ldr	r3, [pc, #212]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d105      	bne.n	80046ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046be:	4b32      	ldr	r3, [pc, #200]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e0ac      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80046d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046da:	f7fd fc63 	bl	8001fa4 <HAL_GetTick>
 80046de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e2:	f7fd fc5f 	bl	8001fa4 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e099      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046f4:	4b24      	ldr	r3, [pc, #144]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1f0      	bne.n	80046e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004700:	4b21      	ldr	r3, [pc, #132]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	4b21      	ldr	r3, [pc, #132]	@ (800478c <HAL_RCC_OscConfig+0x788>)
 8004706:	4013      	ands	r3, r2
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004710:	3a01      	subs	r2, #1
 8004712:	0112      	lsls	r2, r2, #4
 8004714:	4311      	orrs	r1, r2
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800471a:	0212      	lsls	r2, r2, #8
 800471c:	4311      	orrs	r1, r2
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004722:	0852      	lsrs	r2, r2, #1
 8004724:	3a01      	subs	r2, #1
 8004726:	0552      	lsls	r2, r2, #21
 8004728:	4311      	orrs	r1, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800472e:	0852      	lsrs	r2, r2, #1
 8004730:	3a01      	subs	r2, #1
 8004732:	0652      	lsls	r2, r2, #25
 8004734:	4311      	orrs	r1, r2
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800473a:	06d2      	lsls	r2, r2, #27
 800473c:	430a      	orrs	r2, r1
 800473e:	4912      	ldr	r1, [pc, #72]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004740:	4313      	orrs	r3, r2
 8004742:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004744:	4b10      	ldr	r3, [pc, #64]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a0f      	ldr	r2, [pc, #60]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 800474a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800474e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004750:	4b0d      	ldr	r3, [pc, #52]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4a0c      	ldr	r2, [pc, #48]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800475a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800475c:	f7fd fc22 	bl	8001fa4 <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004764:	f7fd fc1e 	bl	8001fa4 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e058      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004776:	4b04      	ldr	r3, [pc, #16]	@ (8004788 <HAL_RCC_OscConfig+0x784>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0f0      	beq.n	8004764 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004782:	e050      	b.n	8004826 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e04f      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
 8004788:	40021000 	.word	0x40021000
 800478c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004790:	4b27      	ldr	r3, [pc, #156]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d144      	bne.n	8004826 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800479c:	4b24      	ldr	r3, [pc, #144]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a23      	ldr	r2, [pc, #140]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047a8:	4b21      	ldr	r3, [pc, #132]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	4a20      	ldr	r2, [pc, #128]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047b4:	f7fd fbf6 	bl	8001fa4 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047bc:	f7fd fbf2 	bl	8001fa4 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e02c      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ce:	4b18      	ldr	r3, [pc, #96]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCC_OscConfig+0x7b8>
 80047da:	e024      	b.n	8004826 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d01f      	beq.n	8004822 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047e2:	4b13      	ldr	r3, [pc, #76]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a12      	ldr	r2, [pc, #72]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 80047e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ee:	f7fd fbd9 	bl	8001fa4 <HAL_GetTick>
 80047f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f6:	f7fd fbd5 	bl	8001fa4 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e00f      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004808:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1f0      	bne.n	80047f6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004814:	4b06      	ldr	r3, [pc, #24]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	4905      	ldr	r1, [pc, #20]	@ (8004830 <HAL_RCC_OscConfig+0x82c>)
 800481a:	4b06      	ldr	r3, [pc, #24]	@ (8004834 <HAL_RCC_OscConfig+0x830>)
 800481c:	4013      	ands	r3, r2
 800481e:	60cb      	str	r3, [r1, #12]
 8004820:	e001      	b.n	8004826 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e000      	b.n	8004828 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3720      	adds	r7, #32
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40021000 	.word	0x40021000
 8004834:	feeefffc 	.word	0xfeeefffc

08004838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e11d      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004850:	4b90      	ldr	r3, [pc, #576]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 030f 	and.w	r3, r3, #15
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d910      	bls.n	8004880 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800485e:	4b8d      	ldr	r3, [pc, #564]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f023 020f 	bic.w	r2, r3, #15
 8004866:	498b      	ldr	r1, [pc, #556]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	4313      	orrs	r3, r2
 800486c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800486e:	4b89      	ldr	r3, [pc, #548]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 030f 	and.w	r3, r3, #15
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d001      	beq.n	8004880 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e105      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d010      	beq.n	80048ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	4b81      	ldr	r3, [pc, #516]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004898:	429a      	cmp	r2, r3
 800489a:	d908      	bls.n	80048ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800489c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	497b      	ldr	r1, [pc, #492]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d079      	beq.n	80049ae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b03      	cmp	r3, #3
 80048c0:	d11e      	bne.n	8004900 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048c2:	4b75      	ldr	r3, [pc, #468]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e0dc      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80048d2:	f000 fa09 	bl	8004ce8 <RCC_GetSysClockFreqFromPLLSource>
 80048d6:	4603      	mov	r3, r0
 80048d8:	4a70      	ldr	r2, [pc, #448]	@ (8004a9c <HAL_RCC_ClockConfig+0x264>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d946      	bls.n	800496c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80048de:	4b6e      	ldr	r3, [pc, #440]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d140      	bne.n	800496c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80048ea:	4b6b      	ldr	r3, [pc, #428]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048f2:	4a69      	ldr	r2, [pc, #420]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80048fa:	2380      	movs	r3, #128	@ 0x80
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	e035      	b.n	800496c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b02      	cmp	r3, #2
 8004906:	d107      	bne.n	8004918 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004908:	4b63      	ldr	r3, [pc, #396]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d115      	bne.n	8004940 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e0b9      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d107      	bne.n	8004930 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004920:	4b5d      	ldr	r3, [pc, #372]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d109      	bne.n	8004940 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e0ad      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004930:	4b59      	ldr	r3, [pc, #356]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e0a5      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004940:	f000 f8b4 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004944:	4603      	mov	r3, r0
 8004946:	4a55      	ldr	r2, [pc, #340]	@ (8004a9c <HAL_RCC_ClockConfig+0x264>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d90f      	bls.n	800496c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800494c:	4b52      	ldr	r3, [pc, #328]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d109      	bne.n	800496c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004958:	4b4f      	ldr	r3, [pc, #316]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004960:	4a4d      	ldr	r2, [pc, #308]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004966:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004968:	2380      	movs	r3, #128	@ 0x80
 800496a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800496c:	4b4a      	ldr	r3, [pc, #296]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f023 0203 	bic.w	r2, r3, #3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	4947      	ldr	r1, [pc, #284]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800497a:	4313      	orrs	r3, r2
 800497c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800497e:	f7fd fb11 	bl	8001fa4 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004984:	e00a      	b.n	800499c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004986:	f7fd fb0d 	bl	8001fa4 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004994:	4293      	cmp	r3, r2
 8004996:	d901      	bls.n	800499c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e077      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 020c 	and.w	r2, r3, #12
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d1eb      	bne.n	8004986 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	2b80      	cmp	r3, #128	@ 0x80
 80049b2:	d105      	bne.n	80049c0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80049b4:	4b38      	ldr	r3, [pc, #224]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	4a37      	ldr	r2, [pc, #220]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049be:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d010      	beq.n	80049ee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	4b31      	ldr	r3, [pc, #196]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049d8:	429a      	cmp	r2, r3
 80049da:	d208      	bcs.n	80049ee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	492b      	ldr	r1, [pc, #172]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049ee:	4b29      	ldr	r3, [pc, #164]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d210      	bcs.n	8004a1e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049fc:	4b25      	ldr	r3, [pc, #148]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f023 020f 	bic.w	r2, r3, #15
 8004a04:	4923      	ldr	r1, [pc, #140]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a0c:	4b21      	ldr	r3, [pc, #132]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 030f 	and.w	r3, r3, #15
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d001      	beq.n	8004a1e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e036      	b.n	8004a8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d008      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	4918      	ldr	r1, [pc, #96]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0308 	and.w	r3, r3, #8
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d009      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a48:	4b13      	ldr	r3, [pc, #76]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	4910      	ldr	r1, [pc, #64]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a5c:	f000 f826 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004a60:	4602      	mov	r2, r0
 8004a62:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	091b      	lsrs	r3, r3, #4
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	490c      	ldr	r1, [pc, #48]	@ (8004aa0 <HAL_RCC_ClockConfig+0x268>)
 8004a6e:	5ccb      	ldrb	r3, [r1, r3]
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
 8004a78:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa4 <HAL_RCC_ClockConfig+0x26c>)
 8004a7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <HAL_RCC_ClockConfig+0x270>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7fd fa3f 	bl	8001f04 <HAL_InitTick>
 8004a86:	4603      	mov	r3, r0
 8004a88:	73fb      	strb	r3, [r7, #15]

  return status;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40022000 	.word	0x40022000
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	04c4b400 	.word	0x04c4b400
 8004aa0:	08009730 	.word	0x08009730
 8004aa4:	20040000 	.word	0x20040000
 8004aa8:	20040004 	.word	0x20040004

08004aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b089      	sub	sp, #36	@ 0x24
 8004ab0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004aba:	4b3e      	ldr	r3, [pc, #248]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 030c 	and.w	r3, r3, #12
 8004ac2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ac4:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f003 0303 	and.w	r3, r3, #3
 8004acc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x34>
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	2b0c      	cmp	r3, #12
 8004ad8:	d121      	bne.n	8004b1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d11e      	bne.n	8004b1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ae0:	4b34      	ldr	r3, [pc, #208]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d107      	bne.n	8004afc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aec:	4b31      	ldr	r3, [pc, #196]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004af2:	0a1b      	lsrs	r3, r3, #8
 8004af4:	f003 030f 	and.w	r3, r3, #15
 8004af8:	61fb      	str	r3, [r7, #28]
 8004afa:	e005      	b.n	8004b08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004afc:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b08:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10d      	bne.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b1c:	e00a      	b.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d102      	bne.n	8004b2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b24:	4b25      	ldr	r3, [pc, #148]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x110>)
 8004b26:	61bb      	str	r3, [r7, #24]
 8004b28:	e004      	b.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	d101      	bne.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b30:	4b23      	ldr	r3, [pc, #140]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	2b0c      	cmp	r3, #12
 8004b38:	d134      	bne.n	8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d003      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0xa6>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	d003      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0xac>
 8004b50:	e005      	b.n	8004b5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b52:	4b1a      	ldr	r3, [pc, #104]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x110>)
 8004b54:	617b      	str	r3, [r7, #20]
      break;
 8004b56:	e005      	b.n	8004b64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b58:	4b19      	ldr	r3, [pc, #100]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b5a:	617b      	str	r3, [r7, #20]
      break;
 8004b5c:	e002      	b.n	8004b64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	617b      	str	r3, [r7, #20]
      break;
 8004b62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b64:	4b13      	ldr	r3, [pc, #76]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	091b      	lsrs	r3, r3, #4
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	3301      	adds	r3, #1
 8004b70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b72:	4b10      	ldr	r3, [pc, #64]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	0a1b      	lsrs	r3, r3, #8
 8004b78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	fb03 f202 	mul.w	r2, r3, r2
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	0e5b      	lsrs	r3, r3, #25
 8004b90:	f003 0303 	and.w	r3, r3, #3
 8004b94:	3301      	adds	r3, #1
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ba4:	69bb      	ldr	r3, [r7, #24]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3724      	adds	r7, #36	@ 0x24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	08009748 	.word	0x08009748
 8004bbc:	00f42400 	.word	0x00f42400
 8004bc0:	007a1200 	.word	0x007a1200

08004bc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc8:	4b03      	ldr	r3, [pc, #12]	@ (8004bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bca:	681b      	ldr	r3, [r3, #0]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	20040000 	.word	0x20040000

08004bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004be0:	f7ff fff0 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004be4:	4602      	mov	r2, r0
 8004be6:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	0a1b      	lsrs	r3, r3, #8
 8004bec:	f003 0307 	and.w	r3, r3, #7
 8004bf0:	4904      	ldr	r1, [pc, #16]	@ (8004c04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bf2:	5ccb      	ldrb	r3, [r1, r3]
 8004bf4:	f003 031f 	and.w	r3, r3, #31
 8004bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40021000 	.word	0x40021000
 8004c04:	08009740 	.word	0x08009740

08004c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c0c:	f7ff ffda 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004c10:	4602      	mov	r2, r0
 8004c12:	4b06      	ldr	r3, [pc, #24]	@ (8004c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	0adb      	lsrs	r3, r3, #11
 8004c18:	f003 0307 	and.w	r3, r3, #7
 8004c1c:	4904      	ldr	r1, [pc, #16]	@ (8004c30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c1e:	5ccb      	ldrb	r3, [r1, r3]
 8004c20:	f003 031f 	and.w	r3, r3, #31
 8004c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	08009740 	.word	0x08009740

08004c34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c40:	4b27      	ldr	r3, [pc, #156]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c4c:	f7ff f906 	bl	8003e5c <HAL_PWREx_GetVoltageRange>
 8004c50:	6178      	str	r0, [r7, #20]
 8004c52:	e014      	b.n	8004c7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c54:	4b22      	ldr	r3, [pc, #136]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c58:	4a21      	ldr	r2, [pc, #132]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c60:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c6c:	f7ff f8f6 	bl	8003e5c <HAL_PWREx_GetVoltageRange>
 8004c70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c72:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c76:	4a1a      	ldr	r2, [pc, #104]	@ (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c84:	d10b      	bne.n	8004c9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b80      	cmp	r3, #128	@ 0x80
 8004c8a:	d913      	bls.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c90:	d902      	bls.n	8004c98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c92:	2302      	movs	r3, #2
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	e00d      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c98:	2301      	movs	r3, #1
 8004c9a:	613b      	str	r3, [r7, #16]
 8004c9c:	e00a      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ca2:	d902      	bls.n	8004caa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	e004      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b70      	cmp	r3, #112	@ 0x70
 8004cae:	d101      	bne.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f023 020f 	bic.w	r2, r3, #15
 8004cbc:	4909      	ldr	r1, [pc, #36]	@ (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004cc4:	4b07      	ldr	r3, [pc, #28]	@ (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 030f 	and.w	r3, r3, #15
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d001      	beq.n	8004cd6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3718      	adds	r7, #24
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	40022000 	.word	0x40022000

08004ce8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b087      	sub	sp, #28
 8004cec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cee:	4b2d      	ldr	r3, [pc, #180]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b03      	cmp	r3, #3
 8004cfc:	d00b      	beq.n	8004d16 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d825      	bhi.n	8004d50 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d008      	beq.n	8004d1c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d11f      	bne.n	8004d50 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004d10:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004d12:	613b      	str	r3, [r7, #16]
    break;
 8004d14:	e01f      	b.n	8004d56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004d16:	4b25      	ldr	r3, [pc, #148]	@ (8004dac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004d18:	613b      	str	r3, [r7, #16]
    break;
 8004d1a:	e01c      	b.n	8004d56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d1c:	4b21      	ldr	r3, [pc, #132]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d107      	bne.n	8004d38 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d2e:	0a1b      	lsrs	r3, r3, #8
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	e005      	b.n	8004d44 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d38:	4b1a      	ldr	r3, [pc, #104]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	091b      	lsrs	r3, r3, #4
 8004d3e:	f003 030f 	and.w	r3, r3, #15
 8004d42:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004d44:	4a1a      	ldr	r2, [pc, #104]	@ (8004db0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d4c:	613b      	str	r3, [r7, #16]
    break;
 8004d4e:	e002      	b.n	8004d56 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004d50:	2300      	movs	r3, #0
 8004d52:	613b      	str	r3, [r7, #16]
    break;
 8004d54:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d56:	4b13      	ldr	r3, [pc, #76]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	091b      	lsrs	r3, r3, #4
 8004d5c:	f003 030f 	and.w	r3, r3, #15
 8004d60:	3301      	adds	r3, #1
 8004d62:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d64:	4b0f      	ldr	r3, [pc, #60]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	0a1b      	lsrs	r3, r3, #8
 8004d6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	fb03 f202 	mul.w	r2, r3, r2
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d7c:	4b09      	ldr	r3, [pc, #36]	@ (8004da4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	0e5b      	lsrs	r3, r3, #25
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	3301      	adds	r3, #1
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004d96:	683b      	ldr	r3, [r7, #0]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	371c      	adds	r7, #28
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	40021000 	.word	0x40021000
 8004da8:	00f42400 	.word	0x00f42400
 8004dac:	007a1200 	.word	0x007a1200
 8004db0:	08009748 	.word	0x08009748

08004db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d040      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dd4:	2b80      	cmp	r3, #128	@ 0x80
 8004dd6:	d02a      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004dd8:	2b80      	cmp	r3, #128	@ 0x80
 8004dda:	d825      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004ddc:	2b60      	cmp	r3, #96	@ 0x60
 8004dde:	d026      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004de0:	2b60      	cmp	r3, #96	@ 0x60
 8004de2:	d821      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004de4:	2b40      	cmp	r3, #64	@ 0x40
 8004de6:	d006      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004de8:	2b40      	cmp	r3, #64	@ 0x40
 8004dea:	d81d      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d009      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d010      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004df4:	e018      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004df6:	4b89      	ldr	r3, [pc, #548]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	4a88      	ldr	r2, [pc, #544]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e00:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e02:	e015      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	3304      	adds	r3, #4
 8004e08:	2100      	movs	r1, #0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fb02 	bl	8005414 <RCCEx_PLLSAI1_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e14:	e00c      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	3320      	adds	r3, #32
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fbed 	bl	80055fc <RCCEx_PLLSAI2_Config>
 8004e22:	4603      	mov	r3, r0
 8004e24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e26:	e003      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	74fb      	strb	r3, [r7, #19]
      break;
 8004e2c:	e000      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004e2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e30:	7cfb      	ldrb	r3, [r7, #19]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e36:	4b79      	ldr	r3, [pc, #484]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e3c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e44:	4975      	ldr	r1, [pc, #468]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004e4c:	e001      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4e:	7cfb      	ldrb	r3, [r7, #19]
 8004e50:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d047      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e66:	d030      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6c:	d82a      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004e6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e72:	d02a      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004e74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e78:	d824      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e7e:	d008      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e84:	d81e      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00a      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e8e:	d010      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004e90:	e018      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e92:	4b62      	ldr	r3, [pc, #392]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	4a61      	ldr	r2, [pc, #388]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e9c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e9e:	e015      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	3304      	adds	r3, #4
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f000 fab4 	bl	8005414 <RCCEx_PLLSAI1_Config>
 8004eac:	4603      	mov	r3, r0
 8004eae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004eb0:	e00c      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	3320      	adds	r3, #32
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 fb9f 	bl	80055fc <RCCEx_PLLSAI2_Config>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ec2:	e003      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	74fb      	strb	r3, [r7, #19]
      break;
 8004ec8:	e000      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004eca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ecc:	7cfb      	ldrb	r3, [r7, #19]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ed2:	4b52      	ldr	r3, [pc, #328]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ed4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ed8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee0:	494e      	ldr	r1, [pc, #312]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004ee8:	e001      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eea:	7cfb      	ldrb	r3, [r7, #19]
 8004eec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 809f 	beq.w	800503a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004efc:	2300      	movs	r3, #0
 8004efe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f00:	4b46      	ldr	r3, [pc, #280]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e000      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004f10:	2300      	movs	r3, #0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00d      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f16:	4b41      	ldr	r3, [pc, #260]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1a:	4a40      	ldr	r2, [pc, #256]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f20:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f22:	4b3e      	ldr	r3, [pc, #248]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2a:	60bb      	str	r3, [r7, #8]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f32:	4b3b      	ldr	r3, [pc, #236]	@ (8005020 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a3a      	ldr	r2, [pc, #232]	@ (8005020 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f3e:	f7fd f831 	bl	8001fa4 <HAL_GetTick>
 8004f42:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f44:	e009      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f46:	f7fd f82d 	bl	8001fa4 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d902      	bls.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	74fb      	strb	r3, [r7, #19]
        break;
 8004f58:	e005      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f5a:	4b31      	ldr	r3, [pc, #196]	@ (8005020 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0ef      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004f66:	7cfb      	ldrb	r3, [r7, #19]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d15b      	bne.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f76:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d01f      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d019      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f8a:	4b24      	ldr	r3, [pc, #144]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f94:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f96:	4b21      	ldr	r3, [pc, #132]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fac:	4a1b      	ldr	r2, [pc, #108]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fb6:	4a19      	ldr	r2, [pc, #100]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d016      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc8:	f7fc ffec 	bl	8001fa4 <HAL_GetTick>
 8004fcc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fce:	e00b      	b.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd0:	f7fc ffe8 	bl	8001fa4 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d902      	bls.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	74fb      	strb	r3, [r7, #19]
            break;
 8004fe6:	e006      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0ec      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004ff6:	7cfb      	ldrb	r3, [r7, #19]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10c      	bne.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ffc:	4b07      	ldr	r3, [pc, #28]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005002:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800500c:	4903      	ldr	r1, [pc, #12]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005014:	e008      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005016:	7cfb      	ldrb	r3, [r7, #19]
 8005018:	74bb      	strb	r3, [r7, #18]
 800501a:	e005      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800501c:	40021000 	.word	0x40021000
 8005020:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005024:	7cfb      	ldrb	r3, [r7, #19]
 8005026:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005028:	7c7b      	ldrb	r3, [r7, #17]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d105      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800502e:	4ba0      	ldr	r3, [pc, #640]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005032:	4a9f      	ldr	r2, [pc, #636]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005034:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005038:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005046:	4b9a      	ldr	r3, [pc, #616]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504c:	f023 0203 	bic.w	r2, r3, #3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005054:	4996      	ldr	r1, [pc, #600]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005068:	4b91      	ldr	r3, [pc, #580]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506e:	f023 020c 	bic.w	r2, r3, #12
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	498e      	ldr	r1, [pc, #568]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0304 	and.w	r3, r3, #4
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800508a:	4b89      	ldr	r3, [pc, #548]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005098:	4985      	ldr	r1, [pc, #532]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0308 	and.w	r3, r3, #8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050ac:	4b80      	ldr	r3, [pc, #512]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ba:	497d      	ldr	r1, [pc, #500]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050ce:	4b78      	ldr	r3, [pc, #480]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050dc:	4974      	ldr	r1, [pc, #464]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050f0:	4b6f      	ldr	r3, [pc, #444]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050fe:	496c      	ldr	r1, [pc, #432]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005112:	4b67      	ldr	r3, [pc, #412]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005120:	4963      	ldr	r1, [pc, #396]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005122:	4313      	orrs	r3, r2
 8005124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005134:	4b5e      	ldr	r3, [pc, #376]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005142:	495b      	ldr	r1, [pc, #364]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005156:	4b56      	ldr	r3, [pc, #344]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005164:	4952      	ldr	r1, [pc, #328]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005178:	4b4d      	ldr	r3, [pc, #308]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800517e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005186:	494a      	ldr	r1, [pc, #296]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800519a:	4b45      	ldr	r3, [pc, #276]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a8:	4941      	ldr	r1, [pc, #260]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051bc:	4b3c      	ldr	r3, [pc, #240]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051c2:	f023 0203 	bic.w	r2, r3, #3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ca:	4939      	ldr	r1, [pc, #228]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d028      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051de:	4b34      	ldr	r3, [pc, #208]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ec:	4930      	ldr	r1, [pc, #192]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051fc:	d106      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051fe:	4b2c      	ldr	r3, [pc, #176]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	4a2b      	ldr	r2, [pc, #172]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005208:	60d3      	str	r3, [r2, #12]
 800520a:	e011      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005214:	d10c      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	2101      	movs	r1, #1
 800521c:	4618      	mov	r0, r3
 800521e:	f000 f8f9 	bl	8005414 <RCCEx_PLLSAI1_Config>
 8005222:	4603      	mov	r3, r0
 8005224:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005226:	7cfb      	ldrb	r3, [r7, #19]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800522c:	7cfb      	ldrb	r3, [r7, #19]
 800522e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d04d      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005240:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005244:	d108      	bne.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005246:	4b1a      	ldr	r3, [pc, #104]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005248:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800524c:	4a18      	ldr	r2, [pc, #96]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800524e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005252:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005256:	e012      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005258:	4b15      	ldr	r3, [pc, #84]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800525a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800525e:	4a14      	ldr	r2, [pc, #80]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005260:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005264:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005268:	4b11      	ldr	r3, [pc, #68]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800526a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005276:	490e      	ldr	r1, [pc, #56]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005278:	4313      	orrs	r3, r2
 800527a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005282:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005286:	d106      	bne.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005288:	4b09      	ldr	r3, [pc, #36]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	4a08      	ldr	r2, [pc, #32]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800528e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005292:	60d3      	str	r3, [r2, #12]
 8005294:	e020      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800529a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800529e:	d109      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052a0:	4b03      	ldr	r3, [pc, #12]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	4a02      	ldr	r2, [pc, #8]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052aa:	60d3      	str	r3, [r2, #12]
 80052ac:	e014      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052bc:	d10c      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	3304      	adds	r3, #4
 80052c2:	2101      	movs	r1, #1
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 f8a5 	bl	8005414 <RCCEx_PLLSAI1_Config>
 80052ca:	4603      	mov	r3, r0
 80052cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052ce:	7cfb      	ldrb	r3, [r7, #19]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d028      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052f2:	4947      	ldr	r1, [pc, #284]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005302:	d106      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005304:	4b42      	ldr	r3, [pc, #264]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	4a41      	ldr	r2, [pc, #260]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800530a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800530e:	60d3      	str	r3, [r2, #12]
 8005310:	e011      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005316:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800531a:	d10c      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3304      	adds	r3, #4
 8005320:	2101      	movs	r1, #1
 8005322:	4618      	mov	r0, r3
 8005324:	f000 f876 	bl	8005414 <RCCEx_PLLSAI1_Config>
 8005328:	4603      	mov	r3, r0
 800532a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800532c:	7cfb      	ldrb	r3, [r7, #19]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005332:	7cfb      	ldrb	r3, [r7, #19]
 8005334:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d01e      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005342:	4b33      	ldr	r3, [pc, #204]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005348:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005352:	492f      	ldr	r1, [pc, #188]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005364:	d10c      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3304      	adds	r3, #4
 800536a:	2102      	movs	r1, #2
 800536c:	4618      	mov	r0, r3
 800536e:	f000 f851 	bl	8005414 <RCCEx_PLLSAI1_Config>
 8005372:	4603      	mov	r3, r0
 8005374:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005376:	7cfb      	ldrb	r3, [r7, #19]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800537c:	7cfb      	ldrb	r3, [r7, #19]
 800537e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00b      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800538c:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800538e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005392:	f023 0204 	bic.w	r2, r3, #4
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800539c:	491c      	ldr	r1, [pc, #112]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00b      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80053b0:	4b17      	ldr	r3, [pc, #92]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053b6:	f023 0218 	bic.w	r2, r3, #24
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c0:	4913      	ldr	r1, [pc, #76]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d017      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80053d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053e4:	490a      	ldr	r1, [pc, #40]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053f6:	d105      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f8:	4b05      	ldr	r3, [pc, #20]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4a04      	ldr	r2, [pc, #16]	@ (8005410 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005402:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005404:	7cbb      	ldrb	r3, [r7, #18]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3718      	adds	r7, #24
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40021000 	.word	0x40021000

08005414 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005422:	4b72      	ldr	r3, [pc, #456]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	f003 0303 	and.w	r3, r3, #3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00e      	beq.n	800544c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800542e:	4b6f      	ldr	r3, [pc, #444]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	f003 0203 	and.w	r2, r3, #3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	429a      	cmp	r2, r3
 800543c:	d103      	bne.n	8005446 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
       ||
 8005442:	2b00      	cmp	r3, #0
 8005444:	d142      	bne.n	80054cc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	73fb      	strb	r3, [r7, #15]
 800544a:	e03f      	b.n	80054cc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b03      	cmp	r3, #3
 8005452:	d018      	beq.n	8005486 <RCCEx_PLLSAI1_Config+0x72>
 8005454:	2b03      	cmp	r3, #3
 8005456:	d825      	bhi.n	80054a4 <RCCEx_PLLSAI1_Config+0x90>
 8005458:	2b01      	cmp	r3, #1
 800545a:	d002      	beq.n	8005462 <RCCEx_PLLSAI1_Config+0x4e>
 800545c:	2b02      	cmp	r3, #2
 800545e:	d009      	beq.n	8005474 <RCCEx_PLLSAI1_Config+0x60>
 8005460:	e020      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005462:	4b62      	ldr	r3, [pc, #392]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d11d      	bne.n	80054aa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005472:	e01a      	b.n	80054aa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005474:	4b5d      	ldr	r3, [pc, #372]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547c:	2b00      	cmp	r3, #0
 800547e:	d116      	bne.n	80054ae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005484:	e013      	b.n	80054ae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005486:	4b59      	ldr	r3, [pc, #356]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10f      	bne.n	80054b2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005492:	4b56      	ldr	r3, [pc, #344]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d109      	bne.n	80054b2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054a2:	e006      	b.n	80054b2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
      break;
 80054a8:	e004      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054aa:	bf00      	nop
 80054ac:	e002      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054ae:	bf00      	nop
 80054b0:	e000      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d108      	bne.n	80054cc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80054ba:	4b4c      	ldr	r3, [pc, #304]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	f023 0203 	bic.w	r2, r3, #3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4949      	ldr	r1, [pc, #292]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80054cc:	7bfb      	ldrb	r3, [r7, #15]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f040 8086 	bne.w	80055e0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80054d4:	4b45      	ldr	r3, [pc, #276]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a44      	ldr	r2, [pc, #272]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80054da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054e0:	f7fc fd60 	bl	8001fa4 <HAL_GetTick>
 80054e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054e6:	e009      	b.n	80054fc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054e8:	f7fc fd5c 	bl	8001fa4 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d902      	bls.n	80054fc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	73fb      	strb	r3, [r7, #15]
        break;
 80054fa:	e005      	b.n	8005508 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054fc:	4b3b      	ldr	r3, [pc, #236]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1ef      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005508:	7bfb      	ldrb	r3, [r7, #15]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d168      	bne.n	80055e0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d113      	bne.n	800553c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005514:	4b35      	ldr	r3, [pc, #212]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	4b35      	ldr	r3, [pc, #212]	@ (80055f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800551a:	4013      	ands	r3, r2
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6892      	ldr	r2, [r2, #8]
 8005520:	0211      	lsls	r1, r2, #8
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	68d2      	ldr	r2, [r2, #12]
 8005526:	06d2      	lsls	r2, r2, #27
 8005528:	4311      	orrs	r1, r2
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6852      	ldr	r2, [r2, #4]
 800552e:	3a01      	subs	r2, #1
 8005530:	0112      	lsls	r2, r2, #4
 8005532:	430a      	orrs	r2, r1
 8005534:	492d      	ldr	r1, [pc, #180]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005536:	4313      	orrs	r3, r2
 8005538:	610b      	str	r3, [r1, #16]
 800553a:	e02d      	b.n	8005598 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d115      	bne.n	800556e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005542:	4b2a      	ldr	r3, [pc, #168]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005544:	691a      	ldr	r2, [r3, #16]
 8005546:	4b2b      	ldr	r3, [pc, #172]	@ (80055f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005548:	4013      	ands	r3, r2
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6892      	ldr	r2, [r2, #8]
 800554e:	0211      	lsls	r1, r2, #8
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6912      	ldr	r2, [r2, #16]
 8005554:	0852      	lsrs	r2, r2, #1
 8005556:	3a01      	subs	r2, #1
 8005558:	0552      	lsls	r2, r2, #21
 800555a:	4311      	orrs	r1, r2
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6852      	ldr	r2, [r2, #4]
 8005560:	3a01      	subs	r2, #1
 8005562:	0112      	lsls	r2, r2, #4
 8005564:	430a      	orrs	r2, r1
 8005566:	4921      	ldr	r1, [pc, #132]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005568:	4313      	orrs	r3, r2
 800556a:	610b      	str	r3, [r1, #16]
 800556c:	e014      	b.n	8005598 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800556e:	4b1f      	ldr	r3, [pc, #124]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005570:	691a      	ldr	r2, [r3, #16]
 8005572:	4b21      	ldr	r3, [pc, #132]	@ (80055f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005574:	4013      	ands	r3, r2
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6892      	ldr	r2, [r2, #8]
 800557a:	0211      	lsls	r1, r2, #8
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	6952      	ldr	r2, [r2, #20]
 8005580:	0852      	lsrs	r2, r2, #1
 8005582:	3a01      	subs	r2, #1
 8005584:	0652      	lsls	r2, r2, #25
 8005586:	4311      	orrs	r1, r2
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6852      	ldr	r2, [r2, #4]
 800558c:	3a01      	subs	r2, #1
 800558e:	0112      	lsls	r2, r2, #4
 8005590:	430a      	orrs	r2, r1
 8005592:	4916      	ldr	r1, [pc, #88]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8005594:	4313      	orrs	r3, r2
 8005596:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005598:	4b14      	ldr	r3, [pc, #80]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a13      	ldr	r2, [pc, #76]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800559e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a4:	f7fc fcfe 	bl	8001fa4 <HAL_GetTick>
 80055a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055aa:	e009      	b.n	80055c0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055ac:	f7fc fcfa 	bl	8001fa4 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d902      	bls.n	80055c0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	73fb      	strb	r3, [r7, #15]
          break;
 80055be:	e005      	b.n	80055cc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055c0:	4b0a      	ldr	r3, [pc, #40]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0ef      	beq.n	80055ac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80055d2:	4b06      	ldr	r3, [pc, #24]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	4904      	ldr	r1, [pc, #16]	@ (80055ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	40021000 	.word	0x40021000
 80055f0:	07ff800f 	.word	0x07ff800f
 80055f4:	ff9f800f 	.word	0xff9f800f
 80055f8:	f9ff800f 	.word	0xf9ff800f

080055fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800560a:	4b72      	ldr	r3, [pc, #456]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	f003 0303 	and.w	r3, r3, #3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00e      	beq.n	8005634 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005616:	4b6f      	ldr	r3, [pc, #444]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f003 0203 	and.w	r2, r3, #3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d103      	bne.n	800562e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
       ||
 800562a:	2b00      	cmp	r3, #0
 800562c:	d142      	bne.n	80056b4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	73fb      	strb	r3, [r7, #15]
 8005632:	e03f      	b.n	80056b4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b03      	cmp	r3, #3
 800563a:	d018      	beq.n	800566e <RCCEx_PLLSAI2_Config+0x72>
 800563c:	2b03      	cmp	r3, #3
 800563e:	d825      	bhi.n	800568c <RCCEx_PLLSAI2_Config+0x90>
 8005640:	2b01      	cmp	r3, #1
 8005642:	d002      	beq.n	800564a <RCCEx_PLLSAI2_Config+0x4e>
 8005644:	2b02      	cmp	r3, #2
 8005646:	d009      	beq.n	800565c <RCCEx_PLLSAI2_Config+0x60>
 8005648:	e020      	b.n	800568c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800564a:	4b62      	ldr	r3, [pc, #392]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d11d      	bne.n	8005692 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800565a:	e01a      	b.n	8005692 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800565c:	4b5d      	ldr	r3, [pc, #372]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005664:	2b00      	cmp	r3, #0
 8005666:	d116      	bne.n	8005696 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800566c:	e013      	b.n	8005696 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800566e:	4b59      	ldr	r3, [pc, #356]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10f      	bne.n	800569a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800567a:	4b56      	ldr	r3, [pc, #344]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800568a:	e006      	b.n	800569a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	73fb      	strb	r3, [r7, #15]
      break;
 8005690:	e004      	b.n	800569c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005692:	bf00      	nop
 8005694:	e002      	b.n	800569c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005696:	bf00      	nop
 8005698:	e000      	b.n	800569c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800569a:	bf00      	nop
    }

    if(status == HAL_OK)
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d108      	bne.n	80056b4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80056a2:	4b4c      	ldr	r3, [pc, #304]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f023 0203 	bic.w	r2, r3, #3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4949      	ldr	r1, [pc, #292]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80056b4:	7bfb      	ldrb	r3, [r7, #15]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f040 8086 	bne.w	80057c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80056bc:	4b45      	ldr	r3, [pc, #276]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a44      	ldr	r2, [pc, #272]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056c8:	f7fc fc6c 	bl	8001fa4 <HAL_GetTick>
 80056cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056ce:	e009      	b.n	80056e4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056d0:	f7fc fc68 	bl	8001fa4 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d902      	bls.n	80056e4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	73fb      	strb	r3, [r7, #15]
        break;
 80056e2:	e005      	b.n	80056f0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056e4:	4b3b      	ldr	r3, [pc, #236]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1ef      	bne.n	80056d0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80056f0:	7bfb      	ldrb	r3, [r7, #15]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d168      	bne.n	80057c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d113      	bne.n	8005724 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056fc:	4b35      	ldr	r3, [pc, #212]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056fe:	695a      	ldr	r2, [r3, #20]
 8005700:	4b35      	ldr	r3, [pc, #212]	@ (80057d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005702:	4013      	ands	r3, r2
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	6892      	ldr	r2, [r2, #8]
 8005708:	0211      	lsls	r1, r2, #8
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	68d2      	ldr	r2, [r2, #12]
 800570e:	06d2      	lsls	r2, r2, #27
 8005710:	4311      	orrs	r1, r2
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6852      	ldr	r2, [r2, #4]
 8005716:	3a01      	subs	r2, #1
 8005718:	0112      	lsls	r2, r2, #4
 800571a:	430a      	orrs	r2, r1
 800571c:	492d      	ldr	r1, [pc, #180]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800571e:	4313      	orrs	r3, r2
 8005720:	614b      	str	r3, [r1, #20]
 8005722:	e02d      	b.n	8005780 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d115      	bne.n	8005756 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800572a:	4b2a      	ldr	r3, [pc, #168]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800572c:	695a      	ldr	r2, [r3, #20]
 800572e:	4b2b      	ldr	r3, [pc, #172]	@ (80057dc <RCCEx_PLLSAI2_Config+0x1e0>)
 8005730:	4013      	ands	r3, r2
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	6892      	ldr	r2, [r2, #8]
 8005736:	0211      	lsls	r1, r2, #8
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	6912      	ldr	r2, [r2, #16]
 800573c:	0852      	lsrs	r2, r2, #1
 800573e:	3a01      	subs	r2, #1
 8005740:	0552      	lsls	r2, r2, #21
 8005742:	4311      	orrs	r1, r2
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	6852      	ldr	r2, [r2, #4]
 8005748:	3a01      	subs	r2, #1
 800574a:	0112      	lsls	r2, r2, #4
 800574c:	430a      	orrs	r2, r1
 800574e:	4921      	ldr	r1, [pc, #132]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005750:	4313      	orrs	r3, r2
 8005752:	614b      	str	r3, [r1, #20]
 8005754:	e014      	b.n	8005780 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005756:	4b1f      	ldr	r3, [pc, #124]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005758:	695a      	ldr	r2, [r3, #20]
 800575a:	4b21      	ldr	r3, [pc, #132]	@ (80057e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800575c:	4013      	ands	r3, r2
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6892      	ldr	r2, [r2, #8]
 8005762:	0211      	lsls	r1, r2, #8
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	6952      	ldr	r2, [r2, #20]
 8005768:	0852      	lsrs	r2, r2, #1
 800576a:	3a01      	subs	r2, #1
 800576c:	0652      	lsls	r2, r2, #25
 800576e:	4311      	orrs	r1, r2
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	6852      	ldr	r2, [r2, #4]
 8005774:	3a01      	subs	r2, #1
 8005776:	0112      	lsls	r2, r2, #4
 8005778:	430a      	orrs	r2, r1
 800577a:	4916      	ldr	r1, [pc, #88]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800577c:	4313      	orrs	r3, r2
 800577e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005780:	4b14      	ldr	r3, [pc, #80]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a13      	ldr	r2, [pc, #76]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005786:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800578a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800578c:	f7fc fc0a 	bl	8001fa4 <HAL_GetTick>
 8005790:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005792:	e009      	b.n	80057a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005794:	f7fc fc06 	bl	8001fa4 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d902      	bls.n	80057a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	73fb      	strb	r3, [r7, #15]
          break;
 80057a6:	e005      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057a8:	4b0a      	ldr	r3, [pc, #40]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0ef      	beq.n	8005794 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80057ba:	4b06      	ldr	r3, [pc, #24]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057bc:	695a      	ldr	r2, [r3, #20]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	4904      	ldr	r1, [pc, #16]	@ (80057d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80057c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40021000 	.word	0x40021000
 80057d8:	07ff800f 	.word	0x07ff800f
 80057dc:	ff9f800f 	.word	0xff9f800f
 80057e0:	f9ff800f 	.word	0xf9ff800f

080057e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e049      	b.n	800588a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7fc f9c6 	bl	8001b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	3304      	adds	r3, #4
 8005820:	4619      	mov	r1, r3
 8005822:	4610      	mov	r0, r2
 8005824:	f000 f968 	bl	8005af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3708      	adds	r7, #8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
	...

08005894 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d001      	beq.n	80058ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e047      	b.n	800593c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a23      	ldr	r2, [pc, #140]	@ (8005948 <HAL_TIM_Base_Start+0xb4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d01d      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c6:	d018      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a1f      	ldr	r2, [pc, #124]	@ (800594c <HAL_TIM_Base_Start+0xb8>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d013      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005950 <HAL_TIM_Base_Start+0xbc>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00e      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005954 <HAL_TIM_Base_Start+0xc0>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d009      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005958 <HAL_TIM_Base_Start+0xc4>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d004      	beq.n	80058fa <HAL_TIM_Base_Start+0x66>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a19      	ldr	r2, [pc, #100]	@ (800595c <HAL_TIM_Base_Start+0xc8>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d115      	bne.n	8005926 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	4b17      	ldr	r3, [pc, #92]	@ (8005960 <HAL_TIM_Base_Start+0xcc>)
 8005902:	4013      	ands	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b06      	cmp	r3, #6
 800590a:	d015      	beq.n	8005938 <HAL_TIM_Base_Start+0xa4>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005912:	d011      	beq.n	8005938 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005924:	e008      	b.n	8005938 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0201 	orr.w	r2, r2, #1
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	e000      	b.n	800593a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005938:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3714      	adds	r7, #20
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr
 8005948:	40012c00 	.word	0x40012c00
 800594c:	40000400 	.word	0x40000400
 8005950:	40000800 	.word	0x40000800
 8005954:	40000c00 	.word	0x40000c00
 8005958:	40013400 	.word	0x40013400
 800595c:	40014000 	.word	0x40014000
 8005960:	00010007 	.word	0x00010007

08005964 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_TIM_ConfigClockSource+0x1c>
 800597c:	2302      	movs	r3, #2
 800597e:	e0b6      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x18a>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800599e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80059a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059bc:	d03e      	beq.n	8005a3c <HAL_TIM_ConfigClockSource+0xd8>
 80059be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c2:	f200 8087 	bhi.w	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ca:	f000 8086 	beq.w	8005ada <HAL_TIM_ConfigClockSource+0x176>
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059d2:	d87f      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059d4:	2b70      	cmp	r3, #112	@ 0x70
 80059d6:	d01a      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0xaa>
 80059d8:	2b70      	cmp	r3, #112	@ 0x70
 80059da:	d87b      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059dc:	2b60      	cmp	r3, #96	@ 0x60
 80059de:	d050      	beq.n	8005a82 <HAL_TIM_ConfigClockSource+0x11e>
 80059e0:	2b60      	cmp	r3, #96	@ 0x60
 80059e2:	d877      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059e4:	2b50      	cmp	r3, #80	@ 0x50
 80059e6:	d03c      	beq.n	8005a62 <HAL_TIM_ConfigClockSource+0xfe>
 80059e8:	2b50      	cmp	r3, #80	@ 0x50
 80059ea:	d873      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059ec:	2b40      	cmp	r3, #64	@ 0x40
 80059ee:	d058      	beq.n	8005aa2 <HAL_TIM_ConfigClockSource+0x13e>
 80059f0:	2b40      	cmp	r3, #64	@ 0x40
 80059f2:	d86f      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059f4:	2b30      	cmp	r3, #48	@ 0x30
 80059f6:	d064      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x15e>
 80059f8:	2b30      	cmp	r3, #48	@ 0x30
 80059fa:	d86b      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 80059fc:	2b20      	cmp	r3, #32
 80059fe:	d060      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8005a00:	2b20      	cmp	r3, #32
 8005a02:	d867      	bhi.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d05c      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8005a08:	2b10      	cmp	r3, #16
 8005a0a:	d05a      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8005a0c:	e062      	b.n	8005ad4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a1e:	f000 f98b 	bl	8005d38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	609a      	str	r2, [r3, #8]
      break;
 8005a3a:	e04f      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a4c:	f000 f974 	bl	8005d38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689a      	ldr	r2, [r3, #8]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a5e:	609a      	str	r2, [r3, #8]
      break;
 8005a60:	e03c      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6e:	461a      	mov	r2, r3
 8005a70:	f000 f8e8 	bl	8005c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2150      	movs	r1, #80	@ 0x50
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 f941 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 8005a80:	e02c      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a8e:	461a      	mov	r2, r3
 8005a90:	f000 f907 	bl	8005ca2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2160      	movs	r1, #96	@ 0x60
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 f931 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 8005aa0:	e01c      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f000 f8c8 	bl	8005c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2140      	movs	r1, #64	@ 0x40
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 f921 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 8005ac0:	e00c      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4619      	mov	r1, r3
 8005acc:	4610      	mov	r0, r2
 8005ace:	f000 f918 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 8005ad2:	e003      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ad8:	e000      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005ada:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a46      	ldr	r2, [pc, #280]	@ (8005c24 <TIM_Base_SetConfig+0x12c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d013      	beq.n	8005b38 <TIM_Base_SetConfig+0x40>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b16:	d00f      	beq.n	8005b38 <TIM_Base_SetConfig+0x40>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a43      	ldr	r2, [pc, #268]	@ (8005c28 <TIM_Base_SetConfig+0x130>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00b      	beq.n	8005b38 <TIM_Base_SetConfig+0x40>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a42      	ldr	r2, [pc, #264]	@ (8005c2c <TIM_Base_SetConfig+0x134>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d007      	beq.n	8005b38 <TIM_Base_SetConfig+0x40>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a41      	ldr	r2, [pc, #260]	@ (8005c30 <TIM_Base_SetConfig+0x138>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d003      	beq.n	8005b38 <TIM_Base_SetConfig+0x40>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a40      	ldr	r2, [pc, #256]	@ (8005c34 <TIM_Base_SetConfig+0x13c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d108      	bne.n	8005b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a35      	ldr	r2, [pc, #212]	@ (8005c24 <TIM_Base_SetConfig+0x12c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d01f      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b58:	d01b      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a32      	ldr	r2, [pc, #200]	@ (8005c28 <TIM_Base_SetConfig+0x130>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d017      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a31      	ldr	r2, [pc, #196]	@ (8005c2c <TIM_Base_SetConfig+0x134>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d013      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a30      	ldr	r2, [pc, #192]	@ (8005c30 <TIM_Base_SetConfig+0x138>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d00f      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a2f      	ldr	r2, [pc, #188]	@ (8005c34 <TIM_Base_SetConfig+0x13c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d00b      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a2e      	ldr	r2, [pc, #184]	@ (8005c38 <TIM_Base_SetConfig+0x140>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d007      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a2d      	ldr	r2, [pc, #180]	@ (8005c3c <TIM_Base_SetConfig+0x144>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d003      	beq.n	8005b92 <TIM_Base_SetConfig+0x9a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c40 <TIM_Base_SetConfig+0x148>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d108      	bne.n	8005ba4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a16      	ldr	r2, [pc, #88]	@ (8005c24 <TIM_Base_SetConfig+0x12c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00f      	beq.n	8005bf0 <TIM_Base_SetConfig+0xf8>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a18      	ldr	r2, [pc, #96]	@ (8005c34 <TIM_Base_SetConfig+0x13c>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d00b      	beq.n	8005bf0 <TIM_Base_SetConfig+0xf8>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a17      	ldr	r2, [pc, #92]	@ (8005c38 <TIM_Base_SetConfig+0x140>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d007      	beq.n	8005bf0 <TIM_Base_SetConfig+0xf8>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a16      	ldr	r2, [pc, #88]	@ (8005c3c <TIM_Base_SetConfig+0x144>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d003      	beq.n	8005bf0 <TIM_Base_SetConfig+0xf8>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a15      	ldr	r2, [pc, #84]	@ (8005c40 <TIM_Base_SetConfig+0x148>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d103      	bne.n	8005bf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	691a      	ldr	r2, [r3, #16]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d105      	bne.n	8005c16 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	f023 0201 	bic.w	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	611a      	str	r2, [r3, #16]
  }
}
 8005c16:	bf00      	nop
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	40012c00 	.word	0x40012c00
 8005c28:	40000400 	.word	0x40000400
 8005c2c:	40000800 	.word	0x40000800
 8005c30:	40000c00 	.word	0x40000c00
 8005c34:	40013400 	.word	0x40013400
 8005c38:	40014000 	.word	0x40014000
 8005c3c:	40014400 	.word	0x40014400
 8005c40:	40014800 	.word	0x40014800

08005c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0201 	bic.w	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f023 030a 	bic.w	r3, r3, #10
 8005c80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	621a      	str	r2, [r3, #32]
}
 8005c96:	bf00      	nop
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b087      	sub	sp, #28
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	60f8      	str	r0, [r7, #12]
 8005caa:	60b9      	str	r1, [r7, #8]
 8005cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	f023 0210 	bic.w	r2, r3, #16
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	011b      	lsls	r3, r3, #4
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b085      	sub	sp, #20
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f043 0307 	orr.w	r3, r3, #7
 8005d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	609a      	str	r2, [r3, #8]
}
 8005d2c:	bf00      	nop
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	60f8      	str	r0, [r7, #12]
 8005d40:	60b9      	str	r1, [r7, #8]
 8005d42:	607a      	str	r2, [r7, #4]
 8005d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	021a      	lsls	r2, r3, #8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	609a      	str	r2, [r3, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	371c      	adds	r7, #28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e068      	b.n	8005e62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a2e      	ldr	r2, [pc, #184]	@ (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d004      	beq.n	8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d108      	bne.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005dca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ddc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a1e      	ldr	r2, [pc, #120]	@ (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d01d      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e02:	d018      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a1b      	ldr	r2, [pc, #108]	@ (8005e78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1a      	ldr	r2, [pc, #104]	@ (8005e7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d00e      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a18      	ldr	r2, [pc, #96]	@ (8005e80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d009      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a13      	ldr	r2, [pc, #76]	@ (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d004      	beq.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a14      	ldr	r2, [pc, #80]	@ (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d10c      	bne.n	8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	40012c00 	.word	0x40012c00
 8005e74:	40013400 	.word	0x40013400
 8005e78:	40000400 	.word	0x40000400
 8005e7c:	40000800 	.word	0x40000800
 8005e80:	40000c00 	.word	0x40000c00
 8005e84:	40014000 	.word	0x40014000

08005e88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e042      	b.n	8005f20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d106      	bne.n	8005eb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7fb fdcf 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2224      	movs	r2, #36	@ 0x24
 8005eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 0201 	bic.w	r2, r2, #1
 8005ec8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fc7c 	bl	80067d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 f97d 	bl	80061d8 <UART_SetConfig>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e01b      	b.n	8005f20 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ef6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fcfb 	bl	8006914 <UART_CheckIdleState>
 8005f1e:	4603      	mov	r3, r0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3708      	adds	r7, #8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	@ 0x28
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	603b      	str	r3, [r7, #0]
 8005f34:	4613      	mov	r3, r2
 8005f36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f3e:	2b20      	cmp	r3, #32
 8005f40:	d17b      	bne.n	800603a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d002      	beq.n	8005f4e <HAL_UART_Transmit+0x26>
 8005f48:	88fb      	ldrh	r3, [r7, #6]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e074      	b.n	800603c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2221      	movs	r2, #33	@ 0x21
 8005f5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f62:	f7fc f81f 	bl	8001fa4 <HAL_GetTick>
 8005f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	88fa      	ldrh	r2, [r7, #6]
 8005f6c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	88fa      	ldrh	r2, [r7, #6]
 8005f74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f80:	d108      	bne.n	8005f94 <HAL_UART_Transmit+0x6c>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d104      	bne.n	8005f94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	61bb      	str	r3, [r7, #24]
 8005f92:	e003      	b.n	8005f9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f9c:	e030      	b.n	8006000 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	9300      	str	r3, [sp, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2180      	movs	r1, #128	@ 0x80
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f000 fd5d 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e03d      	b.n	800603c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10b      	bne.n	8005fde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	881a      	ldrh	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fd2:	b292      	uxth	r2, r2
 8005fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	3302      	adds	r3, #2
 8005fda:	61bb      	str	r3, [r7, #24]
 8005fdc:	e007      	b.n	8005fee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	781a      	ldrb	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	3301      	adds	r3, #1
 8005fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006006:	b29b      	uxth	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1c8      	bne.n	8005f9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	2200      	movs	r2, #0
 8006014:	2140      	movs	r1, #64	@ 0x40
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f000 fd26 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e006      	b.n	800603c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2220      	movs	r2, #32
 8006032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006036:	2300      	movs	r3, #0
 8006038:	e000      	b.n	800603c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800603a:	2302      	movs	r3, #2
  }
}
 800603c:	4618      	mov	r0, r3
 800603e:	3720      	adds	r7, #32
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08a      	sub	sp, #40	@ 0x28
 8006048:	af02      	add	r7, sp, #8
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800605a:	2b20      	cmp	r3, #32
 800605c:	f040 80b6 	bne.w	80061cc <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d002      	beq.n	800606c <HAL_UART_Receive+0x28>
 8006066:	88fb      	ldrh	r3, [r7, #6]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e0ae      	b.n	80061ce <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2222      	movs	r2, #34	@ 0x22
 800607c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006086:	f7fb ff8d 	bl	8001fa4 <HAL_GetTick>
 800608a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	88fa      	ldrh	r2, [r7, #6]
 8006090:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	88fa      	ldrh	r2, [r7, #6]
 8006098:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060a4:	d10e      	bne.n	80060c4 <HAL_UART_Receive+0x80>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d105      	bne.n	80060ba <HAL_UART_Receive+0x76>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80060b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060b8:	e02d      	b.n	8006116 <HAL_UART_Receive+0xd2>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	22ff      	movs	r2, #255	@ 0xff
 80060be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060c2:	e028      	b.n	8006116 <HAL_UART_Receive+0xd2>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10d      	bne.n	80060e8 <HAL_UART_Receive+0xa4>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d104      	bne.n	80060de <HAL_UART_Receive+0x9a>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	22ff      	movs	r2, #255	@ 0xff
 80060d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060dc:	e01b      	b.n	8006116 <HAL_UART_Receive+0xd2>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	227f      	movs	r2, #127	@ 0x7f
 80060e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060e6:	e016      	b.n	8006116 <HAL_UART_Receive+0xd2>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060f0:	d10d      	bne.n	800610e <HAL_UART_Receive+0xca>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d104      	bne.n	8006104 <HAL_UART_Receive+0xc0>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	227f      	movs	r2, #127	@ 0x7f
 80060fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006102:	e008      	b.n	8006116 <HAL_UART_Receive+0xd2>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	223f      	movs	r2, #63	@ 0x3f
 8006108:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800610c:	e003      	b.n	8006116 <HAL_UART_Receive+0xd2>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800611c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006126:	d108      	bne.n	800613a <HAL_UART_Receive+0xf6>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006130:	2300      	movs	r3, #0
 8006132:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	61bb      	str	r3, [r7, #24]
 8006138:	e003      	b.n	8006142 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800613e:	2300      	movs	r3, #0
 8006140:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006142:	e037      	b.n	80061b4 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2200      	movs	r2, #0
 800614c:	2120      	movs	r1, #32
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 fc8a 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d005      	beq.n	8006166 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2220      	movs	r2, #32
 800615e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e033      	b.n	80061ce <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10c      	bne.n	8006186 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006172:	b29a      	uxth	r2, r3
 8006174:	8a7b      	ldrh	r3, [r7, #18]
 8006176:	4013      	ands	r3, r2
 8006178:	b29a      	uxth	r2, r3
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	3302      	adds	r3, #2
 8006182:	61bb      	str	r3, [r7, #24]
 8006184:	e00d      	b.n	80061a2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800618c:	b29b      	uxth	r3, r3
 800618e:	b2da      	uxtb	r2, r3
 8006190:	8a7b      	ldrh	r3, [r7, #18]
 8006192:	b2db      	uxtb	r3, r3
 8006194:	4013      	ands	r3, r2
 8006196:	b2da      	uxtb	r2, r3
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	3301      	adds	r3, #1
 80061a0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	3b01      	subs	r3, #1
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1c1      	bne.n	8006144 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80061c8:	2300      	movs	r3, #0
 80061ca:	e000      	b.n	80061ce <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80061cc:	2302      	movs	r3, #2
  }
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3720      	adds	r7, #32
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061dc:	b08c      	sub	sp, #48	@ 0x30
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061e2:	2300      	movs	r3, #0
 80061e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	431a      	orrs	r2, r3
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	431a      	orrs	r2, r3
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	4baa      	ldr	r3, [pc, #680]	@ (80064b0 <UART_SetConfig+0x2d8>)
 8006208:	4013      	ands	r3, r2
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	6812      	ldr	r2, [r2, #0]
 800620e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006210:	430b      	orrs	r3, r1
 8006212:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a9f      	ldr	r2, [pc, #636]	@ (80064b4 <UART_SetConfig+0x2dc>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d004      	beq.n	8006244 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006240:	4313      	orrs	r3, r2
 8006242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800624e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	6812      	ldr	r2, [r2, #0]
 8006256:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006258:	430b      	orrs	r3, r1
 800625a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006262:	f023 010f 	bic.w	r1, r3, #15
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a90      	ldr	r2, [pc, #576]	@ (80064b8 <UART_SetConfig+0x2e0>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d125      	bne.n	80062c8 <UART_SetConfig+0xf0>
 800627c:	4b8f      	ldr	r3, [pc, #572]	@ (80064bc <UART_SetConfig+0x2e4>)
 800627e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	2b03      	cmp	r3, #3
 8006288:	d81a      	bhi.n	80062c0 <UART_SetConfig+0xe8>
 800628a:	a201      	add	r2, pc, #4	@ (adr r2, 8006290 <UART_SetConfig+0xb8>)
 800628c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006290:	080062a1 	.word	0x080062a1
 8006294:	080062b1 	.word	0x080062b1
 8006298:	080062a9 	.word	0x080062a9
 800629c:	080062b9 	.word	0x080062b9
 80062a0:	2301      	movs	r3, #1
 80062a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	e116      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80062a8:	2302      	movs	r3, #2
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ae:	e112      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80062b0:	2304      	movs	r3, #4
 80062b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b6:	e10e      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80062b8:	2308      	movs	r3, #8
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062be:	e10a      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80062c0:	2310      	movs	r3, #16
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c6:	e106      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a7c      	ldr	r2, [pc, #496]	@ (80064c0 <UART_SetConfig+0x2e8>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d138      	bne.n	8006344 <UART_SetConfig+0x16c>
 80062d2:	4b7a      	ldr	r3, [pc, #488]	@ (80064bc <UART_SetConfig+0x2e4>)
 80062d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d8:	f003 030c 	and.w	r3, r3, #12
 80062dc:	2b0c      	cmp	r3, #12
 80062de:	d82d      	bhi.n	800633c <UART_SetConfig+0x164>
 80062e0:	a201      	add	r2, pc, #4	@ (adr r2, 80062e8 <UART_SetConfig+0x110>)
 80062e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e6:	bf00      	nop
 80062e8:	0800631d 	.word	0x0800631d
 80062ec:	0800633d 	.word	0x0800633d
 80062f0:	0800633d 	.word	0x0800633d
 80062f4:	0800633d 	.word	0x0800633d
 80062f8:	0800632d 	.word	0x0800632d
 80062fc:	0800633d 	.word	0x0800633d
 8006300:	0800633d 	.word	0x0800633d
 8006304:	0800633d 	.word	0x0800633d
 8006308:	08006325 	.word	0x08006325
 800630c:	0800633d 	.word	0x0800633d
 8006310:	0800633d 	.word	0x0800633d
 8006314:	0800633d 	.word	0x0800633d
 8006318:	08006335 	.word	0x08006335
 800631c:	2300      	movs	r3, #0
 800631e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006322:	e0d8      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006324:	2302      	movs	r3, #2
 8006326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632a:	e0d4      	b.n	80064d6 <UART_SetConfig+0x2fe>
 800632c:	2304      	movs	r3, #4
 800632e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006332:	e0d0      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006334:	2308      	movs	r3, #8
 8006336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800633a:	e0cc      	b.n	80064d6 <UART_SetConfig+0x2fe>
 800633c:	2310      	movs	r3, #16
 800633e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006342:	e0c8      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a5e      	ldr	r2, [pc, #376]	@ (80064c4 <UART_SetConfig+0x2ec>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d125      	bne.n	800639a <UART_SetConfig+0x1c2>
 800634e:	4b5b      	ldr	r3, [pc, #364]	@ (80064bc <UART_SetConfig+0x2e4>)
 8006350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006354:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006358:	2b30      	cmp	r3, #48	@ 0x30
 800635a:	d016      	beq.n	800638a <UART_SetConfig+0x1b2>
 800635c:	2b30      	cmp	r3, #48	@ 0x30
 800635e:	d818      	bhi.n	8006392 <UART_SetConfig+0x1ba>
 8006360:	2b20      	cmp	r3, #32
 8006362:	d00a      	beq.n	800637a <UART_SetConfig+0x1a2>
 8006364:	2b20      	cmp	r3, #32
 8006366:	d814      	bhi.n	8006392 <UART_SetConfig+0x1ba>
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <UART_SetConfig+0x19a>
 800636c:	2b10      	cmp	r3, #16
 800636e:	d008      	beq.n	8006382 <UART_SetConfig+0x1aa>
 8006370:	e00f      	b.n	8006392 <UART_SetConfig+0x1ba>
 8006372:	2300      	movs	r3, #0
 8006374:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006378:	e0ad      	b.n	80064d6 <UART_SetConfig+0x2fe>
 800637a:	2302      	movs	r3, #2
 800637c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006380:	e0a9      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006382:	2304      	movs	r3, #4
 8006384:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006388:	e0a5      	b.n	80064d6 <UART_SetConfig+0x2fe>
 800638a:	2308      	movs	r3, #8
 800638c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006390:	e0a1      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006392:	2310      	movs	r3, #16
 8006394:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006398:	e09d      	b.n	80064d6 <UART_SetConfig+0x2fe>
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a4a      	ldr	r2, [pc, #296]	@ (80064c8 <UART_SetConfig+0x2f0>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d125      	bne.n	80063f0 <UART_SetConfig+0x218>
 80063a4:	4b45      	ldr	r3, [pc, #276]	@ (80064bc <UART_SetConfig+0x2e4>)
 80063a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80063ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80063b0:	d016      	beq.n	80063e0 <UART_SetConfig+0x208>
 80063b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80063b4:	d818      	bhi.n	80063e8 <UART_SetConfig+0x210>
 80063b6:	2b80      	cmp	r3, #128	@ 0x80
 80063b8:	d00a      	beq.n	80063d0 <UART_SetConfig+0x1f8>
 80063ba:	2b80      	cmp	r3, #128	@ 0x80
 80063bc:	d814      	bhi.n	80063e8 <UART_SetConfig+0x210>
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d002      	beq.n	80063c8 <UART_SetConfig+0x1f0>
 80063c2:	2b40      	cmp	r3, #64	@ 0x40
 80063c4:	d008      	beq.n	80063d8 <UART_SetConfig+0x200>
 80063c6:	e00f      	b.n	80063e8 <UART_SetConfig+0x210>
 80063c8:	2300      	movs	r3, #0
 80063ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ce:	e082      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80063d0:	2302      	movs	r3, #2
 80063d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063d6:	e07e      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80063d8:	2304      	movs	r3, #4
 80063da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063de:	e07a      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80063e0:	2308      	movs	r3, #8
 80063e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063e6:	e076      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80063e8:	2310      	movs	r3, #16
 80063ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ee:	e072      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a35      	ldr	r2, [pc, #212]	@ (80064cc <UART_SetConfig+0x2f4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d12a      	bne.n	8006450 <UART_SetConfig+0x278>
 80063fa:	4b30      	ldr	r3, [pc, #192]	@ (80064bc <UART_SetConfig+0x2e4>)
 80063fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006400:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006404:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006408:	d01a      	beq.n	8006440 <UART_SetConfig+0x268>
 800640a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800640e:	d81b      	bhi.n	8006448 <UART_SetConfig+0x270>
 8006410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006414:	d00c      	beq.n	8006430 <UART_SetConfig+0x258>
 8006416:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800641a:	d815      	bhi.n	8006448 <UART_SetConfig+0x270>
 800641c:	2b00      	cmp	r3, #0
 800641e:	d003      	beq.n	8006428 <UART_SetConfig+0x250>
 8006420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006424:	d008      	beq.n	8006438 <UART_SetConfig+0x260>
 8006426:	e00f      	b.n	8006448 <UART_SetConfig+0x270>
 8006428:	2300      	movs	r3, #0
 800642a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800642e:	e052      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006430:	2302      	movs	r3, #2
 8006432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006436:	e04e      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006438:	2304      	movs	r3, #4
 800643a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643e:	e04a      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006440:	2308      	movs	r3, #8
 8006442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006446:	e046      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006448:	2310      	movs	r3, #16
 800644a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800644e:	e042      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a17      	ldr	r2, [pc, #92]	@ (80064b4 <UART_SetConfig+0x2dc>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d13a      	bne.n	80064d0 <UART_SetConfig+0x2f8>
 800645a:	4b18      	ldr	r3, [pc, #96]	@ (80064bc <UART_SetConfig+0x2e4>)
 800645c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006460:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006464:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006468:	d01a      	beq.n	80064a0 <UART_SetConfig+0x2c8>
 800646a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800646e:	d81b      	bhi.n	80064a8 <UART_SetConfig+0x2d0>
 8006470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006474:	d00c      	beq.n	8006490 <UART_SetConfig+0x2b8>
 8006476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800647a:	d815      	bhi.n	80064a8 <UART_SetConfig+0x2d0>
 800647c:	2b00      	cmp	r3, #0
 800647e:	d003      	beq.n	8006488 <UART_SetConfig+0x2b0>
 8006480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006484:	d008      	beq.n	8006498 <UART_SetConfig+0x2c0>
 8006486:	e00f      	b.n	80064a8 <UART_SetConfig+0x2d0>
 8006488:	2300      	movs	r3, #0
 800648a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800648e:	e022      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006490:	2302      	movs	r3, #2
 8006492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006496:	e01e      	b.n	80064d6 <UART_SetConfig+0x2fe>
 8006498:	2304      	movs	r3, #4
 800649a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649e:	e01a      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80064a0:	2308      	movs	r3, #8
 80064a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064a6:	e016      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80064a8:	2310      	movs	r3, #16
 80064aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ae:	e012      	b.n	80064d6 <UART_SetConfig+0x2fe>
 80064b0:	cfff69f3 	.word	0xcfff69f3
 80064b4:	40008000 	.word	0x40008000
 80064b8:	40013800 	.word	0x40013800
 80064bc:	40021000 	.word	0x40021000
 80064c0:	40004400 	.word	0x40004400
 80064c4:	40004800 	.word	0x40004800
 80064c8:	40004c00 	.word	0x40004c00
 80064cc:	40005000 	.word	0x40005000
 80064d0:	2310      	movs	r3, #16
 80064d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4aae      	ldr	r2, [pc, #696]	@ (8006794 <UART_SetConfig+0x5bc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	f040 8097 	bne.w	8006610 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064e6:	2b08      	cmp	r3, #8
 80064e8:	d823      	bhi.n	8006532 <UART_SetConfig+0x35a>
 80064ea:	a201      	add	r2, pc, #4	@ (adr r2, 80064f0 <UART_SetConfig+0x318>)
 80064ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f0:	08006515 	.word	0x08006515
 80064f4:	08006533 	.word	0x08006533
 80064f8:	0800651d 	.word	0x0800651d
 80064fc:	08006533 	.word	0x08006533
 8006500:	08006523 	.word	0x08006523
 8006504:	08006533 	.word	0x08006533
 8006508:	08006533 	.word	0x08006533
 800650c:	08006533 	.word	0x08006533
 8006510:	0800652b 	.word	0x0800652b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006514:	f7fe fb62 	bl	8004bdc <HAL_RCC_GetPCLK1Freq>
 8006518:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800651a:	e010      	b.n	800653e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800651c:	4b9e      	ldr	r3, [pc, #632]	@ (8006798 <UART_SetConfig+0x5c0>)
 800651e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006520:	e00d      	b.n	800653e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006522:	f7fe fac3 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006526:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006528:	e009      	b.n	800653e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800652a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800652e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006530:	e005      	b.n	800653e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800653c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	2b00      	cmp	r3, #0
 8006542:	f000 8130 	beq.w	80067a6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654a:	4a94      	ldr	r2, [pc, #592]	@ (800679c <UART_SetConfig+0x5c4>)
 800654c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006550:	461a      	mov	r2, r3
 8006552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006554:	fbb3 f3f2 	udiv	r3, r3, r2
 8006558:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	4613      	mov	r3, r2
 8006560:	005b      	lsls	r3, r3, #1
 8006562:	4413      	add	r3, r2
 8006564:	69ba      	ldr	r2, [r7, #24]
 8006566:	429a      	cmp	r2, r3
 8006568:	d305      	bcc.n	8006576 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006570:	69ba      	ldr	r2, [r7, #24]
 8006572:	429a      	cmp	r2, r3
 8006574:	d903      	bls.n	800657e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800657c:	e113      	b.n	80067a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800657e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006580:	2200      	movs	r2, #0
 8006582:	60bb      	str	r3, [r7, #8]
 8006584:	60fa      	str	r2, [r7, #12]
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658a:	4a84      	ldr	r2, [pc, #528]	@ (800679c <UART_SetConfig+0x5c4>)
 800658c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006590:	b29b      	uxth	r3, r3
 8006592:	2200      	movs	r2, #0
 8006594:	603b      	str	r3, [r7, #0]
 8006596:	607a      	str	r2, [r7, #4]
 8006598:	e9d7 2300 	ldrd	r2, r3, [r7]
 800659c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80065a0:	f7fa fb1a 	bl	8000bd8 <__aeabi_uldivmod>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	4610      	mov	r0, r2
 80065aa:	4619      	mov	r1, r3
 80065ac:	f04f 0200 	mov.w	r2, #0
 80065b0:	f04f 0300 	mov.w	r3, #0
 80065b4:	020b      	lsls	r3, r1, #8
 80065b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065ba:	0202      	lsls	r2, r0, #8
 80065bc:	6979      	ldr	r1, [r7, #20]
 80065be:	6849      	ldr	r1, [r1, #4]
 80065c0:	0849      	lsrs	r1, r1, #1
 80065c2:	2000      	movs	r0, #0
 80065c4:	460c      	mov	r4, r1
 80065c6:	4605      	mov	r5, r0
 80065c8:	eb12 0804 	adds.w	r8, r2, r4
 80065cc:	eb43 0905 	adc.w	r9, r3, r5
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	469a      	mov	sl, r3
 80065d8:	4693      	mov	fp, r2
 80065da:	4652      	mov	r2, sl
 80065dc:	465b      	mov	r3, fp
 80065de:	4640      	mov	r0, r8
 80065e0:	4649      	mov	r1, r9
 80065e2:	f7fa faf9 	bl	8000bd8 <__aeabi_uldivmod>
 80065e6:	4602      	mov	r2, r0
 80065e8:	460b      	mov	r3, r1
 80065ea:	4613      	mov	r3, r2
 80065ec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065f4:	d308      	bcc.n	8006608 <UART_SetConfig+0x430>
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065fc:	d204      	bcs.n	8006608 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	6a3a      	ldr	r2, [r7, #32]
 8006604:	60da      	str	r2, [r3, #12]
 8006606:	e0ce      	b.n	80067a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800660e:	e0ca      	b.n	80067a6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006618:	d166      	bne.n	80066e8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800661a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800661e:	2b08      	cmp	r3, #8
 8006620:	d827      	bhi.n	8006672 <UART_SetConfig+0x49a>
 8006622:	a201      	add	r2, pc, #4	@ (adr r2, 8006628 <UART_SetConfig+0x450>)
 8006624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006628:	0800664d 	.word	0x0800664d
 800662c:	08006655 	.word	0x08006655
 8006630:	0800665d 	.word	0x0800665d
 8006634:	08006673 	.word	0x08006673
 8006638:	08006663 	.word	0x08006663
 800663c:	08006673 	.word	0x08006673
 8006640:	08006673 	.word	0x08006673
 8006644:	08006673 	.word	0x08006673
 8006648:	0800666b 	.word	0x0800666b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800664c:	f7fe fac6 	bl	8004bdc <HAL_RCC_GetPCLK1Freq>
 8006650:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006652:	e014      	b.n	800667e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006654:	f7fe fad8 	bl	8004c08 <HAL_RCC_GetPCLK2Freq>
 8006658:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800665a:	e010      	b.n	800667e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800665c:	4b4e      	ldr	r3, [pc, #312]	@ (8006798 <UART_SetConfig+0x5c0>)
 800665e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006660:	e00d      	b.n	800667e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006662:	f7fe fa23 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006666:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006668:	e009      	b.n	800667e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800666a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006670:	e005      	b.n	800667e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006672:	2300      	movs	r3, #0
 8006674:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800667c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800667e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 8090 	beq.w	80067a6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668a:	4a44      	ldr	r2, [pc, #272]	@ (800679c <UART_SetConfig+0x5c4>)
 800668c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006690:	461a      	mov	r2, r3
 8006692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006694:	fbb3 f3f2 	udiv	r3, r3, r2
 8006698:	005a      	lsls	r2, r3, #1
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	085b      	lsrs	r3, r3, #1
 80066a0:	441a      	add	r2, r3
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066aa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ac:	6a3b      	ldr	r3, [r7, #32]
 80066ae:	2b0f      	cmp	r3, #15
 80066b0:	d916      	bls.n	80066e0 <UART_SetConfig+0x508>
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b8:	d212      	bcs.n	80066e0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	b29b      	uxth	r3, r3
 80066be:	f023 030f 	bic.w	r3, r3, #15
 80066c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066c4:	6a3b      	ldr	r3, [r7, #32]
 80066c6:	085b      	lsrs	r3, r3, #1
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	8bfb      	ldrh	r3, [r7, #30]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	8bfa      	ldrh	r2, [r7, #30]
 80066dc:	60da      	str	r2, [r3, #12]
 80066de:	e062      	b.n	80067a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066e6:	e05e      	b.n	80067a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d828      	bhi.n	8006742 <UART_SetConfig+0x56a>
 80066f0:	a201      	add	r2, pc, #4	@ (adr r2, 80066f8 <UART_SetConfig+0x520>)
 80066f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f6:	bf00      	nop
 80066f8:	0800671d 	.word	0x0800671d
 80066fc:	08006725 	.word	0x08006725
 8006700:	0800672d 	.word	0x0800672d
 8006704:	08006743 	.word	0x08006743
 8006708:	08006733 	.word	0x08006733
 800670c:	08006743 	.word	0x08006743
 8006710:	08006743 	.word	0x08006743
 8006714:	08006743 	.word	0x08006743
 8006718:	0800673b 	.word	0x0800673b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800671c:	f7fe fa5e 	bl	8004bdc <HAL_RCC_GetPCLK1Freq>
 8006720:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006722:	e014      	b.n	800674e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006724:	f7fe fa70 	bl	8004c08 <HAL_RCC_GetPCLK2Freq>
 8006728:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800672a:	e010      	b.n	800674e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800672c:	4b1a      	ldr	r3, [pc, #104]	@ (8006798 <UART_SetConfig+0x5c0>)
 800672e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006730:	e00d      	b.n	800674e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006732:	f7fe f9bb 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006736:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006738:	e009      	b.n	800674e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800673a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006740:	e005      	b.n	800674e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006742:	2300      	movs	r3, #0
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800674c:	bf00      	nop
    }

    if (pclk != 0U)
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	2b00      	cmp	r3, #0
 8006752:	d028      	beq.n	80067a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	4a10      	ldr	r2, [pc, #64]	@ (800679c <UART_SetConfig+0x5c4>)
 800675a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800675e:	461a      	mov	r2, r3
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	fbb3 f2f2 	udiv	r2, r3, r2
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	085b      	lsrs	r3, r3, #1
 800676c:	441a      	add	r2, r3
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	fbb2 f3f3 	udiv	r3, r2, r3
 8006776:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	2b0f      	cmp	r3, #15
 800677c:	d910      	bls.n	80067a0 <UART_SetConfig+0x5c8>
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006784:	d20c      	bcs.n	80067a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006786:	6a3b      	ldr	r3, [r7, #32]
 8006788:	b29a      	uxth	r2, r3
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	60da      	str	r2, [r3, #12]
 8006790:	e009      	b.n	80067a6 <UART_SetConfig+0x5ce>
 8006792:	bf00      	nop
 8006794:	40008000 	.word	0x40008000
 8006798:	00f42400 	.word	0x00f42400
 800679c:	08009778 	.word	0x08009778
      }
      else
      {
        ret = HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2200      	movs	r2, #0
 80067ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2200      	movs	r2, #0
 80067c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80067c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3730      	adds	r7, #48	@ 0x30
 80067ca:	46bd      	mov	sp, r7
 80067cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080067d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00a      	beq.n	80067fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00a      	beq.n	800681c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	430a      	orrs	r2, r1
 800681a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00a      	beq.n	800683e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006842:	f003 0304 	and.w	r3, r3, #4
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	430a      	orrs	r2, r1
 800685e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00a      	beq.n	8006882 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	430a      	orrs	r2, r1
 8006880:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006886:	f003 0320 	and.w	r3, r3, #32
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00a      	beq.n	80068a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	430a      	orrs	r2, r1
 80068a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01a      	beq.n	80068e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	430a      	orrs	r2, r1
 80068c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068ce:	d10a      	bne.n	80068e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	605a      	str	r2, [r3, #4]
  }
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b098      	sub	sp, #96	@ 0x60
 8006918:	af02      	add	r7, sp, #8
 800691a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006924:	f7fb fb3e 	bl	8001fa4 <HAL_GetTick>
 8006928:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0308 	and.w	r3, r3, #8
 8006934:	2b08      	cmp	r3, #8
 8006936:	d12f      	bne.n	8006998 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006938:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006940:	2200      	movs	r2, #0
 8006942:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f88e 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d022      	beq.n	8006998 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006966:	653b      	str	r3, [r7, #80]	@ 0x50
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006970:	647b      	str	r3, [r7, #68]	@ 0x44
 8006972:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006976:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800697e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e6      	bne.n	8006952 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2220      	movs	r2, #32
 8006988:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e063      	b.n	8006a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0304 	and.w	r3, r3, #4
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d149      	bne.n	8006a3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069ae:	2200      	movs	r2, #0
 80069b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 f857 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d03c      	beq.n	8006a3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	623b      	str	r3, [r7, #32]
   return(result);
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	461a      	mov	r2, r3
 80069dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069de:	633b      	str	r3, [r7, #48]	@ 0x30
 80069e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1e6      	bne.n	80069c0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3308      	adds	r3, #8
 80069f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	e853 3f00 	ldrex	r3, [r3]
 8006a00:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f023 0301 	bic.w	r3, r3, #1
 8006a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3308      	adds	r3, #8
 8006a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a12:	61fa      	str	r2, [r7, #28]
 8006a14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a16:	69b9      	ldr	r1, [r7, #24]
 8006a18:	69fa      	ldr	r2, [r7, #28]
 8006a1a:	e841 2300 	strex	r3, r2, [r1]
 8006a1e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1e5      	bne.n	80069f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e012      	b.n	8006a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2220      	movs	r2, #32
 8006a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3758      	adds	r7, #88	@ 0x58
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	603b      	str	r3, [r7, #0]
 8006a74:	4613      	mov	r3, r2
 8006a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a78:	e04f      	b.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a80:	d04b      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a82:	f7fb fa8f 	bl	8001fa4 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d302      	bcc.n	8006a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e04e      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0304 	and.w	r3, r3, #4
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d037      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b80      	cmp	r3, #128	@ 0x80
 8006aae:	d034      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	2b40      	cmp	r3, #64	@ 0x40
 8006ab4:	d031      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	f003 0308 	and.w	r3, r3, #8
 8006ac0:	2b08      	cmp	r3, #8
 8006ac2:	d110      	bne.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2208      	movs	r2, #8
 8006aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f000 f838 	bl	8006b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e029      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006af4:	d111      	bne.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 f81e 	bl	8006b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b16:	2303      	movs	r3, #3
 8006b18:	e00f      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	4013      	ands	r3, r2
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	bf0c      	ite	eq
 8006b2a:	2301      	moveq	r3, #1
 8006b2c:	2300      	movne	r3, #0
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	461a      	mov	r2, r3
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d0a0      	beq.n	8006a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3710      	adds	r7, #16
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b095      	sub	sp, #84	@ 0x54
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e6      	bne.n	8006b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3308      	adds	r3, #8
 8006b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b92:	f023 0301 	bic.w	r3, r3, #1
 8006b96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ba0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ba8:	e841 2300 	strex	r3, r2, [r1]
 8006bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1e3      	bne.n	8006b7c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d118      	bne.n	8006bee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	e853 3f00 	ldrex	r3, [r3]
 8006bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	f023 0310 	bic.w	r3, r3, #16
 8006bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bda:	61bb      	str	r3, [r7, #24]
 8006bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bde:	6979      	ldr	r1, [r7, #20]
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	e841 2300 	strex	r3, r2, [r1]
 8006be6:	613b      	str	r3, [r7, #16]
   return(result);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1e6      	bne.n	8006bbc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2220      	movs	r2, #32
 8006bf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006c02:	bf00      	nop
 8006c04:	3754      	adds	r7, #84	@ 0x54
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b085      	sub	sp, #20
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d101      	bne.n	8006c24 <HAL_UARTEx_DisableFifoMode+0x16>
 8006c20:	2302      	movs	r3, #2
 8006c22:	e027      	b.n	8006c74 <HAL_UARTEx_DisableFifoMode+0x66>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2224      	movs	r2, #36	@ 0x24
 8006c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f022 0201 	bic.w	r2, r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006c52:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d101      	bne.n	8006c98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c94:	2302      	movs	r3, #2
 8006c96:	e02d      	b.n	8006cf4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2224      	movs	r2, #36	@ 0x24
 8006ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f022 0201 	bic.w	r2, r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 f84f 	bl	8006d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d101      	bne.n	8006d14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006d10:	2302      	movs	r3, #2
 8006d12:	e02d      	b.n	8006d70 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2224      	movs	r2, #36	@ 0x24
 8006d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 0201 	bic.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f811 	bl	8006d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d108      	bne.n	8006d9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d98:	e031      	b.n	8006dfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d9a:	2308      	movs	r3, #8
 8006d9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d9e:	2308      	movs	r3, #8
 8006da0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	0e5b      	lsrs	r3, r3, #25
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	f003 0307 	and.w	r3, r3, #7
 8006db0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	0f5b      	lsrs	r3, r3, #29
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	f003 0307 	and.w	r3, r3, #7
 8006dc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dc2:	7bbb      	ldrb	r3, [r7, #14]
 8006dc4:	7b3a      	ldrb	r2, [r7, #12]
 8006dc6:	4911      	ldr	r1, [pc, #68]	@ (8006e0c <UARTEx_SetNbDataToProcess+0x94>)
 8006dc8:	5c8a      	ldrb	r2, [r1, r2]
 8006dca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006dce:	7b3a      	ldrb	r2, [r7, #12]
 8006dd0:	490f      	ldr	r1, [pc, #60]	@ (8006e10 <UARTEx_SetNbDataToProcess+0x98>)
 8006dd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
 8006de2:	7b7a      	ldrb	r2, [r7, #13]
 8006de4:	4909      	ldr	r1, [pc, #36]	@ (8006e0c <UARTEx_SetNbDataToProcess+0x94>)
 8006de6:	5c8a      	ldrb	r2, [r1, r2]
 8006de8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006dec:	7b7a      	ldrb	r2, [r7, #13]
 8006dee:	4908      	ldr	r1, [pc, #32]	@ (8006e10 <UARTEx_SetNbDataToProcess+0x98>)
 8006df0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006df2:	fb93 f3f2 	sdiv	r3, r3, r2
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006dfe:	bf00      	nop
 8006e00:	3714      	adds	r7, #20
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	08009790 	.word	0x08009790
 8006e10:	08009798 	.word	0x08009798

08006e14 <__cvt>:
 8006e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e18:	ec57 6b10 	vmov	r6, r7, d0
 8006e1c:	2f00      	cmp	r7, #0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	4619      	mov	r1, r3
 8006e22:	463b      	mov	r3, r7
 8006e24:	bfbb      	ittet	lt
 8006e26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e2a:	461f      	movlt	r7, r3
 8006e2c:	2300      	movge	r3, #0
 8006e2e:	232d      	movlt	r3, #45	@ 0x2d
 8006e30:	700b      	strb	r3, [r1, #0]
 8006e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e38:	4691      	mov	r9, r2
 8006e3a:	f023 0820 	bic.w	r8, r3, #32
 8006e3e:	bfbc      	itt	lt
 8006e40:	4632      	movlt	r2, r6
 8006e42:	4616      	movlt	r6, r2
 8006e44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e48:	d005      	beq.n	8006e56 <__cvt+0x42>
 8006e4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e4e:	d100      	bne.n	8006e52 <__cvt+0x3e>
 8006e50:	3401      	adds	r4, #1
 8006e52:	2102      	movs	r1, #2
 8006e54:	e000      	b.n	8006e58 <__cvt+0x44>
 8006e56:	2103      	movs	r1, #3
 8006e58:	ab03      	add	r3, sp, #12
 8006e5a:	9301      	str	r3, [sp, #4]
 8006e5c:	ab02      	add	r3, sp, #8
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	ec47 6b10 	vmov	d0, r6, r7
 8006e64:	4653      	mov	r3, sl
 8006e66:	4622      	mov	r2, r4
 8006e68:	f000 fe3a 	bl	8007ae0 <_dtoa_r>
 8006e6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e70:	4605      	mov	r5, r0
 8006e72:	d119      	bne.n	8006ea8 <__cvt+0x94>
 8006e74:	f019 0f01 	tst.w	r9, #1
 8006e78:	d00e      	beq.n	8006e98 <__cvt+0x84>
 8006e7a:	eb00 0904 	add.w	r9, r0, r4
 8006e7e:	2200      	movs	r2, #0
 8006e80:	2300      	movs	r3, #0
 8006e82:	4630      	mov	r0, r6
 8006e84:	4639      	mov	r1, r7
 8006e86:	f7f9 fe37 	bl	8000af8 <__aeabi_dcmpeq>
 8006e8a:	b108      	cbz	r0, 8006e90 <__cvt+0x7c>
 8006e8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e90:	2230      	movs	r2, #48	@ 0x30
 8006e92:	9b03      	ldr	r3, [sp, #12]
 8006e94:	454b      	cmp	r3, r9
 8006e96:	d31e      	bcc.n	8006ed6 <__cvt+0xc2>
 8006e98:	9b03      	ldr	r3, [sp, #12]
 8006e9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e9c:	1b5b      	subs	r3, r3, r5
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	6013      	str	r3, [r2, #0]
 8006ea2:	b004      	add	sp, #16
 8006ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006eac:	eb00 0904 	add.w	r9, r0, r4
 8006eb0:	d1e5      	bne.n	8006e7e <__cvt+0x6a>
 8006eb2:	7803      	ldrb	r3, [r0, #0]
 8006eb4:	2b30      	cmp	r3, #48	@ 0x30
 8006eb6:	d10a      	bne.n	8006ece <__cvt+0xba>
 8006eb8:	2200      	movs	r2, #0
 8006eba:	2300      	movs	r3, #0
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	4639      	mov	r1, r7
 8006ec0:	f7f9 fe1a 	bl	8000af8 <__aeabi_dcmpeq>
 8006ec4:	b918      	cbnz	r0, 8006ece <__cvt+0xba>
 8006ec6:	f1c4 0401 	rsb	r4, r4, #1
 8006eca:	f8ca 4000 	str.w	r4, [sl]
 8006ece:	f8da 3000 	ldr.w	r3, [sl]
 8006ed2:	4499      	add	r9, r3
 8006ed4:	e7d3      	b.n	8006e7e <__cvt+0x6a>
 8006ed6:	1c59      	adds	r1, r3, #1
 8006ed8:	9103      	str	r1, [sp, #12]
 8006eda:	701a      	strb	r2, [r3, #0]
 8006edc:	e7d9      	b.n	8006e92 <__cvt+0x7e>

08006ede <__exponent>:
 8006ede:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ee0:	2900      	cmp	r1, #0
 8006ee2:	bfba      	itte	lt
 8006ee4:	4249      	neglt	r1, r1
 8006ee6:	232d      	movlt	r3, #45	@ 0x2d
 8006ee8:	232b      	movge	r3, #43	@ 0x2b
 8006eea:	2909      	cmp	r1, #9
 8006eec:	7002      	strb	r2, [r0, #0]
 8006eee:	7043      	strb	r3, [r0, #1]
 8006ef0:	dd29      	ble.n	8006f46 <__exponent+0x68>
 8006ef2:	f10d 0307 	add.w	r3, sp, #7
 8006ef6:	461d      	mov	r5, r3
 8006ef8:	270a      	movs	r7, #10
 8006efa:	461a      	mov	r2, r3
 8006efc:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f00:	fb07 1416 	mls	r4, r7, r6, r1
 8006f04:	3430      	adds	r4, #48	@ 0x30
 8006f06:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	2c63      	cmp	r4, #99	@ 0x63
 8006f0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f12:	4631      	mov	r1, r6
 8006f14:	dcf1      	bgt.n	8006efa <__exponent+0x1c>
 8006f16:	3130      	adds	r1, #48	@ 0x30
 8006f18:	1e94      	subs	r4, r2, #2
 8006f1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f1e:	1c41      	adds	r1, r0, #1
 8006f20:	4623      	mov	r3, r4
 8006f22:	42ab      	cmp	r3, r5
 8006f24:	d30a      	bcc.n	8006f3c <__exponent+0x5e>
 8006f26:	f10d 0309 	add.w	r3, sp, #9
 8006f2a:	1a9b      	subs	r3, r3, r2
 8006f2c:	42ac      	cmp	r4, r5
 8006f2e:	bf88      	it	hi
 8006f30:	2300      	movhi	r3, #0
 8006f32:	3302      	adds	r3, #2
 8006f34:	4403      	add	r3, r0
 8006f36:	1a18      	subs	r0, r3, r0
 8006f38:	b003      	add	sp, #12
 8006f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f40:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f44:	e7ed      	b.n	8006f22 <__exponent+0x44>
 8006f46:	2330      	movs	r3, #48	@ 0x30
 8006f48:	3130      	adds	r1, #48	@ 0x30
 8006f4a:	7083      	strb	r3, [r0, #2]
 8006f4c:	70c1      	strb	r1, [r0, #3]
 8006f4e:	1d03      	adds	r3, r0, #4
 8006f50:	e7f1      	b.n	8006f36 <__exponent+0x58>
	...

08006f54 <_printf_float>:
 8006f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f58:	b08d      	sub	sp, #52	@ 0x34
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f60:	4616      	mov	r6, r2
 8006f62:	461f      	mov	r7, r3
 8006f64:	4605      	mov	r5, r0
 8006f66:	f000 fcb9 	bl	80078dc <_localeconv_r>
 8006f6a:	6803      	ldr	r3, [r0, #0]
 8006f6c:	9304      	str	r3, [sp, #16]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7f9 f996 	bl	80002a0 <strlen>
 8006f74:	2300      	movs	r3, #0
 8006f76:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f78:	f8d8 3000 	ldr.w	r3, [r8]
 8006f7c:	9005      	str	r0, [sp, #20]
 8006f7e:	3307      	adds	r3, #7
 8006f80:	f023 0307 	bic.w	r3, r3, #7
 8006f84:	f103 0208 	add.w	r2, r3, #8
 8006f88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f8c:	f8d4 b000 	ldr.w	fp, [r4]
 8006f90:	f8c8 2000 	str.w	r2, [r8]
 8006f94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f9c:	9307      	str	r3, [sp, #28]
 8006f9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fa2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006faa:	4b9c      	ldr	r3, [pc, #624]	@ (800721c <_printf_float+0x2c8>)
 8006fac:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb0:	f7f9 fdd4 	bl	8000b5c <__aeabi_dcmpun>
 8006fb4:	bb70      	cbnz	r0, 8007014 <_printf_float+0xc0>
 8006fb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fba:	4b98      	ldr	r3, [pc, #608]	@ (800721c <_printf_float+0x2c8>)
 8006fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc0:	f7f9 fdae 	bl	8000b20 <__aeabi_dcmple>
 8006fc4:	bb30      	cbnz	r0, 8007014 <_printf_float+0xc0>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	2300      	movs	r3, #0
 8006fca:	4640      	mov	r0, r8
 8006fcc:	4649      	mov	r1, r9
 8006fce:	f7f9 fd9d 	bl	8000b0c <__aeabi_dcmplt>
 8006fd2:	b110      	cbz	r0, 8006fda <_printf_float+0x86>
 8006fd4:	232d      	movs	r3, #45	@ 0x2d
 8006fd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fda:	4a91      	ldr	r2, [pc, #580]	@ (8007220 <_printf_float+0x2cc>)
 8006fdc:	4b91      	ldr	r3, [pc, #580]	@ (8007224 <_printf_float+0x2d0>)
 8006fde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fe2:	bf8c      	ite	hi
 8006fe4:	4690      	movhi	r8, r2
 8006fe6:	4698      	movls	r8, r3
 8006fe8:	2303      	movs	r3, #3
 8006fea:	6123      	str	r3, [r4, #16]
 8006fec:	f02b 0304 	bic.w	r3, fp, #4
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	f04f 0900 	mov.w	r9, #0
 8006ff6:	9700      	str	r7, [sp, #0]
 8006ff8:	4633      	mov	r3, r6
 8006ffa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 f9d2 	bl	80073a8 <_printf_common>
 8007004:	3001      	adds	r0, #1
 8007006:	f040 808d 	bne.w	8007124 <_printf_float+0x1d0>
 800700a:	f04f 30ff 	mov.w	r0, #4294967295
 800700e:	b00d      	add	sp, #52	@ 0x34
 8007010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007014:	4642      	mov	r2, r8
 8007016:	464b      	mov	r3, r9
 8007018:	4640      	mov	r0, r8
 800701a:	4649      	mov	r1, r9
 800701c:	f7f9 fd9e 	bl	8000b5c <__aeabi_dcmpun>
 8007020:	b140      	cbz	r0, 8007034 <_printf_float+0xe0>
 8007022:	464b      	mov	r3, r9
 8007024:	2b00      	cmp	r3, #0
 8007026:	bfbc      	itt	lt
 8007028:	232d      	movlt	r3, #45	@ 0x2d
 800702a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800702e:	4a7e      	ldr	r2, [pc, #504]	@ (8007228 <_printf_float+0x2d4>)
 8007030:	4b7e      	ldr	r3, [pc, #504]	@ (800722c <_printf_float+0x2d8>)
 8007032:	e7d4      	b.n	8006fde <_printf_float+0x8a>
 8007034:	6863      	ldr	r3, [r4, #4]
 8007036:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800703a:	9206      	str	r2, [sp, #24]
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	d13b      	bne.n	80070b8 <_printf_float+0x164>
 8007040:	2306      	movs	r3, #6
 8007042:	6063      	str	r3, [r4, #4]
 8007044:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007048:	2300      	movs	r3, #0
 800704a:	6022      	str	r2, [r4, #0]
 800704c:	9303      	str	r3, [sp, #12]
 800704e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007050:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007054:	ab09      	add	r3, sp, #36	@ 0x24
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	6861      	ldr	r1, [r4, #4]
 800705a:	ec49 8b10 	vmov	d0, r8, r9
 800705e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007062:	4628      	mov	r0, r5
 8007064:	f7ff fed6 	bl	8006e14 <__cvt>
 8007068:	9b06      	ldr	r3, [sp, #24]
 800706a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800706c:	2b47      	cmp	r3, #71	@ 0x47
 800706e:	4680      	mov	r8, r0
 8007070:	d129      	bne.n	80070c6 <_printf_float+0x172>
 8007072:	1cc8      	adds	r0, r1, #3
 8007074:	db02      	blt.n	800707c <_printf_float+0x128>
 8007076:	6863      	ldr	r3, [r4, #4]
 8007078:	4299      	cmp	r1, r3
 800707a:	dd41      	ble.n	8007100 <_printf_float+0x1ac>
 800707c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007080:	fa5f fa8a 	uxtb.w	sl, sl
 8007084:	3901      	subs	r1, #1
 8007086:	4652      	mov	r2, sl
 8007088:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800708c:	9109      	str	r1, [sp, #36]	@ 0x24
 800708e:	f7ff ff26 	bl	8006ede <__exponent>
 8007092:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007094:	1813      	adds	r3, r2, r0
 8007096:	2a01      	cmp	r2, #1
 8007098:	4681      	mov	r9, r0
 800709a:	6123      	str	r3, [r4, #16]
 800709c:	dc02      	bgt.n	80070a4 <_printf_float+0x150>
 800709e:	6822      	ldr	r2, [r4, #0]
 80070a0:	07d2      	lsls	r2, r2, #31
 80070a2:	d501      	bpl.n	80070a8 <_printf_float+0x154>
 80070a4:	3301      	adds	r3, #1
 80070a6:	6123      	str	r3, [r4, #16]
 80070a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0a2      	beq.n	8006ff6 <_printf_float+0xa2>
 80070b0:	232d      	movs	r3, #45	@ 0x2d
 80070b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070b6:	e79e      	b.n	8006ff6 <_printf_float+0xa2>
 80070b8:	9a06      	ldr	r2, [sp, #24]
 80070ba:	2a47      	cmp	r2, #71	@ 0x47
 80070bc:	d1c2      	bne.n	8007044 <_printf_float+0xf0>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1c0      	bne.n	8007044 <_printf_float+0xf0>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e7bd      	b.n	8007042 <_printf_float+0xee>
 80070c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070ca:	d9db      	bls.n	8007084 <_printf_float+0x130>
 80070cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070d0:	d118      	bne.n	8007104 <_printf_float+0x1b0>
 80070d2:	2900      	cmp	r1, #0
 80070d4:	6863      	ldr	r3, [r4, #4]
 80070d6:	dd0b      	ble.n	80070f0 <_printf_float+0x19c>
 80070d8:	6121      	str	r1, [r4, #16]
 80070da:	b913      	cbnz	r3, 80070e2 <_printf_float+0x18e>
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	07d0      	lsls	r0, r2, #31
 80070e0:	d502      	bpl.n	80070e8 <_printf_float+0x194>
 80070e2:	3301      	adds	r3, #1
 80070e4:	440b      	add	r3, r1
 80070e6:	6123      	str	r3, [r4, #16]
 80070e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070ea:	f04f 0900 	mov.w	r9, #0
 80070ee:	e7db      	b.n	80070a8 <_printf_float+0x154>
 80070f0:	b913      	cbnz	r3, 80070f8 <_printf_float+0x1a4>
 80070f2:	6822      	ldr	r2, [r4, #0]
 80070f4:	07d2      	lsls	r2, r2, #31
 80070f6:	d501      	bpl.n	80070fc <_printf_float+0x1a8>
 80070f8:	3302      	adds	r3, #2
 80070fa:	e7f4      	b.n	80070e6 <_printf_float+0x192>
 80070fc:	2301      	movs	r3, #1
 80070fe:	e7f2      	b.n	80070e6 <_printf_float+0x192>
 8007100:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007106:	4299      	cmp	r1, r3
 8007108:	db05      	blt.n	8007116 <_printf_float+0x1c2>
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	6121      	str	r1, [r4, #16]
 800710e:	07d8      	lsls	r0, r3, #31
 8007110:	d5ea      	bpl.n	80070e8 <_printf_float+0x194>
 8007112:	1c4b      	adds	r3, r1, #1
 8007114:	e7e7      	b.n	80070e6 <_printf_float+0x192>
 8007116:	2900      	cmp	r1, #0
 8007118:	bfd4      	ite	le
 800711a:	f1c1 0202 	rsble	r2, r1, #2
 800711e:	2201      	movgt	r2, #1
 8007120:	4413      	add	r3, r2
 8007122:	e7e0      	b.n	80070e6 <_printf_float+0x192>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	055a      	lsls	r2, r3, #21
 8007128:	d407      	bmi.n	800713a <_printf_float+0x1e6>
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	4642      	mov	r2, r8
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	d12b      	bne.n	8007190 <_printf_float+0x23c>
 8007138:	e767      	b.n	800700a <_printf_float+0xb6>
 800713a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800713e:	f240 80dd 	bls.w	80072fc <_printf_float+0x3a8>
 8007142:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007146:	2200      	movs	r2, #0
 8007148:	2300      	movs	r3, #0
 800714a:	f7f9 fcd5 	bl	8000af8 <__aeabi_dcmpeq>
 800714e:	2800      	cmp	r0, #0
 8007150:	d033      	beq.n	80071ba <_printf_float+0x266>
 8007152:	4a37      	ldr	r2, [pc, #220]	@ (8007230 <_printf_float+0x2dc>)
 8007154:	2301      	movs	r3, #1
 8007156:	4631      	mov	r1, r6
 8007158:	4628      	mov	r0, r5
 800715a:	47b8      	blx	r7
 800715c:	3001      	adds	r0, #1
 800715e:	f43f af54 	beq.w	800700a <_printf_float+0xb6>
 8007162:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007166:	4543      	cmp	r3, r8
 8007168:	db02      	blt.n	8007170 <_printf_float+0x21c>
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	07d8      	lsls	r0, r3, #31
 800716e:	d50f      	bpl.n	8007190 <_printf_float+0x23c>
 8007170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007174:	4631      	mov	r1, r6
 8007176:	4628      	mov	r0, r5
 8007178:	47b8      	blx	r7
 800717a:	3001      	adds	r0, #1
 800717c:	f43f af45 	beq.w	800700a <_printf_float+0xb6>
 8007180:	f04f 0900 	mov.w	r9, #0
 8007184:	f108 38ff 	add.w	r8, r8, #4294967295
 8007188:	f104 0a1a 	add.w	sl, r4, #26
 800718c:	45c8      	cmp	r8, r9
 800718e:	dc09      	bgt.n	80071a4 <_printf_float+0x250>
 8007190:	6823      	ldr	r3, [r4, #0]
 8007192:	079b      	lsls	r3, r3, #30
 8007194:	f100 8103 	bmi.w	800739e <_printf_float+0x44a>
 8007198:	68e0      	ldr	r0, [r4, #12]
 800719a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800719c:	4298      	cmp	r0, r3
 800719e:	bfb8      	it	lt
 80071a0:	4618      	movlt	r0, r3
 80071a2:	e734      	b.n	800700e <_printf_float+0xba>
 80071a4:	2301      	movs	r3, #1
 80071a6:	4652      	mov	r2, sl
 80071a8:	4631      	mov	r1, r6
 80071aa:	4628      	mov	r0, r5
 80071ac:	47b8      	blx	r7
 80071ae:	3001      	adds	r0, #1
 80071b0:	f43f af2b 	beq.w	800700a <_printf_float+0xb6>
 80071b4:	f109 0901 	add.w	r9, r9, #1
 80071b8:	e7e8      	b.n	800718c <_printf_float+0x238>
 80071ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071bc:	2b00      	cmp	r3, #0
 80071be:	dc39      	bgt.n	8007234 <_printf_float+0x2e0>
 80071c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007230 <_printf_float+0x2dc>)
 80071c2:	2301      	movs	r3, #1
 80071c4:	4631      	mov	r1, r6
 80071c6:	4628      	mov	r0, r5
 80071c8:	47b8      	blx	r7
 80071ca:	3001      	adds	r0, #1
 80071cc:	f43f af1d 	beq.w	800700a <_printf_float+0xb6>
 80071d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80071d4:	ea59 0303 	orrs.w	r3, r9, r3
 80071d8:	d102      	bne.n	80071e0 <_printf_float+0x28c>
 80071da:	6823      	ldr	r3, [r4, #0]
 80071dc:	07d9      	lsls	r1, r3, #31
 80071de:	d5d7      	bpl.n	8007190 <_printf_float+0x23c>
 80071e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071e4:	4631      	mov	r1, r6
 80071e6:	4628      	mov	r0, r5
 80071e8:	47b8      	blx	r7
 80071ea:	3001      	adds	r0, #1
 80071ec:	f43f af0d 	beq.w	800700a <_printf_float+0xb6>
 80071f0:	f04f 0a00 	mov.w	sl, #0
 80071f4:	f104 0b1a 	add.w	fp, r4, #26
 80071f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071fa:	425b      	negs	r3, r3
 80071fc:	4553      	cmp	r3, sl
 80071fe:	dc01      	bgt.n	8007204 <_printf_float+0x2b0>
 8007200:	464b      	mov	r3, r9
 8007202:	e793      	b.n	800712c <_printf_float+0x1d8>
 8007204:	2301      	movs	r3, #1
 8007206:	465a      	mov	r2, fp
 8007208:	4631      	mov	r1, r6
 800720a:	4628      	mov	r0, r5
 800720c:	47b8      	blx	r7
 800720e:	3001      	adds	r0, #1
 8007210:	f43f aefb 	beq.w	800700a <_printf_float+0xb6>
 8007214:	f10a 0a01 	add.w	sl, sl, #1
 8007218:	e7ee      	b.n	80071f8 <_printf_float+0x2a4>
 800721a:	bf00      	nop
 800721c:	7fefffff 	.word	0x7fefffff
 8007220:	080097a4 	.word	0x080097a4
 8007224:	080097a0 	.word	0x080097a0
 8007228:	080097ac 	.word	0x080097ac
 800722c:	080097a8 	.word	0x080097a8
 8007230:	080097b0 	.word	0x080097b0
 8007234:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007236:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800723a:	4553      	cmp	r3, sl
 800723c:	bfa8      	it	ge
 800723e:	4653      	movge	r3, sl
 8007240:	2b00      	cmp	r3, #0
 8007242:	4699      	mov	r9, r3
 8007244:	dc36      	bgt.n	80072b4 <_printf_float+0x360>
 8007246:	f04f 0b00 	mov.w	fp, #0
 800724a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800724e:	f104 021a 	add.w	r2, r4, #26
 8007252:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007254:	9306      	str	r3, [sp, #24]
 8007256:	eba3 0309 	sub.w	r3, r3, r9
 800725a:	455b      	cmp	r3, fp
 800725c:	dc31      	bgt.n	80072c2 <_printf_float+0x36e>
 800725e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007260:	459a      	cmp	sl, r3
 8007262:	dc3a      	bgt.n	80072da <_printf_float+0x386>
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	07da      	lsls	r2, r3, #31
 8007268:	d437      	bmi.n	80072da <_printf_float+0x386>
 800726a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726c:	ebaa 0903 	sub.w	r9, sl, r3
 8007270:	9b06      	ldr	r3, [sp, #24]
 8007272:	ebaa 0303 	sub.w	r3, sl, r3
 8007276:	4599      	cmp	r9, r3
 8007278:	bfa8      	it	ge
 800727a:	4699      	movge	r9, r3
 800727c:	f1b9 0f00 	cmp.w	r9, #0
 8007280:	dc33      	bgt.n	80072ea <_printf_float+0x396>
 8007282:	f04f 0800 	mov.w	r8, #0
 8007286:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800728a:	f104 0b1a 	add.w	fp, r4, #26
 800728e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007290:	ebaa 0303 	sub.w	r3, sl, r3
 8007294:	eba3 0309 	sub.w	r3, r3, r9
 8007298:	4543      	cmp	r3, r8
 800729a:	f77f af79 	ble.w	8007190 <_printf_float+0x23c>
 800729e:	2301      	movs	r3, #1
 80072a0:	465a      	mov	r2, fp
 80072a2:	4631      	mov	r1, r6
 80072a4:	4628      	mov	r0, r5
 80072a6:	47b8      	blx	r7
 80072a8:	3001      	adds	r0, #1
 80072aa:	f43f aeae 	beq.w	800700a <_printf_float+0xb6>
 80072ae:	f108 0801 	add.w	r8, r8, #1
 80072b2:	e7ec      	b.n	800728e <_printf_float+0x33a>
 80072b4:	4642      	mov	r2, r8
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	d1c2      	bne.n	8007246 <_printf_float+0x2f2>
 80072c0:	e6a3      	b.n	800700a <_printf_float+0xb6>
 80072c2:	2301      	movs	r3, #1
 80072c4:	4631      	mov	r1, r6
 80072c6:	4628      	mov	r0, r5
 80072c8:	9206      	str	r2, [sp, #24]
 80072ca:	47b8      	blx	r7
 80072cc:	3001      	adds	r0, #1
 80072ce:	f43f ae9c 	beq.w	800700a <_printf_float+0xb6>
 80072d2:	9a06      	ldr	r2, [sp, #24]
 80072d4:	f10b 0b01 	add.w	fp, fp, #1
 80072d8:	e7bb      	b.n	8007252 <_printf_float+0x2fe>
 80072da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072de:	4631      	mov	r1, r6
 80072e0:	4628      	mov	r0, r5
 80072e2:	47b8      	blx	r7
 80072e4:	3001      	adds	r0, #1
 80072e6:	d1c0      	bne.n	800726a <_printf_float+0x316>
 80072e8:	e68f      	b.n	800700a <_printf_float+0xb6>
 80072ea:	9a06      	ldr	r2, [sp, #24]
 80072ec:	464b      	mov	r3, r9
 80072ee:	4442      	add	r2, r8
 80072f0:	4631      	mov	r1, r6
 80072f2:	4628      	mov	r0, r5
 80072f4:	47b8      	blx	r7
 80072f6:	3001      	adds	r0, #1
 80072f8:	d1c3      	bne.n	8007282 <_printf_float+0x32e>
 80072fa:	e686      	b.n	800700a <_printf_float+0xb6>
 80072fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007300:	f1ba 0f01 	cmp.w	sl, #1
 8007304:	dc01      	bgt.n	800730a <_printf_float+0x3b6>
 8007306:	07db      	lsls	r3, r3, #31
 8007308:	d536      	bpl.n	8007378 <_printf_float+0x424>
 800730a:	2301      	movs	r3, #1
 800730c:	4642      	mov	r2, r8
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f ae78 	beq.w	800700a <_printf_float+0xb6>
 800731a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800731e:	4631      	mov	r1, r6
 8007320:	4628      	mov	r0, r5
 8007322:	47b8      	blx	r7
 8007324:	3001      	adds	r0, #1
 8007326:	f43f ae70 	beq.w	800700a <_printf_float+0xb6>
 800732a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800732e:	2200      	movs	r2, #0
 8007330:	2300      	movs	r3, #0
 8007332:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007336:	f7f9 fbdf 	bl	8000af8 <__aeabi_dcmpeq>
 800733a:	b9c0      	cbnz	r0, 800736e <_printf_float+0x41a>
 800733c:	4653      	mov	r3, sl
 800733e:	f108 0201 	add.w	r2, r8, #1
 8007342:	4631      	mov	r1, r6
 8007344:	4628      	mov	r0, r5
 8007346:	47b8      	blx	r7
 8007348:	3001      	adds	r0, #1
 800734a:	d10c      	bne.n	8007366 <_printf_float+0x412>
 800734c:	e65d      	b.n	800700a <_printf_float+0xb6>
 800734e:	2301      	movs	r3, #1
 8007350:	465a      	mov	r2, fp
 8007352:	4631      	mov	r1, r6
 8007354:	4628      	mov	r0, r5
 8007356:	47b8      	blx	r7
 8007358:	3001      	adds	r0, #1
 800735a:	f43f ae56 	beq.w	800700a <_printf_float+0xb6>
 800735e:	f108 0801 	add.w	r8, r8, #1
 8007362:	45d0      	cmp	r8, sl
 8007364:	dbf3      	blt.n	800734e <_printf_float+0x3fa>
 8007366:	464b      	mov	r3, r9
 8007368:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800736c:	e6df      	b.n	800712e <_printf_float+0x1da>
 800736e:	f04f 0800 	mov.w	r8, #0
 8007372:	f104 0b1a 	add.w	fp, r4, #26
 8007376:	e7f4      	b.n	8007362 <_printf_float+0x40e>
 8007378:	2301      	movs	r3, #1
 800737a:	4642      	mov	r2, r8
 800737c:	e7e1      	b.n	8007342 <_printf_float+0x3ee>
 800737e:	2301      	movs	r3, #1
 8007380:	464a      	mov	r2, r9
 8007382:	4631      	mov	r1, r6
 8007384:	4628      	mov	r0, r5
 8007386:	47b8      	blx	r7
 8007388:	3001      	adds	r0, #1
 800738a:	f43f ae3e 	beq.w	800700a <_printf_float+0xb6>
 800738e:	f108 0801 	add.w	r8, r8, #1
 8007392:	68e3      	ldr	r3, [r4, #12]
 8007394:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007396:	1a5b      	subs	r3, r3, r1
 8007398:	4543      	cmp	r3, r8
 800739a:	dcf0      	bgt.n	800737e <_printf_float+0x42a>
 800739c:	e6fc      	b.n	8007198 <_printf_float+0x244>
 800739e:	f04f 0800 	mov.w	r8, #0
 80073a2:	f104 0919 	add.w	r9, r4, #25
 80073a6:	e7f4      	b.n	8007392 <_printf_float+0x43e>

080073a8 <_printf_common>:
 80073a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073ac:	4616      	mov	r6, r2
 80073ae:	4698      	mov	r8, r3
 80073b0:	688a      	ldr	r2, [r1, #8]
 80073b2:	690b      	ldr	r3, [r1, #16]
 80073b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073b8:	4293      	cmp	r3, r2
 80073ba:	bfb8      	it	lt
 80073bc:	4613      	movlt	r3, r2
 80073be:	6033      	str	r3, [r6, #0]
 80073c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073c4:	4607      	mov	r7, r0
 80073c6:	460c      	mov	r4, r1
 80073c8:	b10a      	cbz	r2, 80073ce <_printf_common+0x26>
 80073ca:	3301      	adds	r3, #1
 80073cc:	6033      	str	r3, [r6, #0]
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	0699      	lsls	r1, r3, #26
 80073d2:	bf42      	ittt	mi
 80073d4:	6833      	ldrmi	r3, [r6, #0]
 80073d6:	3302      	addmi	r3, #2
 80073d8:	6033      	strmi	r3, [r6, #0]
 80073da:	6825      	ldr	r5, [r4, #0]
 80073dc:	f015 0506 	ands.w	r5, r5, #6
 80073e0:	d106      	bne.n	80073f0 <_printf_common+0x48>
 80073e2:	f104 0a19 	add.w	sl, r4, #25
 80073e6:	68e3      	ldr	r3, [r4, #12]
 80073e8:	6832      	ldr	r2, [r6, #0]
 80073ea:	1a9b      	subs	r3, r3, r2
 80073ec:	42ab      	cmp	r3, r5
 80073ee:	dc26      	bgt.n	800743e <_printf_common+0x96>
 80073f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073f4:	6822      	ldr	r2, [r4, #0]
 80073f6:	3b00      	subs	r3, #0
 80073f8:	bf18      	it	ne
 80073fa:	2301      	movne	r3, #1
 80073fc:	0692      	lsls	r2, r2, #26
 80073fe:	d42b      	bmi.n	8007458 <_printf_common+0xb0>
 8007400:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007404:	4641      	mov	r1, r8
 8007406:	4638      	mov	r0, r7
 8007408:	47c8      	blx	r9
 800740a:	3001      	adds	r0, #1
 800740c:	d01e      	beq.n	800744c <_printf_common+0xa4>
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	6922      	ldr	r2, [r4, #16]
 8007412:	f003 0306 	and.w	r3, r3, #6
 8007416:	2b04      	cmp	r3, #4
 8007418:	bf02      	ittt	eq
 800741a:	68e5      	ldreq	r5, [r4, #12]
 800741c:	6833      	ldreq	r3, [r6, #0]
 800741e:	1aed      	subeq	r5, r5, r3
 8007420:	68a3      	ldr	r3, [r4, #8]
 8007422:	bf0c      	ite	eq
 8007424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007428:	2500      	movne	r5, #0
 800742a:	4293      	cmp	r3, r2
 800742c:	bfc4      	itt	gt
 800742e:	1a9b      	subgt	r3, r3, r2
 8007430:	18ed      	addgt	r5, r5, r3
 8007432:	2600      	movs	r6, #0
 8007434:	341a      	adds	r4, #26
 8007436:	42b5      	cmp	r5, r6
 8007438:	d11a      	bne.n	8007470 <_printf_common+0xc8>
 800743a:	2000      	movs	r0, #0
 800743c:	e008      	b.n	8007450 <_printf_common+0xa8>
 800743e:	2301      	movs	r3, #1
 8007440:	4652      	mov	r2, sl
 8007442:	4641      	mov	r1, r8
 8007444:	4638      	mov	r0, r7
 8007446:	47c8      	blx	r9
 8007448:	3001      	adds	r0, #1
 800744a:	d103      	bne.n	8007454 <_printf_common+0xac>
 800744c:	f04f 30ff 	mov.w	r0, #4294967295
 8007450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007454:	3501      	adds	r5, #1
 8007456:	e7c6      	b.n	80073e6 <_printf_common+0x3e>
 8007458:	18e1      	adds	r1, r4, r3
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	2030      	movs	r0, #48	@ 0x30
 800745e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007462:	4422      	add	r2, r4
 8007464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007468:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800746c:	3302      	adds	r3, #2
 800746e:	e7c7      	b.n	8007400 <_printf_common+0x58>
 8007470:	2301      	movs	r3, #1
 8007472:	4622      	mov	r2, r4
 8007474:	4641      	mov	r1, r8
 8007476:	4638      	mov	r0, r7
 8007478:	47c8      	blx	r9
 800747a:	3001      	adds	r0, #1
 800747c:	d0e6      	beq.n	800744c <_printf_common+0xa4>
 800747e:	3601      	adds	r6, #1
 8007480:	e7d9      	b.n	8007436 <_printf_common+0x8e>
	...

08007484 <_printf_i>:
 8007484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007488:	7e0f      	ldrb	r7, [r1, #24]
 800748a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800748c:	2f78      	cmp	r7, #120	@ 0x78
 800748e:	4691      	mov	r9, r2
 8007490:	4680      	mov	r8, r0
 8007492:	460c      	mov	r4, r1
 8007494:	469a      	mov	sl, r3
 8007496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800749a:	d807      	bhi.n	80074ac <_printf_i+0x28>
 800749c:	2f62      	cmp	r7, #98	@ 0x62
 800749e:	d80a      	bhi.n	80074b6 <_printf_i+0x32>
 80074a0:	2f00      	cmp	r7, #0
 80074a2:	f000 80d1 	beq.w	8007648 <_printf_i+0x1c4>
 80074a6:	2f58      	cmp	r7, #88	@ 0x58
 80074a8:	f000 80b8 	beq.w	800761c <_printf_i+0x198>
 80074ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074b4:	e03a      	b.n	800752c <_printf_i+0xa8>
 80074b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074ba:	2b15      	cmp	r3, #21
 80074bc:	d8f6      	bhi.n	80074ac <_printf_i+0x28>
 80074be:	a101      	add	r1, pc, #4	@ (adr r1, 80074c4 <_printf_i+0x40>)
 80074c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074c4:	0800751d 	.word	0x0800751d
 80074c8:	08007531 	.word	0x08007531
 80074cc:	080074ad 	.word	0x080074ad
 80074d0:	080074ad 	.word	0x080074ad
 80074d4:	080074ad 	.word	0x080074ad
 80074d8:	080074ad 	.word	0x080074ad
 80074dc:	08007531 	.word	0x08007531
 80074e0:	080074ad 	.word	0x080074ad
 80074e4:	080074ad 	.word	0x080074ad
 80074e8:	080074ad 	.word	0x080074ad
 80074ec:	080074ad 	.word	0x080074ad
 80074f0:	0800762f 	.word	0x0800762f
 80074f4:	0800755b 	.word	0x0800755b
 80074f8:	080075e9 	.word	0x080075e9
 80074fc:	080074ad 	.word	0x080074ad
 8007500:	080074ad 	.word	0x080074ad
 8007504:	08007651 	.word	0x08007651
 8007508:	080074ad 	.word	0x080074ad
 800750c:	0800755b 	.word	0x0800755b
 8007510:	080074ad 	.word	0x080074ad
 8007514:	080074ad 	.word	0x080074ad
 8007518:	080075f1 	.word	0x080075f1
 800751c:	6833      	ldr	r3, [r6, #0]
 800751e:	1d1a      	adds	r2, r3, #4
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6032      	str	r2, [r6, #0]
 8007524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800752c:	2301      	movs	r3, #1
 800752e:	e09c      	b.n	800766a <_printf_i+0x1e6>
 8007530:	6833      	ldr	r3, [r6, #0]
 8007532:	6820      	ldr	r0, [r4, #0]
 8007534:	1d19      	adds	r1, r3, #4
 8007536:	6031      	str	r1, [r6, #0]
 8007538:	0606      	lsls	r6, r0, #24
 800753a:	d501      	bpl.n	8007540 <_printf_i+0xbc>
 800753c:	681d      	ldr	r5, [r3, #0]
 800753e:	e003      	b.n	8007548 <_printf_i+0xc4>
 8007540:	0645      	lsls	r5, r0, #25
 8007542:	d5fb      	bpl.n	800753c <_printf_i+0xb8>
 8007544:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007548:	2d00      	cmp	r5, #0
 800754a:	da03      	bge.n	8007554 <_printf_i+0xd0>
 800754c:	232d      	movs	r3, #45	@ 0x2d
 800754e:	426d      	negs	r5, r5
 8007550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007554:	4858      	ldr	r0, [pc, #352]	@ (80076b8 <_printf_i+0x234>)
 8007556:	230a      	movs	r3, #10
 8007558:	e011      	b.n	800757e <_printf_i+0xfa>
 800755a:	6821      	ldr	r1, [r4, #0]
 800755c:	6833      	ldr	r3, [r6, #0]
 800755e:	0608      	lsls	r0, r1, #24
 8007560:	f853 5b04 	ldr.w	r5, [r3], #4
 8007564:	d402      	bmi.n	800756c <_printf_i+0xe8>
 8007566:	0649      	lsls	r1, r1, #25
 8007568:	bf48      	it	mi
 800756a:	b2ad      	uxthmi	r5, r5
 800756c:	2f6f      	cmp	r7, #111	@ 0x6f
 800756e:	4852      	ldr	r0, [pc, #328]	@ (80076b8 <_printf_i+0x234>)
 8007570:	6033      	str	r3, [r6, #0]
 8007572:	bf14      	ite	ne
 8007574:	230a      	movne	r3, #10
 8007576:	2308      	moveq	r3, #8
 8007578:	2100      	movs	r1, #0
 800757a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800757e:	6866      	ldr	r6, [r4, #4]
 8007580:	60a6      	str	r6, [r4, #8]
 8007582:	2e00      	cmp	r6, #0
 8007584:	db05      	blt.n	8007592 <_printf_i+0x10e>
 8007586:	6821      	ldr	r1, [r4, #0]
 8007588:	432e      	orrs	r6, r5
 800758a:	f021 0104 	bic.w	r1, r1, #4
 800758e:	6021      	str	r1, [r4, #0]
 8007590:	d04b      	beq.n	800762a <_printf_i+0x1a6>
 8007592:	4616      	mov	r6, r2
 8007594:	fbb5 f1f3 	udiv	r1, r5, r3
 8007598:	fb03 5711 	mls	r7, r3, r1, r5
 800759c:	5dc7      	ldrb	r7, [r0, r7]
 800759e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075a2:	462f      	mov	r7, r5
 80075a4:	42bb      	cmp	r3, r7
 80075a6:	460d      	mov	r5, r1
 80075a8:	d9f4      	bls.n	8007594 <_printf_i+0x110>
 80075aa:	2b08      	cmp	r3, #8
 80075ac:	d10b      	bne.n	80075c6 <_printf_i+0x142>
 80075ae:	6823      	ldr	r3, [r4, #0]
 80075b0:	07df      	lsls	r7, r3, #31
 80075b2:	d508      	bpl.n	80075c6 <_printf_i+0x142>
 80075b4:	6923      	ldr	r3, [r4, #16]
 80075b6:	6861      	ldr	r1, [r4, #4]
 80075b8:	4299      	cmp	r1, r3
 80075ba:	bfde      	ittt	le
 80075bc:	2330      	movle	r3, #48	@ 0x30
 80075be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80075c6:	1b92      	subs	r2, r2, r6
 80075c8:	6122      	str	r2, [r4, #16]
 80075ca:	f8cd a000 	str.w	sl, [sp]
 80075ce:	464b      	mov	r3, r9
 80075d0:	aa03      	add	r2, sp, #12
 80075d2:	4621      	mov	r1, r4
 80075d4:	4640      	mov	r0, r8
 80075d6:	f7ff fee7 	bl	80073a8 <_printf_common>
 80075da:	3001      	adds	r0, #1
 80075dc:	d14a      	bne.n	8007674 <_printf_i+0x1f0>
 80075de:	f04f 30ff 	mov.w	r0, #4294967295
 80075e2:	b004      	add	sp, #16
 80075e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	f043 0320 	orr.w	r3, r3, #32
 80075ee:	6023      	str	r3, [r4, #0]
 80075f0:	4832      	ldr	r0, [pc, #200]	@ (80076bc <_printf_i+0x238>)
 80075f2:	2778      	movs	r7, #120	@ 0x78
 80075f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075f8:	6823      	ldr	r3, [r4, #0]
 80075fa:	6831      	ldr	r1, [r6, #0]
 80075fc:	061f      	lsls	r7, r3, #24
 80075fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007602:	d402      	bmi.n	800760a <_printf_i+0x186>
 8007604:	065f      	lsls	r7, r3, #25
 8007606:	bf48      	it	mi
 8007608:	b2ad      	uxthmi	r5, r5
 800760a:	6031      	str	r1, [r6, #0]
 800760c:	07d9      	lsls	r1, r3, #31
 800760e:	bf44      	itt	mi
 8007610:	f043 0320 	orrmi.w	r3, r3, #32
 8007614:	6023      	strmi	r3, [r4, #0]
 8007616:	b11d      	cbz	r5, 8007620 <_printf_i+0x19c>
 8007618:	2310      	movs	r3, #16
 800761a:	e7ad      	b.n	8007578 <_printf_i+0xf4>
 800761c:	4826      	ldr	r0, [pc, #152]	@ (80076b8 <_printf_i+0x234>)
 800761e:	e7e9      	b.n	80075f4 <_printf_i+0x170>
 8007620:	6823      	ldr	r3, [r4, #0]
 8007622:	f023 0320 	bic.w	r3, r3, #32
 8007626:	6023      	str	r3, [r4, #0]
 8007628:	e7f6      	b.n	8007618 <_printf_i+0x194>
 800762a:	4616      	mov	r6, r2
 800762c:	e7bd      	b.n	80075aa <_printf_i+0x126>
 800762e:	6833      	ldr	r3, [r6, #0]
 8007630:	6825      	ldr	r5, [r4, #0]
 8007632:	6961      	ldr	r1, [r4, #20]
 8007634:	1d18      	adds	r0, r3, #4
 8007636:	6030      	str	r0, [r6, #0]
 8007638:	062e      	lsls	r6, r5, #24
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	d501      	bpl.n	8007642 <_printf_i+0x1be>
 800763e:	6019      	str	r1, [r3, #0]
 8007640:	e002      	b.n	8007648 <_printf_i+0x1c4>
 8007642:	0668      	lsls	r0, r5, #25
 8007644:	d5fb      	bpl.n	800763e <_printf_i+0x1ba>
 8007646:	8019      	strh	r1, [r3, #0]
 8007648:	2300      	movs	r3, #0
 800764a:	6123      	str	r3, [r4, #16]
 800764c:	4616      	mov	r6, r2
 800764e:	e7bc      	b.n	80075ca <_printf_i+0x146>
 8007650:	6833      	ldr	r3, [r6, #0]
 8007652:	1d1a      	adds	r2, r3, #4
 8007654:	6032      	str	r2, [r6, #0]
 8007656:	681e      	ldr	r6, [r3, #0]
 8007658:	6862      	ldr	r2, [r4, #4]
 800765a:	2100      	movs	r1, #0
 800765c:	4630      	mov	r0, r6
 800765e:	f7f8 fdcf 	bl	8000200 <memchr>
 8007662:	b108      	cbz	r0, 8007668 <_printf_i+0x1e4>
 8007664:	1b80      	subs	r0, r0, r6
 8007666:	6060      	str	r0, [r4, #4]
 8007668:	6863      	ldr	r3, [r4, #4]
 800766a:	6123      	str	r3, [r4, #16]
 800766c:	2300      	movs	r3, #0
 800766e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007672:	e7aa      	b.n	80075ca <_printf_i+0x146>
 8007674:	6923      	ldr	r3, [r4, #16]
 8007676:	4632      	mov	r2, r6
 8007678:	4649      	mov	r1, r9
 800767a:	4640      	mov	r0, r8
 800767c:	47d0      	blx	sl
 800767e:	3001      	adds	r0, #1
 8007680:	d0ad      	beq.n	80075de <_printf_i+0x15a>
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	079b      	lsls	r3, r3, #30
 8007686:	d413      	bmi.n	80076b0 <_printf_i+0x22c>
 8007688:	68e0      	ldr	r0, [r4, #12]
 800768a:	9b03      	ldr	r3, [sp, #12]
 800768c:	4298      	cmp	r0, r3
 800768e:	bfb8      	it	lt
 8007690:	4618      	movlt	r0, r3
 8007692:	e7a6      	b.n	80075e2 <_printf_i+0x15e>
 8007694:	2301      	movs	r3, #1
 8007696:	4632      	mov	r2, r6
 8007698:	4649      	mov	r1, r9
 800769a:	4640      	mov	r0, r8
 800769c:	47d0      	blx	sl
 800769e:	3001      	adds	r0, #1
 80076a0:	d09d      	beq.n	80075de <_printf_i+0x15a>
 80076a2:	3501      	adds	r5, #1
 80076a4:	68e3      	ldr	r3, [r4, #12]
 80076a6:	9903      	ldr	r1, [sp, #12]
 80076a8:	1a5b      	subs	r3, r3, r1
 80076aa:	42ab      	cmp	r3, r5
 80076ac:	dcf2      	bgt.n	8007694 <_printf_i+0x210>
 80076ae:	e7eb      	b.n	8007688 <_printf_i+0x204>
 80076b0:	2500      	movs	r5, #0
 80076b2:	f104 0619 	add.w	r6, r4, #25
 80076b6:	e7f5      	b.n	80076a4 <_printf_i+0x220>
 80076b8:	080097b2 	.word	0x080097b2
 80076bc:	080097c3 	.word	0x080097c3

080076c0 <std>:
 80076c0:	2300      	movs	r3, #0
 80076c2:	b510      	push	{r4, lr}
 80076c4:	4604      	mov	r4, r0
 80076c6:	e9c0 3300 	strd	r3, r3, [r0]
 80076ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076ce:	6083      	str	r3, [r0, #8]
 80076d0:	8181      	strh	r1, [r0, #12]
 80076d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80076d4:	81c2      	strh	r2, [r0, #14]
 80076d6:	6183      	str	r3, [r0, #24]
 80076d8:	4619      	mov	r1, r3
 80076da:	2208      	movs	r2, #8
 80076dc:	305c      	adds	r0, #92	@ 0x5c
 80076de:	f000 f8f4 	bl	80078ca <memset>
 80076e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007718 <std+0x58>)
 80076e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80076e6:	4b0d      	ldr	r3, [pc, #52]	@ (800771c <std+0x5c>)
 80076e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007720 <std+0x60>)
 80076ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007724 <std+0x64>)
 80076f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80076f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007728 <std+0x68>)
 80076f4:	6224      	str	r4, [r4, #32]
 80076f6:	429c      	cmp	r4, r3
 80076f8:	d006      	beq.n	8007708 <std+0x48>
 80076fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076fe:	4294      	cmp	r4, r2
 8007700:	d002      	beq.n	8007708 <std+0x48>
 8007702:	33d0      	adds	r3, #208	@ 0xd0
 8007704:	429c      	cmp	r4, r3
 8007706:	d105      	bne.n	8007714 <std+0x54>
 8007708:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800770c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007710:	f000 b958 	b.w	80079c4 <__retarget_lock_init_recursive>
 8007714:	bd10      	pop	{r4, pc}
 8007716:	bf00      	nop
 8007718:	08007845 	.word	0x08007845
 800771c:	08007867 	.word	0x08007867
 8007720:	0800789f 	.word	0x0800789f
 8007724:	080078c3 	.word	0x080078c3
 8007728:	20040448 	.word	0x20040448

0800772c <stdio_exit_handler>:
 800772c:	4a02      	ldr	r2, [pc, #8]	@ (8007738 <stdio_exit_handler+0xc>)
 800772e:	4903      	ldr	r1, [pc, #12]	@ (800773c <stdio_exit_handler+0x10>)
 8007730:	4803      	ldr	r0, [pc, #12]	@ (8007740 <stdio_exit_handler+0x14>)
 8007732:	f000 b869 	b.w	8007808 <_fwalk_sglue>
 8007736:	bf00      	nop
 8007738:	2004000c 	.word	0x2004000c
 800773c:	0800907d 	.word	0x0800907d
 8007740:	2004001c 	.word	0x2004001c

08007744 <cleanup_stdio>:
 8007744:	6841      	ldr	r1, [r0, #4]
 8007746:	4b0c      	ldr	r3, [pc, #48]	@ (8007778 <cleanup_stdio+0x34>)
 8007748:	4299      	cmp	r1, r3
 800774a:	b510      	push	{r4, lr}
 800774c:	4604      	mov	r4, r0
 800774e:	d001      	beq.n	8007754 <cleanup_stdio+0x10>
 8007750:	f001 fc94 	bl	800907c <_fflush_r>
 8007754:	68a1      	ldr	r1, [r4, #8]
 8007756:	4b09      	ldr	r3, [pc, #36]	@ (800777c <cleanup_stdio+0x38>)
 8007758:	4299      	cmp	r1, r3
 800775a:	d002      	beq.n	8007762 <cleanup_stdio+0x1e>
 800775c:	4620      	mov	r0, r4
 800775e:	f001 fc8d 	bl	800907c <_fflush_r>
 8007762:	68e1      	ldr	r1, [r4, #12]
 8007764:	4b06      	ldr	r3, [pc, #24]	@ (8007780 <cleanup_stdio+0x3c>)
 8007766:	4299      	cmp	r1, r3
 8007768:	d004      	beq.n	8007774 <cleanup_stdio+0x30>
 800776a:	4620      	mov	r0, r4
 800776c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007770:	f001 bc84 	b.w	800907c <_fflush_r>
 8007774:	bd10      	pop	{r4, pc}
 8007776:	bf00      	nop
 8007778:	20040448 	.word	0x20040448
 800777c:	200404b0 	.word	0x200404b0
 8007780:	20040518 	.word	0x20040518

08007784 <global_stdio_init.part.0>:
 8007784:	b510      	push	{r4, lr}
 8007786:	4b0b      	ldr	r3, [pc, #44]	@ (80077b4 <global_stdio_init.part.0+0x30>)
 8007788:	4c0b      	ldr	r4, [pc, #44]	@ (80077b8 <global_stdio_init.part.0+0x34>)
 800778a:	4a0c      	ldr	r2, [pc, #48]	@ (80077bc <global_stdio_init.part.0+0x38>)
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	4620      	mov	r0, r4
 8007790:	2200      	movs	r2, #0
 8007792:	2104      	movs	r1, #4
 8007794:	f7ff ff94 	bl	80076c0 <std>
 8007798:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800779c:	2201      	movs	r2, #1
 800779e:	2109      	movs	r1, #9
 80077a0:	f7ff ff8e 	bl	80076c0 <std>
 80077a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80077a8:	2202      	movs	r2, #2
 80077aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077ae:	2112      	movs	r1, #18
 80077b0:	f7ff bf86 	b.w	80076c0 <std>
 80077b4:	20040580 	.word	0x20040580
 80077b8:	20040448 	.word	0x20040448
 80077bc:	0800772d 	.word	0x0800772d

080077c0 <__sfp_lock_acquire>:
 80077c0:	4801      	ldr	r0, [pc, #4]	@ (80077c8 <__sfp_lock_acquire+0x8>)
 80077c2:	f000 b900 	b.w	80079c6 <__retarget_lock_acquire_recursive>
 80077c6:	bf00      	nop
 80077c8:	20040589 	.word	0x20040589

080077cc <__sfp_lock_release>:
 80077cc:	4801      	ldr	r0, [pc, #4]	@ (80077d4 <__sfp_lock_release+0x8>)
 80077ce:	f000 b8fb 	b.w	80079c8 <__retarget_lock_release_recursive>
 80077d2:	bf00      	nop
 80077d4:	20040589 	.word	0x20040589

080077d8 <__sinit>:
 80077d8:	b510      	push	{r4, lr}
 80077da:	4604      	mov	r4, r0
 80077dc:	f7ff fff0 	bl	80077c0 <__sfp_lock_acquire>
 80077e0:	6a23      	ldr	r3, [r4, #32]
 80077e2:	b11b      	cbz	r3, 80077ec <__sinit+0x14>
 80077e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077e8:	f7ff bff0 	b.w	80077cc <__sfp_lock_release>
 80077ec:	4b04      	ldr	r3, [pc, #16]	@ (8007800 <__sinit+0x28>)
 80077ee:	6223      	str	r3, [r4, #32]
 80077f0:	4b04      	ldr	r3, [pc, #16]	@ (8007804 <__sinit+0x2c>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1f5      	bne.n	80077e4 <__sinit+0xc>
 80077f8:	f7ff ffc4 	bl	8007784 <global_stdio_init.part.0>
 80077fc:	e7f2      	b.n	80077e4 <__sinit+0xc>
 80077fe:	bf00      	nop
 8007800:	08007745 	.word	0x08007745
 8007804:	20040580 	.word	0x20040580

08007808 <_fwalk_sglue>:
 8007808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800780c:	4607      	mov	r7, r0
 800780e:	4688      	mov	r8, r1
 8007810:	4614      	mov	r4, r2
 8007812:	2600      	movs	r6, #0
 8007814:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007818:	f1b9 0901 	subs.w	r9, r9, #1
 800781c:	d505      	bpl.n	800782a <_fwalk_sglue+0x22>
 800781e:	6824      	ldr	r4, [r4, #0]
 8007820:	2c00      	cmp	r4, #0
 8007822:	d1f7      	bne.n	8007814 <_fwalk_sglue+0xc>
 8007824:	4630      	mov	r0, r6
 8007826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800782a:	89ab      	ldrh	r3, [r5, #12]
 800782c:	2b01      	cmp	r3, #1
 800782e:	d907      	bls.n	8007840 <_fwalk_sglue+0x38>
 8007830:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007834:	3301      	adds	r3, #1
 8007836:	d003      	beq.n	8007840 <_fwalk_sglue+0x38>
 8007838:	4629      	mov	r1, r5
 800783a:	4638      	mov	r0, r7
 800783c:	47c0      	blx	r8
 800783e:	4306      	orrs	r6, r0
 8007840:	3568      	adds	r5, #104	@ 0x68
 8007842:	e7e9      	b.n	8007818 <_fwalk_sglue+0x10>

08007844 <__sread>:
 8007844:	b510      	push	{r4, lr}
 8007846:	460c      	mov	r4, r1
 8007848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784c:	f000 f86c 	bl	8007928 <_read_r>
 8007850:	2800      	cmp	r0, #0
 8007852:	bfab      	itete	ge
 8007854:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007856:	89a3      	ldrhlt	r3, [r4, #12]
 8007858:	181b      	addge	r3, r3, r0
 800785a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800785e:	bfac      	ite	ge
 8007860:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007862:	81a3      	strhlt	r3, [r4, #12]
 8007864:	bd10      	pop	{r4, pc}

08007866 <__swrite>:
 8007866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800786a:	461f      	mov	r7, r3
 800786c:	898b      	ldrh	r3, [r1, #12]
 800786e:	05db      	lsls	r3, r3, #23
 8007870:	4605      	mov	r5, r0
 8007872:	460c      	mov	r4, r1
 8007874:	4616      	mov	r6, r2
 8007876:	d505      	bpl.n	8007884 <__swrite+0x1e>
 8007878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787c:	2302      	movs	r3, #2
 800787e:	2200      	movs	r2, #0
 8007880:	f000 f840 	bl	8007904 <_lseek_r>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800788a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800788e:	81a3      	strh	r3, [r4, #12]
 8007890:	4632      	mov	r2, r6
 8007892:	463b      	mov	r3, r7
 8007894:	4628      	mov	r0, r5
 8007896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800789a:	f000 b857 	b.w	800794c <_write_r>

0800789e <__sseek>:
 800789e:	b510      	push	{r4, lr}
 80078a0:	460c      	mov	r4, r1
 80078a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a6:	f000 f82d 	bl	8007904 <_lseek_r>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	89a3      	ldrh	r3, [r4, #12]
 80078ae:	bf15      	itete	ne
 80078b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80078b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80078b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80078ba:	81a3      	strheq	r3, [r4, #12]
 80078bc:	bf18      	it	ne
 80078be:	81a3      	strhne	r3, [r4, #12]
 80078c0:	bd10      	pop	{r4, pc}

080078c2 <__sclose>:
 80078c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078c6:	f000 b80d 	b.w	80078e4 <_close_r>

080078ca <memset>:
 80078ca:	4402      	add	r2, r0
 80078cc:	4603      	mov	r3, r0
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d100      	bne.n	80078d4 <memset+0xa>
 80078d2:	4770      	bx	lr
 80078d4:	f803 1b01 	strb.w	r1, [r3], #1
 80078d8:	e7f9      	b.n	80078ce <memset+0x4>
	...

080078dc <_localeconv_r>:
 80078dc:	4800      	ldr	r0, [pc, #0]	@ (80078e0 <_localeconv_r+0x4>)
 80078de:	4770      	bx	lr
 80078e0:	20040158 	.word	0x20040158

080078e4 <_close_r>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4d06      	ldr	r5, [pc, #24]	@ (8007900 <_close_r+0x1c>)
 80078e8:	2300      	movs	r3, #0
 80078ea:	4604      	mov	r4, r0
 80078ec:	4608      	mov	r0, r1
 80078ee:	602b      	str	r3, [r5, #0]
 80078f0:	f7fa fa4a 	bl	8001d88 <_close>
 80078f4:	1c43      	adds	r3, r0, #1
 80078f6:	d102      	bne.n	80078fe <_close_r+0x1a>
 80078f8:	682b      	ldr	r3, [r5, #0]
 80078fa:	b103      	cbz	r3, 80078fe <_close_r+0x1a>
 80078fc:	6023      	str	r3, [r4, #0]
 80078fe:	bd38      	pop	{r3, r4, r5, pc}
 8007900:	20040584 	.word	0x20040584

08007904 <_lseek_r>:
 8007904:	b538      	push	{r3, r4, r5, lr}
 8007906:	4d07      	ldr	r5, [pc, #28]	@ (8007924 <_lseek_r+0x20>)
 8007908:	4604      	mov	r4, r0
 800790a:	4608      	mov	r0, r1
 800790c:	4611      	mov	r1, r2
 800790e:	2200      	movs	r2, #0
 8007910:	602a      	str	r2, [r5, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	f7fa fa5f 	bl	8001dd6 <_lseek>
 8007918:	1c43      	adds	r3, r0, #1
 800791a:	d102      	bne.n	8007922 <_lseek_r+0x1e>
 800791c:	682b      	ldr	r3, [r5, #0]
 800791e:	b103      	cbz	r3, 8007922 <_lseek_r+0x1e>
 8007920:	6023      	str	r3, [r4, #0]
 8007922:	bd38      	pop	{r3, r4, r5, pc}
 8007924:	20040584 	.word	0x20040584

08007928 <_read_r>:
 8007928:	b538      	push	{r3, r4, r5, lr}
 800792a:	4d07      	ldr	r5, [pc, #28]	@ (8007948 <_read_r+0x20>)
 800792c:	4604      	mov	r4, r0
 800792e:	4608      	mov	r0, r1
 8007930:	4611      	mov	r1, r2
 8007932:	2200      	movs	r2, #0
 8007934:	602a      	str	r2, [r5, #0]
 8007936:	461a      	mov	r2, r3
 8007938:	f7fa f9ed 	bl	8001d16 <_read>
 800793c:	1c43      	adds	r3, r0, #1
 800793e:	d102      	bne.n	8007946 <_read_r+0x1e>
 8007940:	682b      	ldr	r3, [r5, #0]
 8007942:	b103      	cbz	r3, 8007946 <_read_r+0x1e>
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	20040584 	.word	0x20040584

0800794c <_write_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4d07      	ldr	r5, [pc, #28]	@ (800796c <_write_r+0x20>)
 8007950:	4604      	mov	r4, r0
 8007952:	4608      	mov	r0, r1
 8007954:	4611      	mov	r1, r2
 8007956:	2200      	movs	r2, #0
 8007958:	602a      	str	r2, [r5, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	f7fa f9f8 	bl	8001d50 <_write>
 8007960:	1c43      	adds	r3, r0, #1
 8007962:	d102      	bne.n	800796a <_write_r+0x1e>
 8007964:	682b      	ldr	r3, [r5, #0]
 8007966:	b103      	cbz	r3, 800796a <_write_r+0x1e>
 8007968:	6023      	str	r3, [r4, #0]
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	20040584 	.word	0x20040584

08007970 <__errno>:
 8007970:	4b01      	ldr	r3, [pc, #4]	@ (8007978 <__errno+0x8>)
 8007972:	6818      	ldr	r0, [r3, #0]
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	20040018 	.word	0x20040018

0800797c <__libc_init_array>:
 800797c:	b570      	push	{r4, r5, r6, lr}
 800797e:	4d0d      	ldr	r5, [pc, #52]	@ (80079b4 <__libc_init_array+0x38>)
 8007980:	4c0d      	ldr	r4, [pc, #52]	@ (80079b8 <__libc_init_array+0x3c>)
 8007982:	1b64      	subs	r4, r4, r5
 8007984:	10a4      	asrs	r4, r4, #2
 8007986:	2600      	movs	r6, #0
 8007988:	42a6      	cmp	r6, r4
 800798a:	d109      	bne.n	80079a0 <__libc_init_array+0x24>
 800798c:	4d0b      	ldr	r5, [pc, #44]	@ (80079bc <__libc_init_array+0x40>)
 800798e:	4c0c      	ldr	r4, [pc, #48]	@ (80079c0 <__libc_init_array+0x44>)
 8007990:	f001 fec2 	bl	8009718 <_init>
 8007994:	1b64      	subs	r4, r4, r5
 8007996:	10a4      	asrs	r4, r4, #2
 8007998:	2600      	movs	r6, #0
 800799a:	42a6      	cmp	r6, r4
 800799c:	d105      	bne.n	80079aa <__libc_init_array+0x2e>
 800799e:	bd70      	pop	{r4, r5, r6, pc}
 80079a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a4:	4798      	blx	r3
 80079a6:	3601      	adds	r6, #1
 80079a8:	e7ee      	b.n	8007988 <__libc_init_array+0xc>
 80079aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ae:	4798      	blx	r3
 80079b0:	3601      	adds	r6, #1
 80079b2:	e7f2      	b.n	800799a <__libc_init_array+0x1e>
 80079b4:	08009b1c 	.word	0x08009b1c
 80079b8:	08009b1c 	.word	0x08009b1c
 80079bc:	08009b1c 	.word	0x08009b1c
 80079c0:	08009b20 	.word	0x08009b20

080079c4 <__retarget_lock_init_recursive>:
 80079c4:	4770      	bx	lr

080079c6 <__retarget_lock_acquire_recursive>:
 80079c6:	4770      	bx	lr

080079c8 <__retarget_lock_release_recursive>:
 80079c8:	4770      	bx	lr

080079ca <quorem>:
 80079ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ce:	6903      	ldr	r3, [r0, #16]
 80079d0:	690c      	ldr	r4, [r1, #16]
 80079d2:	42a3      	cmp	r3, r4
 80079d4:	4607      	mov	r7, r0
 80079d6:	db7e      	blt.n	8007ad6 <quorem+0x10c>
 80079d8:	3c01      	subs	r4, #1
 80079da:	f101 0814 	add.w	r8, r1, #20
 80079de:	00a3      	lsls	r3, r4, #2
 80079e0:	f100 0514 	add.w	r5, r0, #20
 80079e4:	9300      	str	r3, [sp, #0]
 80079e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079ea:	9301      	str	r3, [sp, #4]
 80079ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079f4:	3301      	adds	r3, #1
 80079f6:	429a      	cmp	r2, r3
 80079f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a00:	d32e      	bcc.n	8007a60 <quorem+0x96>
 8007a02:	f04f 0a00 	mov.w	sl, #0
 8007a06:	46c4      	mov	ip, r8
 8007a08:	46ae      	mov	lr, r5
 8007a0a:	46d3      	mov	fp, sl
 8007a0c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a10:	b298      	uxth	r0, r3
 8007a12:	fb06 a000 	mla	r0, r6, r0, sl
 8007a16:	0c02      	lsrs	r2, r0, #16
 8007a18:	0c1b      	lsrs	r3, r3, #16
 8007a1a:	fb06 2303 	mla	r3, r6, r3, r2
 8007a1e:	f8de 2000 	ldr.w	r2, [lr]
 8007a22:	b280      	uxth	r0, r0
 8007a24:	b292      	uxth	r2, r2
 8007a26:	1a12      	subs	r2, r2, r0
 8007a28:	445a      	add	r2, fp
 8007a2a:	f8de 0000 	ldr.w	r0, [lr]
 8007a2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a38:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a3c:	b292      	uxth	r2, r2
 8007a3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a42:	45e1      	cmp	r9, ip
 8007a44:	f84e 2b04 	str.w	r2, [lr], #4
 8007a48:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a4c:	d2de      	bcs.n	8007a0c <quorem+0x42>
 8007a4e:	9b00      	ldr	r3, [sp, #0]
 8007a50:	58eb      	ldr	r3, [r5, r3]
 8007a52:	b92b      	cbnz	r3, 8007a60 <quorem+0x96>
 8007a54:	9b01      	ldr	r3, [sp, #4]
 8007a56:	3b04      	subs	r3, #4
 8007a58:	429d      	cmp	r5, r3
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	d32f      	bcc.n	8007abe <quorem+0xf4>
 8007a5e:	613c      	str	r4, [r7, #16]
 8007a60:	4638      	mov	r0, r7
 8007a62:	f001 f97f 	bl	8008d64 <__mcmp>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	db25      	blt.n	8007ab6 <quorem+0xec>
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a72:	f8d1 c000 	ldr.w	ip, [r1]
 8007a76:	fa1f fe82 	uxth.w	lr, r2
 8007a7a:	fa1f f38c 	uxth.w	r3, ip
 8007a7e:	eba3 030e 	sub.w	r3, r3, lr
 8007a82:	4403      	add	r3, r0
 8007a84:	0c12      	lsrs	r2, r2, #16
 8007a86:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a8a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a94:	45c1      	cmp	r9, r8
 8007a96:	f841 3b04 	str.w	r3, [r1], #4
 8007a9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a9e:	d2e6      	bcs.n	8007a6e <quorem+0xa4>
 8007aa0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aa4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007aa8:	b922      	cbnz	r2, 8007ab4 <quorem+0xea>
 8007aaa:	3b04      	subs	r3, #4
 8007aac:	429d      	cmp	r5, r3
 8007aae:	461a      	mov	r2, r3
 8007ab0:	d30b      	bcc.n	8007aca <quorem+0x100>
 8007ab2:	613c      	str	r4, [r7, #16]
 8007ab4:	3601      	adds	r6, #1
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	b003      	add	sp, #12
 8007aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abe:	6812      	ldr	r2, [r2, #0]
 8007ac0:	3b04      	subs	r3, #4
 8007ac2:	2a00      	cmp	r2, #0
 8007ac4:	d1cb      	bne.n	8007a5e <quorem+0x94>
 8007ac6:	3c01      	subs	r4, #1
 8007ac8:	e7c6      	b.n	8007a58 <quorem+0x8e>
 8007aca:	6812      	ldr	r2, [r2, #0]
 8007acc:	3b04      	subs	r3, #4
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	d1ef      	bne.n	8007ab2 <quorem+0xe8>
 8007ad2:	3c01      	subs	r4, #1
 8007ad4:	e7ea      	b.n	8007aac <quorem+0xe2>
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e7ee      	b.n	8007ab8 <quorem+0xee>
 8007ada:	0000      	movs	r0, r0
 8007adc:	0000      	movs	r0, r0
	...

08007ae0 <_dtoa_r>:
 8007ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae4:	69c7      	ldr	r7, [r0, #28]
 8007ae6:	b097      	sub	sp, #92	@ 0x5c
 8007ae8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007aec:	ec55 4b10 	vmov	r4, r5, d0
 8007af0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007af2:	9107      	str	r1, [sp, #28]
 8007af4:	4681      	mov	r9, r0
 8007af6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007af8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007afa:	b97f      	cbnz	r7, 8007b1c <_dtoa_r+0x3c>
 8007afc:	2010      	movs	r0, #16
 8007afe:	f000 fe09 	bl	8008714 <malloc>
 8007b02:	4602      	mov	r2, r0
 8007b04:	f8c9 001c 	str.w	r0, [r9, #28]
 8007b08:	b920      	cbnz	r0, 8007b14 <_dtoa_r+0x34>
 8007b0a:	4ba9      	ldr	r3, [pc, #676]	@ (8007db0 <_dtoa_r+0x2d0>)
 8007b0c:	21ef      	movs	r1, #239	@ 0xef
 8007b0e:	48a9      	ldr	r0, [pc, #676]	@ (8007db4 <_dtoa_r+0x2d4>)
 8007b10:	f001 fafa 	bl	8009108 <__assert_func>
 8007b14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b18:	6007      	str	r7, [r0, #0]
 8007b1a:	60c7      	str	r7, [r0, #12]
 8007b1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b20:	6819      	ldr	r1, [r3, #0]
 8007b22:	b159      	cbz	r1, 8007b3c <_dtoa_r+0x5c>
 8007b24:	685a      	ldr	r2, [r3, #4]
 8007b26:	604a      	str	r2, [r1, #4]
 8007b28:	2301      	movs	r3, #1
 8007b2a:	4093      	lsls	r3, r2
 8007b2c:	608b      	str	r3, [r1, #8]
 8007b2e:	4648      	mov	r0, r9
 8007b30:	f000 fee6 	bl	8008900 <_Bfree>
 8007b34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	601a      	str	r2, [r3, #0]
 8007b3c:	1e2b      	subs	r3, r5, #0
 8007b3e:	bfb9      	ittee	lt
 8007b40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b44:	9305      	strlt	r3, [sp, #20]
 8007b46:	2300      	movge	r3, #0
 8007b48:	6033      	strge	r3, [r6, #0]
 8007b4a:	9f05      	ldr	r7, [sp, #20]
 8007b4c:	4b9a      	ldr	r3, [pc, #616]	@ (8007db8 <_dtoa_r+0x2d8>)
 8007b4e:	bfbc      	itt	lt
 8007b50:	2201      	movlt	r2, #1
 8007b52:	6032      	strlt	r2, [r6, #0]
 8007b54:	43bb      	bics	r3, r7
 8007b56:	d112      	bne.n	8007b7e <_dtoa_r+0x9e>
 8007b58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b5e:	6013      	str	r3, [r2, #0]
 8007b60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b64:	4323      	orrs	r3, r4
 8007b66:	f000 855a 	beq.w	800861e <_dtoa_r+0xb3e>
 8007b6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007dcc <_dtoa_r+0x2ec>
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	f000 855c 	beq.w	800862e <_dtoa_r+0xb4e>
 8007b76:	f10a 0303 	add.w	r3, sl, #3
 8007b7a:	f000 bd56 	b.w	800862a <_dtoa_r+0xb4a>
 8007b7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b82:	2200      	movs	r2, #0
 8007b84:	ec51 0b17 	vmov	r0, r1, d7
 8007b88:	2300      	movs	r3, #0
 8007b8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b8e:	f7f8 ffb3 	bl	8000af8 <__aeabi_dcmpeq>
 8007b92:	4680      	mov	r8, r0
 8007b94:	b158      	cbz	r0, 8007bae <_dtoa_r+0xce>
 8007b96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b98:	2301      	movs	r3, #1
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b9e:	b113      	cbz	r3, 8007ba6 <_dtoa_r+0xc6>
 8007ba0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ba2:	4b86      	ldr	r3, [pc, #536]	@ (8007dbc <_dtoa_r+0x2dc>)
 8007ba4:	6013      	str	r3, [r2, #0]
 8007ba6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007dd0 <_dtoa_r+0x2f0>
 8007baa:	f000 bd40 	b.w	800862e <_dtoa_r+0xb4e>
 8007bae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007bb2:	aa14      	add	r2, sp, #80	@ 0x50
 8007bb4:	a915      	add	r1, sp, #84	@ 0x54
 8007bb6:	4648      	mov	r0, r9
 8007bb8:	f001 f984 	bl	8008ec4 <__d2b>
 8007bbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007bc0:	9002      	str	r0, [sp, #8]
 8007bc2:	2e00      	cmp	r6, #0
 8007bc4:	d078      	beq.n	8007cb8 <_dtoa_r+0x1d8>
 8007bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bc8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007bd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007bdc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007be0:	4619      	mov	r1, r3
 8007be2:	2200      	movs	r2, #0
 8007be4:	4b76      	ldr	r3, [pc, #472]	@ (8007dc0 <_dtoa_r+0x2e0>)
 8007be6:	f7f8 fb67 	bl	80002b8 <__aeabi_dsub>
 8007bea:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d98 <_dtoa_r+0x2b8>)
 8007bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf0:	f7f8 fd1a 	bl	8000628 <__aeabi_dmul>
 8007bf4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007da0 <_dtoa_r+0x2c0>)
 8007bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfa:	f7f8 fb5f 	bl	80002bc <__adddf3>
 8007bfe:	4604      	mov	r4, r0
 8007c00:	4630      	mov	r0, r6
 8007c02:	460d      	mov	r5, r1
 8007c04:	f7f8 fca6 	bl	8000554 <__aeabi_i2d>
 8007c08:	a367      	add	r3, pc, #412	@ (adr r3, 8007da8 <_dtoa_r+0x2c8>)
 8007c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0e:	f7f8 fd0b 	bl	8000628 <__aeabi_dmul>
 8007c12:	4602      	mov	r2, r0
 8007c14:	460b      	mov	r3, r1
 8007c16:	4620      	mov	r0, r4
 8007c18:	4629      	mov	r1, r5
 8007c1a:	f7f8 fb4f 	bl	80002bc <__adddf3>
 8007c1e:	4604      	mov	r4, r0
 8007c20:	460d      	mov	r5, r1
 8007c22:	f7f8 ffb1 	bl	8000b88 <__aeabi_d2iz>
 8007c26:	2200      	movs	r2, #0
 8007c28:	4607      	mov	r7, r0
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	4629      	mov	r1, r5
 8007c30:	f7f8 ff6c 	bl	8000b0c <__aeabi_dcmplt>
 8007c34:	b140      	cbz	r0, 8007c48 <_dtoa_r+0x168>
 8007c36:	4638      	mov	r0, r7
 8007c38:	f7f8 fc8c 	bl	8000554 <__aeabi_i2d>
 8007c3c:	4622      	mov	r2, r4
 8007c3e:	462b      	mov	r3, r5
 8007c40:	f7f8 ff5a 	bl	8000af8 <__aeabi_dcmpeq>
 8007c44:	b900      	cbnz	r0, 8007c48 <_dtoa_r+0x168>
 8007c46:	3f01      	subs	r7, #1
 8007c48:	2f16      	cmp	r7, #22
 8007c4a:	d852      	bhi.n	8007cf2 <_dtoa_r+0x212>
 8007c4c:	4b5d      	ldr	r3, [pc, #372]	@ (8007dc4 <_dtoa_r+0x2e4>)
 8007c4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c5a:	f7f8 ff57 	bl	8000b0c <__aeabi_dcmplt>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d049      	beq.n	8007cf6 <_dtoa_r+0x216>
 8007c62:	3f01      	subs	r7, #1
 8007c64:	2300      	movs	r3, #0
 8007c66:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c6a:	1b9b      	subs	r3, r3, r6
 8007c6c:	1e5a      	subs	r2, r3, #1
 8007c6e:	bf45      	ittet	mi
 8007c70:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c74:	9300      	strmi	r3, [sp, #0]
 8007c76:	2300      	movpl	r3, #0
 8007c78:	2300      	movmi	r3, #0
 8007c7a:	9206      	str	r2, [sp, #24]
 8007c7c:	bf54      	ite	pl
 8007c7e:	9300      	strpl	r3, [sp, #0]
 8007c80:	9306      	strmi	r3, [sp, #24]
 8007c82:	2f00      	cmp	r7, #0
 8007c84:	db39      	blt.n	8007cfa <_dtoa_r+0x21a>
 8007c86:	9b06      	ldr	r3, [sp, #24]
 8007c88:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c8a:	443b      	add	r3, r7
 8007c8c:	9306      	str	r3, [sp, #24]
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9308      	str	r3, [sp, #32]
 8007c92:	9b07      	ldr	r3, [sp, #28]
 8007c94:	2b09      	cmp	r3, #9
 8007c96:	d863      	bhi.n	8007d60 <_dtoa_r+0x280>
 8007c98:	2b05      	cmp	r3, #5
 8007c9a:	bfc4      	itt	gt
 8007c9c:	3b04      	subgt	r3, #4
 8007c9e:	9307      	strgt	r3, [sp, #28]
 8007ca0:	9b07      	ldr	r3, [sp, #28]
 8007ca2:	f1a3 0302 	sub.w	r3, r3, #2
 8007ca6:	bfcc      	ite	gt
 8007ca8:	2400      	movgt	r4, #0
 8007caa:	2401      	movle	r4, #1
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d863      	bhi.n	8007d78 <_dtoa_r+0x298>
 8007cb0:	e8df f003 	tbb	[pc, r3]
 8007cb4:	2b375452 	.word	0x2b375452
 8007cb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007cbc:	441e      	add	r6, r3
 8007cbe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	bfc1      	itttt	gt
 8007cc6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007cca:	409f      	lslgt	r7, r3
 8007ccc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007cd0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007cd4:	bfd6      	itet	le
 8007cd6:	f1c3 0320 	rsble	r3, r3, #32
 8007cda:	ea47 0003 	orrgt.w	r0, r7, r3
 8007cde:	fa04 f003 	lslle.w	r0, r4, r3
 8007ce2:	f7f8 fc27 	bl	8000534 <__aeabi_ui2d>
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007cec:	3e01      	subs	r6, #1
 8007cee:	9212      	str	r2, [sp, #72]	@ 0x48
 8007cf0:	e776      	b.n	8007be0 <_dtoa_r+0x100>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e7b7      	b.n	8007c66 <_dtoa_r+0x186>
 8007cf6:	9010      	str	r0, [sp, #64]	@ 0x40
 8007cf8:	e7b6      	b.n	8007c68 <_dtoa_r+0x188>
 8007cfa:	9b00      	ldr	r3, [sp, #0]
 8007cfc:	1bdb      	subs	r3, r3, r7
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	427b      	negs	r3, r7
 8007d02:	9308      	str	r3, [sp, #32]
 8007d04:	2300      	movs	r3, #0
 8007d06:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d08:	e7c3      	b.n	8007c92 <_dtoa_r+0x1b2>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d10:	eb07 0b03 	add.w	fp, r7, r3
 8007d14:	f10b 0301 	add.w	r3, fp, #1
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	9303      	str	r3, [sp, #12]
 8007d1c:	bfb8      	it	lt
 8007d1e:	2301      	movlt	r3, #1
 8007d20:	e006      	b.n	8007d30 <_dtoa_r+0x250>
 8007d22:	2301      	movs	r3, #1
 8007d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	dd28      	ble.n	8007d7e <_dtoa_r+0x29e>
 8007d2c:	469b      	mov	fp, r3
 8007d2e:	9303      	str	r3, [sp, #12]
 8007d30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007d34:	2100      	movs	r1, #0
 8007d36:	2204      	movs	r2, #4
 8007d38:	f102 0514 	add.w	r5, r2, #20
 8007d3c:	429d      	cmp	r5, r3
 8007d3e:	d926      	bls.n	8007d8e <_dtoa_r+0x2ae>
 8007d40:	6041      	str	r1, [r0, #4]
 8007d42:	4648      	mov	r0, r9
 8007d44:	f000 fd9c 	bl	8008880 <_Balloc>
 8007d48:	4682      	mov	sl, r0
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d142      	bne.n	8007dd4 <_dtoa_r+0x2f4>
 8007d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc8 <_dtoa_r+0x2e8>)
 8007d50:	4602      	mov	r2, r0
 8007d52:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d56:	e6da      	b.n	8007b0e <_dtoa_r+0x2e>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	e7e3      	b.n	8007d24 <_dtoa_r+0x244>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	e7d5      	b.n	8007d0c <_dtoa_r+0x22c>
 8007d60:	2401      	movs	r4, #1
 8007d62:	2300      	movs	r3, #0
 8007d64:	9307      	str	r3, [sp, #28]
 8007d66:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d68:	f04f 3bff 	mov.w	fp, #4294967295
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d72:	2312      	movs	r3, #18
 8007d74:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d76:	e7db      	b.n	8007d30 <_dtoa_r+0x250>
 8007d78:	2301      	movs	r3, #1
 8007d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d7c:	e7f4      	b.n	8007d68 <_dtoa_r+0x288>
 8007d7e:	f04f 0b01 	mov.w	fp, #1
 8007d82:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d86:	465b      	mov	r3, fp
 8007d88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d8c:	e7d0      	b.n	8007d30 <_dtoa_r+0x250>
 8007d8e:	3101      	adds	r1, #1
 8007d90:	0052      	lsls	r2, r2, #1
 8007d92:	e7d1      	b.n	8007d38 <_dtoa_r+0x258>
 8007d94:	f3af 8000 	nop.w
 8007d98:	636f4361 	.word	0x636f4361
 8007d9c:	3fd287a7 	.word	0x3fd287a7
 8007da0:	8b60c8b3 	.word	0x8b60c8b3
 8007da4:	3fc68a28 	.word	0x3fc68a28
 8007da8:	509f79fb 	.word	0x509f79fb
 8007dac:	3fd34413 	.word	0x3fd34413
 8007db0:	080097e1 	.word	0x080097e1
 8007db4:	080097f8 	.word	0x080097f8
 8007db8:	7ff00000 	.word	0x7ff00000
 8007dbc:	080097b1 	.word	0x080097b1
 8007dc0:	3ff80000 	.word	0x3ff80000
 8007dc4:	08009948 	.word	0x08009948
 8007dc8:	08009850 	.word	0x08009850
 8007dcc:	080097dd 	.word	0x080097dd
 8007dd0:	080097b0 	.word	0x080097b0
 8007dd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007dd8:	6018      	str	r0, [r3, #0]
 8007dda:	9b03      	ldr	r3, [sp, #12]
 8007ddc:	2b0e      	cmp	r3, #14
 8007dde:	f200 80a1 	bhi.w	8007f24 <_dtoa_r+0x444>
 8007de2:	2c00      	cmp	r4, #0
 8007de4:	f000 809e 	beq.w	8007f24 <_dtoa_r+0x444>
 8007de8:	2f00      	cmp	r7, #0
 8007dea:	dd33      	ble.n	8007e54 <_dtoa_r+0x374>
 8007dec:	4b9c      	ldr	r3, [pc, #624]	@ (8008060 <_dtoa_r+0x580>)
 8007dee:	f007 020f 	and.w	r2, r7, #15
 8007df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007df6:	ed93 7b00 	vldr	d7, [r3]
 8007dfa:	05f8      	lsls	r0, r7, #23
 8007dfc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007e00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007e04:	d516      	bpl.n	8007e34 <_dtoa_r+0x354>
 8007e06:	4b97      	ldr	r3, [pc, #604]	@ (8008064 <_dtoa_r+0x584>)
 8007e08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e10:	f7f8 fd34 	bl	800087c <__aeabi_ddiv>
 8007e14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e18:	f004 040f 	and.w	r4, r4, #15
 8007e1c:	2603      	movs	r6, #3
 8007e1e:	4d91      	ldr	r5, [pc, #580]	@ (8008064 <_dtoa_r+0x584>)
 8007e20:	b954      	cbnz	r4, 8007e38 <_dtoa_r+0x358>
 8007e22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e2a:	f7f8 fd27 	bl	800087c <__aeabi_ddiv>
 8007e2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e32:	e028      	b.n	8007e86 <_dtoa_r+0x3a6>
 8007e34:	2602      	movs	r6, #2
 8007e36:	e7f2      	b.n	8007e1e <_dtoa_r+0x33e>
 8007e38:	07e1      	lsls	r1, r4, #31
 8007e3a:	d508      	bpl.n	8007e4e <_dtoa_r+0x36e>
 8007e3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e44:	f7f8 fbf0 	bl	8000628 <__aeabi_dmul>
 8007e48:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e4c:	3601      	adds	r6, #1
 8007e4e:	1064      	asrs	r4, r4, #1
 8007e50:	3508      	adds	r5, #8
 8007e52:	e7e5      	b.n	8007e20 <_dtoa_r+0x340>
 8007e54:	f000 80af 	beq.w	8007fb6 <_dtoa_r+0x4d6>
 8007e58:	427c      	negs	r4, r7
 8007e5a:	4b81      	ldr	r3, [pc, #516]	@ (8008060 <_dtoa_r+0x580>)
 8007e5c:	4d81      	ldr	r5, [pc, #516]	@ (8008064 <_dtoa_r+0x584>)
 8007e5e:	f004 020f 	and.w	r2, r4, #15
 8007e62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e6e:	f7f8 fbdb 	bl	8000628 <__aeabi_dmul>
 8007e72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e76:	1124      	asrs	r4, r4, #4
 8007e78:	2300      	movs	r3, #0
 8007e7a:	2602      	movs	r6, #2
 8007e7c:	2c00      	cmp	r4, #0
 8007e7e:	f040 808f 	bne.w	8007fa0 <_dtoa_r+0x4c0>
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1d3      	bne.n	8007e2e <_dtoa_r+0x34e>
 8007e86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e88:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f000 8094 	beq.w	8007fba <_dtoa_r+0x4da>
 8007e92:	4b75      	ldr	r3, [pc, #468]	@ (8008068 <_dtoa_r+0x588>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	4620      	mov	r0, r4
 8007e98:	4629      	mov	r1, r5
 8007e9a:	f7f8 fe37 	bl	8000b0c <__aeabi_dcmplt>
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	f000 808b 	beq.w	8007fba <_dtoa_r+0x4da>
 8007ea4:	9b03      	ldr	r3, [sp, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f000 8087 	beq.w	8007fba <_dtoa_r+0x4da>
 8007eac:	f1bb 0f00 	cmp.w	fp, #0
 8007eb0:	dd34      	ble.n	8007f1c <_dtoa_r+0x43c>
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	4b6d      	ldr	r3, [pc, #436]	@ (800806c <_dtoa_r+0x58c>)
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	4629      	mov	r1, r5
 8007eba:	f7f8 fbb5 	bl	8000628 <__aeabi_dmul>
 8007ebe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ec2:	f107 38ff 	add.w	r8, r7, #4294967295
 8007ec6:	3601      	adds	r6, #1
 8007ec8:	465c      	mov	r4, fp
 8007eca:	4630      	mov	r0, r6
 8007ecc:	f7f8 fb42 	bl	8000554 <__aeabi_i2d>
 8007ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ed4:	f7f8 fba8 	bl	8000628 <__aeabi_dmul>
 8007ed8:	4b65      	ldr	r3, [pc, #404]	@ (8008070 <_dtoa_r+0x590>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	f7f8 f9ee 	bl	80002bc <__adddf3>
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007ee6:	2c00      	cmp	r4, #0
 8007ee8:	d16a      	bne.n	8007fc0 <_dtoa_r+0x4e0>
 8007eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eee:	4b61      	ldr	r3, [pc, #388]	@ (8008074 <_dtoa_r+0x594>)
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f7f8 f9e1 	bl	80002b8 <__aeabi_dsub>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007efe:	462a      	mov	r2, r5
 8007f00:	4633      	mov	r3, r6
 8007f02:	f7f8 fe21 	bl	8000b48 <__aeabi_dcmpgt>
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f040 8298 	bne.w	800843c <_dtoa_r+0x95c>
 8007f0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f10:	462a      	mov	r2, r5
 8007f12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f16:	f7f8 fdf9 	bl	8000b0c <__aeabi_dcmplt>
 8007f1a:	bb38      	cbnz	r0, 8007f6c <_dtoa_r+0x48c>
 8007f1c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007f20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007f24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f2c0 8157 	blt.w	80081da <_dtoa_r+0x6fa>
 8007f2c:	2f0e      	cmp	r7, #14
 8007f2e:	f300 8154 	bgt.w	80081da <_dtoa_r+0x6fa>
 8007f32:	4b4b      	ldr	r3, [pc, #300]	@ (8008060 <_dtoa_r+0x580>)
 8007f34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f38:	ed93 7b00 	vldr	d7, [r3]
 8007f3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	ed8d 7b00 	vstr	d7, [sp]
 8007f44:	f280 80e5 	bge.w	8008112 <_dtoa_r+0x632>
 8007f48:	9b03      	ldr	r3, [sp, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f300 80e1 	bgt.w	8008112 <_dtoa_r+0x632>
 8007f50:	d10c      	bne.n	8007f6c <_dtoa_r+0x48c>
 8007f52:	4b48      	ldr	r3, [pc, #288]	@ (8008074 <_dtoa_r+0x594>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	ec51 0b17 	vmov	r0, r1, d7
 8007f5a:	f7f8 fb65 	bl	8000628 <__aeabi_dmul>
 8007f5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f62:	f7f8 fde7 	bl	8000b34 <__aeabi_dcmpge>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	f000 8266 	beq.w	8008438 <_dtoa_r+0x958>
 8007f6c:	2400      	movs	r4, #0
 8007f6e:	4625      	mov	r5, r4
 8007f70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f72:	4656      	mov	r6, sl
 8007f74:	ea6f 0803 	mvn.w	r8, r3
 8007f78:	2700      	movs	r7, #0
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	f000 fcbf 	bl	8008900 <_Bfree>
 8007f82:	2d00      	cmp	r5, #0
 8007f84:	f000 80bd 	beq.w	8008102 <_dtoa_r+0x622>
 8007f88:	b12f      	cbz	r7, 8007f96 <_dtoa_r+0x4b6>
 8007f8a:	42af      	cmp	r7, r5
 8007f8c:	d003      	beq.n	8007f96 <_dtoa_r+0x4b6>
 8007f8e:	4639      	mov	r1, r7
 8007f90:	4648      	mov	r0, r9
 8007f92:	f000 fcb5 	bl	8008900 <_Bfree>
 8007f96:	4629      	mov	r1, r5
 8007f98:	4648      	mov	r0, r9
 8007f9a:	f000 fcb1 	bl	8008900 <_Bfree>
 8007f9e:	e0b0      	b.n	8008102 <_dtoa_r+0x622>
 8007fa0:	07e2      	lsls	r2, r4, #31
 8007fa2:	d505      	bpl.n	8007fb0 <_dtoa_r+0x4d0>
 8007fa4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fa8:	f7f8 fb3e 	bl	8000628 <__aeabi_dmul>
 8007fac:	3601      	adds	r6, #1
 8007fae:	2301      	movs	r3, #1
 8007fb0:	1064      	asrs	r4, r4, #1
 8007fb2:	3508      	adds	r5, #8
 8007fb4:	e762      	b.n	8007e7c <_dtoa_r+0x39c>
 8007fb6:	2602      	movs	r6, #2
 8007fb8:	e765      	b.n	8007e86 <_dtoa_r+0x3a6>
 8007fba:	9c03      	ldr	r4, [sp, #12]
 8007fbc:	46b8      	mov	r8, r7
 8007fbe:	e784      	b.n	8007eca <_dtoa_r+0x3ea>
 8007fc0:	4b27      	ldr	r3, [pc, #156]	@ (8008060 <_dtoa_r+0x580>)
 8007fc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fc4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fcc:	4454      	add	r4, sl
 8007fce:	2900      	cmp	r1, #0
 8007fd0:	d054      	beq.n	800807c <_dtoa_r+0x59c>
 8007fd2:	4929      	ldr	r1, [pc, #164]	@ (8008078 <_dtoa_r+0x598>)
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	f7f8 fc51 	bl	800087c <__aeabi_ddiv>
 8007fda:	4633      	mov	r3, r6
 8007fdc:	462a      	mov	r2, r5
 8007fde:	f7f8 f96b 	bl	80002b8 <__aeabi_dsub>
 8007fe2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fe6:	4656      	mov	r6, sl
 8007fe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fec:	f7f8 fdcc 	bl	8000b88 <__aeabi_d2iz>
 8007ff0:	4605      	mov	r5, r0
 8007ff2:	f7f8 faaf 	bl	8000554 <__aeabi_i2d>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ffe:	f7f8 f95b 	bl	80002b8 <__aeabi_dsub>
 8008002:	3530      	adds	r5, #48	@ 0x30
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800800c:	f806 5b01 	strb.w	r5, [r6], #1
 8008010:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008014:	f7f8 fd7a 	bl	8000b0c <__aeabi_dcmplt>
 8008018:	2800      	cmp	r0, #0
 800801a:	d172      	bne.n	8008102 <_dtoa_r+0x622>
 800801c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008020:	4911      	ldr	r1, [pc, #68]	@ (8008068 <_dtoa_r+0x588>)
 8008022:	2000      	movs	r0, #0
 8008024:	f7f8 f948 	bl	80002b8 <__aeabi_dsub>
 8008028:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800802c:	f7f8 fd6e 	bl	8000b0c <__aeabi_dcmplt>
 8008030:	2800      	cmp	r0, #0
 8008032:	f040 80b4 	bne.w	800819e <_dtoa_r+0x6be>
 8008036:	42a6      	cmp	r6, r4
 8008038:	f43f af70 	beq.w	8007f1c <_dtoa_r+0x43c>
 800803c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008040:	4b0a      	ldr	r3, [pc, #40]	@ (800806c <_dtoa_r+0x58c>)
 8008042:	2200      	movs	r2, #0
 8008044:	f7f8 faf0 	bl	8000628 <__aeabi_dmul>
 8008048:	4b08      	ldr	r3, [pc, #32]	@ (800806c <_dtoa_r+0x58c>)
 800804a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800804e:	2200      	movs	r2, #0
 8008050:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008054:	f7f8 fae8 	bl	8000628 <__aeabi_dmul>
 8008058:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800805c:	e7c4      	b.n	8007fe8 <_dtoa_r+0x508>
 800805e:	bf00      	nop
 8008060:	08009948 	.word	0x08009948
 8008064:	08009920 	.word	0x08009920
 8008068:	3ff00000 	.word	0x3ff00000
 800806c:	40240000 	.word	0x40240000
 8008070:	401c0000 	.word	0x401c0000
 8008074:	40140000 	.word	0x40140000
 8008078:	3fe00000 	.word	0x3fe00000
 800807c:	4631      	mov	r1, r6
 800807e:	4628      	mov	r0, r5
 8008080:	f7f8 fad2 	bl	8000628 <__aeabi_dmul>
 8008084:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008088:	9413      	str	r4, [sp, #76]	@ 0x4c
 800808a:	4656      	mov	r6, sl
 800808c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008090:	f7f8 fd7a 	bl	8000b88 <__aeabi_d2iz>
 8008094:	4605      	mov	r5, r0
 8008096:	f7f8 fa5d 	bl	8000554 <__aeabi_i2d>
 800809a:	4602      	mov	r2, r0
 800809c:	460b      	mov	r3, r1
 800809e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080a2:	f7f8 f909 	bl	80002b8 <__aeabi_dsub>
 80080a6:	3530      	adds	r5, #48	@ 0x30
 80080a8:	f806 5b01 	strb.w	r5, [r6], #1
 80080ac:	4602      	mov	r2, r0
 80080ae:	460b      	mov	r3, r1
 80080b0:	42a6      	cmp	r6, r4
 80080b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080b6:	f04f 0200 	mov.w	r2, #0
 80080ba:	d124      	bne.n	8008106 <_dtoa_r+0x626>
 80080bc:	4baf      	ldr	r3, [pc, #700]	@ (800837c <_dtoa_r+0x89c>)
 80080be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080c2:	f7f8 f8fb 	bl	80002bc <__adddf3>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080ce:	f7f8 fd3b 	bl	8000b48 <__aeabi_dcmpgt>
 80080d2:	2800      	cmp	r0, #0
 80080d4:	d163      	bne.n	800819e <_dtoa_r+0x6be>
 80080d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080da:	49a8      	ldr	r1, [pc, #672]	@ (800837c <_dtoa_r+0x89c>)
 80080dc:	2000      	movs	r0, #0
 80080de:	f7f8 f8eb 	bl	80002b8 <__aeabi_dsub>
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080ea:	f7f8 fd0f 	bl	8000b0c <__aeabi_dcmplt>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	f43f af14 	beq.w	8007f1c <_dtoa_r+0x43c>
 80080f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80080f6:	1e73      	subs	r3, r6, #1
 80080f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80080fe:	2b30      	cmp	r3, #48	@ 0x30
 8008100:	d0f8      	beq.n	80080f4 <_dtoa_r+0x614>
 8008102:	4647      	mov	r7, r8
 8008104:	e03b      	b.n	800817e <_dtoa_r+0x69e>
 8008106:	4b9e      	ldr	r3, [pc, #632]	@ (8008380 <_dtoa_r+0x8a0>)
 8008108:	f7f8 fa8e 	bl	8000628 <__aeabi_dmul>
 800810c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008110:	e7bc      	b.n	800808c <_dtoa_r+0x5ac>
 8008112:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008116:	4656      	mov	r6, sl
 8008118:	e9dd 2300 	ldrd	r2, r3, [sp]
 800811c:	4620      	mov	r0, r4
 800811e:	4629      	mov	r1, r5
 8008120:	f7f8 fbac 	bl	800087c <__aeabi_ddiv>
 8008124:	f7f8 fd30 	bl	8000b88 <__aeabi_d2iz>
 8008128:	4680      	mov	r8, r0
 800812a:	f7f8 fa13 	bl	8000554 <__aeabi_i2d>
 800812e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008132:	f7f8 fa79 	bl	8000628 <__aeabi_dmul>
 8008136:	4602      	mov	r2, r0
 8008138:	460b      	mov	r3, r1
 800813a:	4620      	mov	r0, r4
 800813c:	4629      	mov	r1, r5
 800813e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008142:	f7f8 f8b9 	bl	80002b8 <__aeabi_dsub>
 8008146:	f806 4b01 	strb.w	r4, [r6], #1
 800814a:	9d03      	ldr	r5, [sp, #12]
 800814c:	eba6 040a 	sub.w	r4, r6, sl
 8008150:	42a5      	cmp	r5, r4
 8008152:	4602      	mov	r2, r0
 8008154:	460b      	mov	r3, r1
 8008156:	d133      	bne.n	80081c0 <_dtoa_r+0x6e0>
 8008158:	f7f8 f8b0 	bl	80002bc <__adddf3>
 800815c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008160:	4604      	mov	r4, r0
 8008162:	460d      	mov	r5, r1
 8008164:	f7f8 fcf0 	bl	8000b48 <__aeabi_dcmpgt>
 8008168:	b9c0      	cbnz	r0, 800819c <_dtoa_r+0x6bc>
 800816a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 fcc1 	bl	8000af8 <__aeabi_dcmpeq>
 8008176:	b110      	cbz	r0, 800817e <_dtoa_r+0x69e>
 8008178:	f018 0f01 	tst.w	r8, #1
 800817c:	d10e      	bne.n	800819c <_dtoa_r+0x6bc>
 800817e:	9902      	ldr	r1, [sp, #8]
 8008180:	4648      	mov	r0, r9
 8008182:	f000 fbbd 	bl	8008900 <_Bfree>
 8008186:	2300      	movs	r3, #0
 8008188:	7033      	strb	r3, [r6, #0]
 800818a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800818c:	3701      	adds	r7, #1
 800818e:	601f      	str	r7, [r3, #0]
 8008190:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 824b 	beq.w	800862e <_dtoa_r+0xb4e>
 8008198:	601e      	str	r6, [r3, #0]
 800819a:	e248      	b.n	800862e <_dtoa_r+0xb4e>
 800819c:	46b8      	mov	r8, r7
 800819e:	4633      	mov	r3, r6
 80081a0:	461e      	mov	r6, r3
 80081a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081a6:	2a39      	cmp	r2, #57	@ 0x39
 80081a8:	d106      	bne.n	80081b8 <_dtoa_r+0x6d8>
 80081aa:	459a      	cmp	sl, r3
 80081ac:	d1f8      	bne.n	80081a0 <_dtoa_r+0x6c0>
 80081ae:	2230      	movs	r2, #48	@ 0x30
 80081b0:	f108 0801 	add.w	r8, r8, #1
 80081b4:	f88a 2000 	strb.w	r2, [sl]
 80081b8:	781a      	ldrb	r2, [r3, #0]
 80081ba:	3201      	adds	r2, #1
 80081bc:	701a      	strb	r2, [r3, #0]
 80081be:	e7a0      	b.n	8008102 <_dtoa_r+0x622>
 80081c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008380 <_dtoa_r+0x8a0>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	f7f8 fa30 	bl	8000628 <__aeabi_dmul>
 80081c8:	2200      	movs	r2, #0
 80081ca:	2300      	movs	r3, #0
 80081cc:	4604      	mov	r4, r0
 80081ce:	460d      	mov	r5, r1
 80081d0:	f7f8 fc92 	bl	8000af8 <__aeabi_dcmpeq>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	d09f      	beq.n	8008118 <_dtoa_r+0x638>
 80081d8:	e7d1      	b.n	800817e <_dtoa_r+0x69e>
 80081da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081dc:	2a00      	cmp	r2, #0
 80081de:	f000 80ea 	beq.w	80083b6 <_dtoa_r+0x8d6>
 80081e2:	9a07      	ldr	r2, [sp, #28]
 80081e4:	2a01      	cmp	r2, #1
 80081e6:	f300 80cd 	bgt.w	8008384 <_dtoa_r+0x8a4>
 80081ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081ec:	2a00      	cmp	r2, #0
 80081ee:	f000 80c1 	beq.w	8008374 <_dtoa_r+0x894>
 80081f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081f6:	9c08      	ldr	r4, [sp, #32]
 80081f8:	9e00      	ldr	r6, [sp, #0]
 80081fa:	9a00      	ldr	r2, [sp, #0]
 80081fc:	441a      	add	r2, r3
 80081fe:	9200      	str	r2, [sp, #0]
 8008200:	9a06      	ldr	r2, [sp, #24]
 8008202:	2101      	movs	r1, #1
 8008204:	441a      	add	r2, r3
 8008206:	4648      	mov	r0, r9
 8008208:	9206      	str	r2, [sp, #24]
 800820a:	f000 fc2d 	bl	8008a68 <__i2b>
 800820e:	4605      	mov	r5, r0
 8008210:	b166      	cbz	r6, 800822c <_dtoa_r+0x74c>
 8008212:	9b06      	ldr	r3, [sp, #24]
 8008214:	2b00      	cmp	r3, #0
 8008216:	dd09      	ble.n	800822c <_dtoa_r+0x74c>
 8008218:	42b3      	cmp	r3, r6
 800821a:	9a00      	ldr	r2, [sp, #0]
 800821c:	bfa8      	it	ge
 800821e:	4633      	movge	r3, r6
 8008220:	1ad2      	subs	r2, r2, r3
 8008222:	9200      	str	r2, [sp, #0]
 8008224:	9a06      	ldr	r2, [sp, #24]
 8008226:	1af6      	subs	r6, r6, r3
 8008228:	1ad3      	subs	r3, r2, r3
 800822a:	9306      	str	r3, [sp, #24]
 800822c:	9b08      	ldr	r3, [sp, #32]
 800822e:	b30b      	cbz	r3, 8008274 <_dtoa_r+0x794>
 8008230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008232:	2b00      	cmp	r3, #0
 8008234:	f000 80c6 	beq.w	80083c4 <_dtoa_r+0x8e4>
 8008238:	2c00      	cmp	r4, #0
 800823a:	f000 80c0 	beq.w	80083be <_dtoa_r+0x8de>
 800823e:	4629      	mov	r1, r5
 8008240:	4622      	mov	r2, r4
 8008242:	4648      	mov	r0, r9
 8008244:	f000 fcc8 	bl	8008bd8 <__pow5mult>
 8008248:	9a02      	ldr	r2, [sp, #8]
 800824a:	4601      	mov	r1, r0
 800824c:	4605      	mov	r5, r0
 800824e:	4648      	mov	r0, r9
 8008250:	f000 fc20 	bl	8008a94 <__multiply>
 8008254:	9902      	ldr	r1, [sp, #8]
 8008256:	4680      	mov	r8, r0
 8008258:	4648      	mov	r0, r9
 800825a:	f000 fb51 	bl	8008900 <_Bfree>
 800825e:	9b08      	ldr	r3, [sp, #32]
 8008260:	1b1b      	subs	r3, r3, r4
 8008262:	9308      	str	r3, [sp, #32]
 8008264:	f000 80b1 	beq.w	80083ca <_dtoa_r+0x8ea>
 8008268:	9a08      	ldr	r2, [sp, #32]
 800826a:	4641      	mov	r1, r8
 800826c:	4648      	mov	r0, r9
 800826e:	f000 fcb3 	bl	8008bd8 <__pow5mult>
 8008272:	9002      	str	r0, [sp, #8]
 8008274:	2101      	movs	r1, #1
 8008276:	4648      	mov	r0, r9
 8008278:	f000 fbf6 	bl	8008a68 <__i2b>
 800827c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800827e:	4604      	mov	r4, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 81d8 	beq.w	8008636 <_dtoa_r+0xb56>
 8008286:	461a      	mov	r2, r3
 8008288:	4601      	mov	r1, r0
 800828a:	4648      	mov	r0, r9
 800828c:	f000 fca4 	bl	8008bd8 <__pow5mult>
 8008290:	9b07      	ldr	r3, [sp, #28]
 8008292:	2b01      	cmp	r3, #1
 8008294:	4604      	mov	r4, r0
 8008296:	f300 809f 	bgt.w	80083d8 <_dtoa_r+0x8f8>
 800829a:	9b04      	ldr	r3, [sp, #16]
 800829c:	2b00      	cmp	r3, #0
 800829e:	f040 8097 	bne.w	80083d0 <_dtoa_r+0x8f0>
 80082a2:	9b05      	ldr	r3, [sp, #20]
 80082a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f040 8093 	bne.w	80083d4 <_dtoa_r+0x8f4>
 80082ae:	9b05      	ldr	r3, [sp, #20]
 80082b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082b4:	0d1b      	lsrs	r3, r3, #20
 80082b6:	051b      	lsls	r3, r3, #20
 80082b8:	b133      	cbz	r3, 80082c8 <_dtoa_r+0x7e8>
 80082ba:	9b00      	ldr	r3, [sp, #0]
 80082bc:	3301      	adds	r3, #1
 80082be:	9300      	str	r3, [sp, #0]
 80082c0:	9b06      	ldr	r3, [sp, #24]
 80082c2:	3301      	adds	r3, #1
 80082c4:	9306      	str	r3, [sp, #24]
 80082c6:	2301      	movs	r3, #1
 80082c8:	9308      	str	r3, [sp, #32]
 80082ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 81b8 	beq.w	8008642 <_dtoa_r+0xb62>
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80082d8:	6918      	ldr	r0, [r3, #16]
 80082da:	f000 fb79 	bl	80089d0 <__hi0bits>
 80082de:	f1c0 0020 	rsb	r0, r0, #32
 80082e2:	9b06      	ldr	r3, [sp, #24]
 80082e4:	4418      	add	r0, r3
 80082e6:	f010 001f 	ands.w	r0, r0, #31
 80082ea:	f000 8082 	beq.w	80083f2 <_dtoa_r+0x912>
 80082ee:	f1c0 0320 	rsb	r3, r0, #32
 80082f2:	2b04      	cmp	r3, #4
 80082f4:	dd73      	ble.n	80083de <_dtoa_r+0x8fe>
 80082f6:	9b00      	ldr	r3, [sp, #0]
 80082f8:	f1c0 001c 	rsb	r0, r0, #28
 80082fc:	4403      	add	r3, r0
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	9b06      	ldr	r3, [sp, #24]
 8008302:	4403      	add	r3, r0
 8008304:	4406      	add	r6, r0
 8008306:	9306      	str	r3, [sp, #24]
 8008308:	9b00      	ldr	r3, [sp, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	dd05      	ble.n	800831a <_dtoa_r+0x83a>
 800830e:	9902      	ldr	r1, [sp, #8]
 8008310:	461a      	mov	r2, r3
 8008312:	4648      	mov	r0, r9
 8008314:	f000 fcba 	bl	8008c8c <__lshift>
 8008318:	9002      	str	r0, [sp, #8]
 800831a:	9b06      	ldr	r3, [sp, #24]
 800831c:	2b00      	cmp	r3, #0
 800831e:	dd05      	ble.n	800832c <_dtoa_r+0x84c>
 8008320:	4621      	mov	r1, r4
 8008322:	461a      	mov	r2, r3
 8008324:	4648      	mov	r0, r9
 8008326:	f000 fcb1 	bl	8008c8c <__lshift>
 800832a:	4604      	mov	r4, r0
 800832c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800832e:	2b00      	cmp	r3, #0
 8008330:	d061      	beq.n	80083f6 <_dtoa_r+0x916>
 8008332:	9802      	ldr	r0, [sp, #8]
 8008334:	4621      	mov	r1, r4
 8008336:	f000 fd15 	bl	8008d64 <__mcmp>
 800833a:	2800      	cmp	r0, #0
 800833c:	da5b      	bge.n	80083f6 <_dtoa_r+0x916>
 800833e:	2300      	movs	r3, #0
 8008340:	9902      	ldr	r1, [sp, #8]
 8008342:	220a      	movs	r2, #10
 8008344:	4648      	mov	r0, r9
 8008346:	f000 fafd 	bl	8008944 <__multadd>
 800834a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800834c:	9002      	str	r0, [sp, #8]
 800834e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008352:	2b00      	cmp	r3, #0
 8008354:	f000 8177 	beq.w	8008646 <_dtoa_r+0xb66>
 8008358:	4629      	mov	r1, r5
 800835a:	2300      	movs	r3, #0
 800835c:	220a      	movs	r2, #10
 800835e:	4648      	mov	r0, r9
 8008360:	f000 faf0 	bl	8008944 <__multadd>
 8008364:	f1bb 0f00 	cmp.w	fp, #0
 8008368:	4605      	mov	r5, r0
 800836a:	dc6f      	bgt.n	800844c <_dtoa_r+0x96c>
 800836c:	9b07      	ldr	r3, [sp, #28]
 800836e:	2b02      	cmp	r3, #2
 8008370:	dc49      	bgt.n	8008406 <_dtoa_r+0x926>
 8008372:	e06b      	b.n	800844c <_dtoa_r+0x96c>
 8008374:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008376:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800837a:	e73c      	b.n	80081f6 <_dtoa_r+0x716>
 800837c:	3fe00000 	.word	0x3fe00000
 8008380:	40240000 	.word	0x40240000
 8008384:	9b03      	ldr	r3, [sp, #12]
 8008386:	1e5c      	subs	r4, r3, #1
 8008388:	9b08      	ldr	r3, [sp, #32]
 800838a:	42a3      	cmp	r3, r4
 800838c:	db09      	blt.n	80083a2 <_dtoa_r+0x8c2>
 800838e:	1b1c      	subs	r4, r3, r4
 8008390:	9b03      	ldr	r3, [sp, #12]
 8008392:	2b00      	cmp	r3, #0
 8008394:	f6bf af30 	bge.w	80081f8 <_dtoa_r+0x718>
 8008398:	9b00      	ldr	r3, [sp, #0]
 800839a:	9a03      	ldr	r2, [sp, #12]
 800839c:	1a9e      	subs	r6, r3, r2
 800839e:	2300      	movs	r3, #0
 80083a0:	e72b      	b.n	80081fa <_dtoa_r+0x71a>
 80083a2:	9b08      	ldr	r3, [sp, #32]
 80083a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083a6:	9408      	str	r4, [sp, #32]
 80083a8:	1ae3      	subs	r3, r4, r3
 80083aa:	441a      	add	r2, r3
 80083ac:	9e00      	ldr	r6, [sp, #0]
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80083b2:	2400      	movs	r4, #0
 80083b4:	e721      	b.n	80081fa <_dtoa_r+0x71a>
 80083b6:	9c08      	ldr	r4, [sp, #32]
 80083b8:	9e00      	ldr	r6, [sp, #0]
 80083ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80083bc:	e728      	b.n	8008210 <_dtoa_r+0x730>
 80083be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80083c2:	e751      	b.n	8008268 <_dtoa_r+0x788>
 80083c4:	9a08      	ldr	r2, [sp, #32]
 80083c6:	9902      	ldr	r1, [sp, #8]
 80083c8:	e750      	b.n	800826c <_dtoa_r+0x78c>
 80083ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80083ce:	e751      	b.n	8008274 <_dtoa_r+0x794>
 80083d0:	2300      	movs	r3, #0
 80083d2:	e779      	b.n	80082c8 <_dtoa_r+0x7e8>
 80083d4:	9b04      	ldr	r3, [sp, #16]
 80083d6:	e777      	b.n	80082c8 <_dtoa_r+0x7e8>
 80083d8:	2300      	movs	r3, #0
 80083da:	9308      	str	r3, [sp, #32]
 80083dc:	e779      	b.n	80082d2 <_dtoa_r+0x7f2>
 80083de:	d093      	beq.n	8008308 <_dtoa_r+0x828>
 80083e0:	9a00      	ldr	r2, [sp, #0]
 80083e2:	331c      	adds	r3, #28
 80083e4:	441a      	add	r2, r3
 80083e6:	9200      	str	r2, [sp, #0]
 80083e8:	9a06      	ldr	r2, [sp, #24]
 80083ea:	441a      	add	r2, r3
 80083ec:	441e      	add	r6, r3
 80083ee:	9206      	str	r2, [sp, #24]
 80083f0:	e78a      	b.n	8008308 <_dtoa_r+0x828>
 80083f2:	4603      	mov	r3, r0
 80083f4:	e7f4      	b.n	80083e0 <_dtoa_r+0x900>
 80083f6:	9b03      	ldr	r3, [sp, #12]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	46b8      	mov	r8, r7
 80083fc:	dc20      	bgt.n	8008440 <_dtoa_r+0x960>
 80083fe:	469b      	mov	fp, r3
 8008400:	9b07      	ldr	r3, [sp, #28]
 8008402:	2b02      	cmp	r3, #2
 8008404:	dd1e      	ble.n	8008444 <_dtoa_r+0x964>
 8008406:	f1bb 0f00 	cmp.w	fp, #0
 800840a:	f47f adb1 	bne.w	8007f70 <_dtoa_r+0x490>
 800840e:	4621      	mov	r1, r4
 8008410:	465b      	mov	r3, fp
 8008412:	2205      	movs	r2, #5
 8008414:	4648      	mov	r0, r9
 8008416:	f000 fa95 	bl	8008944 <__multadd>
 800841a:	4601      	mov	r1, r0
 800841c:	4604      	mov	r4, r0
 800841e:	9802      	ldr	r0, [sp, #8]
 8008420:	f000 fca0 	bl	8008d64 <__mcmp>
 8008424:	2800      	cmp	r0, #0
 8008426:	f77f ada3 	ble.w	8007f70 <_dtoa_r+0x490>
 800842a:	4656      	mov	r6, sl
 800842c:	2331      	movs	r3, #49	@ 0x31
 800842e:	f806 3b01 	strb.w	r3, [r6], #1
 8008432:	f108 0801 	add.w	r8, r8, #1
 8008436:	e59f      	b.n	8007f78 <_dtoa_r+0x498>
 8008438:	9c03      	ldr	r4, [sp, #12]
 800843a:	46b8      	mov	r8, r7
 800843c:	4625      	mov	r5, r4
 800843e:	e7f4      	b.n	800842a <_dtoa_r+0x94a>
 8008440:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 8101 	beq.w	800864e <_dtoa_r+0xb6e>
 800844c:	2e00      	cmp	r6, #0
 800844e:	dd05      	ble.n	800845c <_dtoa_r+0x97c>
 8008450:	4629      	mov	r1, r5
 8008452:	4632      	mov	r2, r6
 8008454:	4648      	mov	r0, r9
 8008456:	f000 fc19 	bl	8008c8c <__lshift>
 800845a:	4605      	mov	r5, r0
 800845c:	9b08      	ldr	r3, [sp, #32]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d05c      	beq.n	800851c <_dtoa_r+0xa3c>
 8008462:	6869      	ldr	r1, [r5, #4]
 8008464:	4648      	mov	r0, r9
 8008466:	f000 fa0b 	bl	8008880 <_Balloc>
 800846a:	4606      	mov	r6, r0
 800846c:	b928      	cbnz	r0, 800847a <_dtoa_r+0x99a>
 800846e:	4b82      	ldr	r3, [pc, #520]	@ (8008678 <_dtoa_r+0xb98>)
 8008470:	4602      	mov	r2, r0
 8008472:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008476:	f7ff bb4a 	b.w	8007b0e <_dtoa_r+0x2e>
 800847a:	692a      	ldr	r2, [r5, #16]
 800847c:	3202      	adds	r2, #2
 800847e:	0092      	lsls	r2, r2, #2
 8008480:	f105 010c 	add.w	r1, r5, #12
 8008484:	300c      	adds	r0, #12
 8008486:	f000 fe31 	bl	80090ec <memcpy>
 800848a:	2201      	movs	r2, #1
 800848c:	4631      	mov	r1, r6
 800848e:	4648      	mov	r0, r9
 8008490:	f000 fbfc 	bl	8008c8c <__lshift>
 8008494:	f10a 0301 	add.w	r3, sl, #1
 8008498:	9300      	str	r3, [sp, #0]
 800849a:	eb0a 030b 	add.w	r3, sl, fp
 800849e:	9308      	str	r3, [sp, #32]
 80084a0:	9b04      	ldr	r3, [sp, #16]
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	462f      	mov	r7, r5
 80084a8:	9306      	str	r3, [sp, #24]
 80084aa:	4605      	mov	r5, r0
 80084ac:	9b00      	ldr	r3, [sp, #0]
 80084ae:	9802      	ldr	r0, [sp, #8]
 80084b0:	4621      	mov	r1, r4
 80084b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80084b6:	f7ff fa88 	bl	80079ca <quorem>
 80084ba:	4603      	mov	r3, r0
 80084bc:	3330      	adds	r3, #48	@ 0x30
 80084be:	9003      	str	r0, [sp, #12]
 80084c0:	4639      	mov	r1, r7
 80084c2:	9802      	ldr	r0, [sp, #8]
 80084c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80084c6:	f000 fc4d 	bl	8008d64 <__mcmp>
 80084ca:	462a      	mov	r2, r5
 80084cc:	9004      	str	r0, [sp, #16]
 80084ce:	4621      	mov	r1, r4
 80084d0:	4648      	mov	r0, r9
 80084d2:	f000 fc63 	bl	8008d9c <__mdiff>
 80084d6:	68c2      	ldr	r2, [r0, #12]
 80084d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084da:	4606      	mov	r6, r0
 80084dc:	bb02      	cbnz	r2, 8008520 <_dtoa_r+0xa40>
 80084de:	4601      	mov	r1, r0
 80084e0:	9802      	ldr	r0, [sp, #8]
 80084e2:	f000 fc3f 	bl	8008d64 <__mcmp>
 80084e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e8:	4602      	mov	r2, r0
 80084ea:	4631      	mov	r1, r6
 80084ec:	4648      	mov	r0, r9
 80084ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80084f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084f2:	f000 fa05 	bl	8008900 <_Bfree>
 80084f6:	9b07      	ldr	r3, [sp, #28]
 80084f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084fa:	9e00      	ldr	r6, [sp, #0]
 80084fc:	ea42 0103 	orr.w	r1, r2, r3
 8008500:	9b06      	ldr	r3, [sp, #24]
 8008502:	4319      	orrs	r1, r3
 8008504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008506:	d10d      	bne.n	8008524 <_dtoa_r+0xa44>
 8008508:	2b39      	cmp	r3, #57	@ 0x39
 800850a:	d027      	beq.n	800855c <_dtoa_r+0xa7c>
 800850c:	9a04      	ldr	r2, [sp, #16]
 800850e:	2a00      	cmp	r2, #0
 8008510:	dd01      	ble.n	8008516 <_dtoa_r+0xa36>
 8008512:	9b03      	ldr	r3, [sp, #12]
 8008514:	3331      	adds	r3, #49	@ 0x31
 8008516:	f88b 3000 	strb.w	r3, [fp]
 800851a:	e52e      	b.n	8007f7a <_dtoa_r+0x49a>
 800851c:	4628      	mov	r0, r5
 800851e:	e7b9      	b.n	8008494 <_dtoa_r+0x9b4>
 8008520:	2201      	movs	r2, #1
 8008522:	e7e2      	b.n	80084ea <_dtoa_r+0xa0a>
 8008524:	9904      	ldr	r1, [sp, #16]
 8008526:	2900      	cmp	r1, #0
 8008528:	db04      	blt.n	8008534 <_dtoa_r+0xa54>
 800852a:	9807      	ldr	r0, [sp, #28]
 800852c:	4301      	orrs	r1, r0
 800852e:	9806      	ldr	r0, [sp, #24]
 8008530:	4301      	orrs	r1, r0
 8008532:	d120      	bne.n	8008576 <_dtoa_r+0xa96>
 8008534:	2a00      	cmp	r2, #0
 8008536:	ddee      	ble.n	8008516 <_dtoa_r+0xa36>
 8008538:	9902      	ldr	r1, [sp, #8]
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	2201      	movs	r2, #1
 800853e:	4648      	mov	r0, r9
 8008540:	f000 fba4 	bl	8008c8c <__lshift>
 8008544:	4621      	mov	r1, r4
 8008546:	9002      	str	r0, [sp, #8]
 8008548:	f000 fc0c 	bl	8008d64 <__mcmp>
 800854c:	2800      	cmp	r0, #0
 800854e:	9b00      	ldr	r3, [sp, #0]
 8008550:	dc02      	bgt.n	8008558 <_dtoa_r+0xa78>
 8008552:	d1e0      	bne.n	8008516 <_dtoa_r+0xa36>
 8008554:	07da      	lsls	r2, r3, #31
 8008556:	d5de      	bpl.n	8008516 <_dtoa_r+0xa36>
 8008558:	2b39      	cmp	r3, #57	@ 0x39
 800855a:	d1da      	bne.n	8008512 <_dtoa_r+0xa32>
 800855c:	2339      	movs	r3, #57	@ 0x39
 800855e:	f88b 3000 	strb.w	r3, [fp]
 8008562:	4633      	mov	r3, r6
 8008564:	461e      	mov	r6, r3
 8008566:	3b01      	subs	r3, #1
 8008568:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800856c:	2a39      	cmp	r2, #57	@ 0x39
 800856e:	d04e      	beq.n	800860e <_dtoa_r+0xb2e>
 8008570:	3201      	adds	r2, #1
 8008572:	701a      	strb	r2, [r3, #0]
 8008574:	e501      	b.n	8007f7a <_dtoa_r+0x49a>
 8008576:	2a00      	cmp	r2, #0
 8008578:	dd03      	ble.n	8008582 <_dtoa_r+0xaa2>
 800857a:	2b39      	cmp	r3, #57	@ 0x39
 800857c:	d0ee      	beq.n	800855c <_dtoa_r+0xa7c>
 800857e:	3301      	adds	r3, #1
 8008580:	e7c9      	b.n	8008516 <_dtoa_r+0xa36>
 8008582:	9a00      	ldr	r2, [sp, #0]
 8008584:	9908      	ldr	r1, [sp, #32]
 8008586:	f802 3c01 	strb.w	r3, [r2, #-1]
 800858a:	428a      	cmp	r2, r1
 800858c:	d028      	beq.n	80085e0 <_dtoa_r+0xb00>
 800858e:	9902      	ldr	r1, [sp, #8]
 8008590:	2300      	movs	r3, #0
 8008592:	220a      	movs	r2, #10
 8008594:	4648      	mov	r0, r9
 8008596:	f000 f9d5 	bl	8008944 <__multadd>
 800859a:	42af      	cmp	r7, r5
 800859c:	9002      	str	r0, [sp, #8]
 800859e:	f04f 0300 	mov.w	r3, #0
 80085a2:	f04f 020a 	mov.w	r2, #10
 80085a6:	4639      	mov	r1, r7
 80085a8:	4648      	mov	r0, r9
 80085aa:	d107      	bne.n	80085bc <_dtoa_r+0xadc>
 80085ac:	f000 f9ca 	bl	8008944 <__multadd>
 80085b0:	4607      	mov	r7, r0
 80085b2:	4605      	mov	r5, r0
 80085b4:	9b00      	ldr	r3, [sp, #0]
 80085b6:	3301      	adds	r3, #1
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	e777      	b.n	80084ac <_dtoa_r+0x9cc>
 80085bc:	f000 f9c2 	bl	8008944 <__multadd>
 80085c0:	4629      	mov	r1, r5
 80085c2:	4607      	mov	r7, r0
 80085c4:	2300      	movs	r3, #0
 80085c6:	220a      	movs	r2, #10
 80085c8:	4648      	mov	r0, r9
 80085ca:	f000 f9bb 	bl	8008944 <__multadd>
 80085ce:	4605      	mov	r5, r0
 80085d0:	e7f0      	b.n	80085b4 <_dtoa_r+0xad4>
 80085d2:	f1bb 0f00 	cmp.w	fp, #0
 80085d6:	bfcc      	ite	gt
 80085d8:	465e      	movgt	r6, fp
 80085da:	2601      	movle	r6, #1
 80085dc:	4456      	add	r6, sl
 80085de:	2700      	movs	r7, #0
 80085e0:	9902      	ldr	r1, [sp, #8]
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	2201      	movs	r2, #1
 80085e6:	4648      	mov	r0, r9
 80085e8:	f000 fb50 	bl	8008c8c <__lshift>
 80085ec:	4621      	mov	r1, r4
 80085ee:	9002      	str	r0, [sp, #8]
 80085f0:	f000 fbb8 	bl	8008d64 <__mcmp>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	dcb4      	bgt.n	8008562 <_dtoa_r+0xa82>
 80085f8:	d102      	bne.n	8008600 <_dtoa_r+0xb20>
 80085fa:	9b00      	ldr	r3, [sp, #0]
 80085fc:	07db      	lsls	r3, r3, #31
 80085fe:	d4b0      	bmi.n	8008562 <_dtoa_r+0xa82>
 8008600:	4633      	mov	r3, r6
 8008602:	461e      	mov	r6, r3
 8008604:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008608:	2a30      	cmp	r2, #48	@ 0x30
 800860a:	d0fa      	beq.n	8008602 <_dtoa_r+0xb22>
 800860c:	e4b5      	b.n	8007f7a <_dtoa_r+0x49a>
 800860e:	459a      	cmp	sl, r3
 8008610:	d1a8      	bne.n	8008564 <_dtoa_r+0xa84>
 8008612:	2331      	movs	r3, #49	@ 0x31
 8008614:	f108 0801 	add.w	r8, r8, #1
 8008618:	f88a 3000 	strb.w	r3, [sl]
 800861c:	e4ad      	b.n	8007f7a <_dtoa_r+0x49a>
 800861e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008620:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800867c <_dtoa_r+0xb9c>
 8008624:	b11b      	cbz	r3, 800862e <_dtoa_r+0xb4e>
 8008626:	f10a 0308 	add.w	r3, sl, #8
 800862a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800862c:	6013      	str	r3, [r2, #0]
 800862e:	4650      	mov	r0, sl
 8008630:	b017      	add	sp, #92	@ 0x5c
 8008632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008636:	9b07      	ldr	r3, [sp, #28]
 8008638:	2b01      	cmp	r3, #1
 800863a:	f77f ae2e 	ble.w	800829a <_dtoa_r+0x7ba>
 800863e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008640:	9308      	str	r3, [sp, #32]
 8008642:	2001      	movs	r0, #1
 8008644:	e64d      	b.n	80082e2 <_dtoa_r+0x802>
 8008646:	f1bb 0f00 	cmp.w	fp, #0
 800864a:	f77f aed9 	ble.w	8008400 <_dtoa_r+0x920>
 800864e:	4656      	mov	r6, sl
 8008650:	9802      	ldr	r0, [sp, #8]
 8008652:	4621      	mov	r1, r4
 8008654:	f7ff f9b9 	bl	80079ca <quorem>
 8008658:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800865c:	f806 3b01 	strb.w	r3, [r6], #1
 8008660:	eba6 020a 	sub.w	r2, r6, sl
 8008664:	4593      	cmp	fp, r2
 8008666:	ddb4      	ble.n	80085d2 <_dtoa_r+0xaf2>
 8008668:	9902      	ldr	r1, [sp, #8]
 800866a:	2300      	movs	r3, #0
 800866c:	220a      	movs	r2, #10
 800866e:	4648      	mov	r0, r9
 8008670:	f000 f968 	bl	8008944 <__multadd>
 8008674:	9002      	str	r0, [sp, #8]
 8008676:	e7eb      	b.n	8008650 <_dtoa_r+0xb70>
 8008678:	08009850 	.word	0x08009850
 800867c:	080097d4 	.word	0x080097d4

08008680 <_free_r>:
 8008680:	b538      	push	{r3, r4, r5, lr}
 8008682:	4605      	mov	r5, r0
 8008684:	2900      	cmp	r1, #0
 8008686:	d041      	beq.n	800870c <_free_r+0x8c>
 8008688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800868c:	1f0c      	subs	r4, r1, #4
 800868e:	2b00      	cmp	r3, #0
 8008690:	bfb8      	it	lt
 8008692:	18e4      	addlt	r4, r4, r3
 8008694:	f000 f8e8 	bl	8008868 <__malloc_lock>
 8008698:	4a1d      	ldr	r2, [pc, #116]	@ (8008710 <_free_r+0x90>)
 800869a:	6813      	ldr	r3, [r2, #0]
 800869c:	b933      	cbnz	r3, 80086ac <_free_r+0x2c>
 800869e:	6063      	str	r3, [r4, #4]
 80086a0:	6014      	str	r4, [r2, #0]
 80086a2:	4628      	mov	r0, r5
 80086a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086a8:	f000 b8e4 	b.w	8008874 <__malloc_unlock>
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	d908      	bls.n	80086c2 <_free_r+0x42>
 80086b0:	6820      	ldr	r0, [r4, #0]
 80086b2:	1821      	adds	r1, r4, r0
 80086b4:	428b      	cmp	r3, r1
 80086b6:	bf01      	itttt	eq
 80086b8:	6819      	ldreq	r1, [r3, #0]
 80086ba:	685b      	ldreq	r3, [r3, #4]
 80086bc:	1809      	addeq	r1, r1, r0
 80086be:	6021      	streq	r1, [r4, #0]
 80086c0:	e7ed      	b.n	800869e <_free_r+0x1e>
 80086c2:	461a      	mov	r2, r3
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	b10b      	cbz	r3, 80086cc <_free_r+0x4c>
 80086c8:	42a3      	cmp	r3, r4
 80086ca:	d9fa      	bls.n	80086c2 <_free_r+0x42>
 80086cc:	6811      	ldr	r1, [r2, #0]
 80086ce:	1850      	adds	r0, r2, r1
 80086d0:	42a0      	cmp	r0, r4
 80086d2:	d10b      	bne.n	80086ec <_free_r+0x6c>
 80086d4:	6820      	ldr	r0, [r4, #0]
 80086d6:	4401      	add	r1, r0
 80086d8:	1850      	adds	r0, r2, r1
 80086da:	4283      	cmp	r3, r0
 80086dc:	6011      	str	r1, [r2, #0]
 80086de:	d1e0      	bne.n	80086a2 <_free_r+0x22>
 80086e0:	6818      	ldr	r0, [r3, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	6053      	str	r3, [r2, #4]
 80086e6:	4408      	add	r0, r1
 80086e8:	6010      	str	r0, [r2, #0]
 80086ea:	e7da      	b.n	80086a2 <_free_r+0x22>
 80086ec:	d902      	bls.n	80086f4 <_free_r+0x74>
 80086ee:	230c      	movs	r3, #12
 80086f0:	602b      	str	r3, [r5, #0]
 80086f2:	e7d6      	b.n	80086a2 <_free_r+0x22>
 80086f4:	6820      	ldr	r0, [r4, #0]
 80086f6:	1821      	adds	r1, r4, r0
 80086f8:	428b      	cmp	r3, r1
 80086fa:	bf04      	itt	eq
 80086fc:	6819      	ldreq	r1, [r3, #0]
 80086fe:	685b      	ldreq	r3, [r3, #4]
 8008700:	6063      	str	r3, [r4, #4]
 8008702:	bf04      	itt	eq
 8008704:	1809      	addeq	r1, r1, r0
 8008706:	6021      	streq	r1, [r4, #0]
 8008708:	6054      	str	r4, [r2, #4]
 800870a:	e7ca      	b.n	80086a2 <_free_r+0x22>
 800870c:	bd38      	pop	{r3, r4, r5, pc}
 800870e:	bf00      	nop
 8008710:	20040590 	.word	0x20040590

08008714 <malloc>:
 8008714:	4b02      	ldr	r3, [pc, #8]	@ (8008720 <malloc+0xc>)
 8008716:	4601      	mov	r1, r0
 8008718:	6818      	ldr	r0, [r3, #0]
 800871a:	f000 b825 	b.w	8008768 <_malloc_r>
 800871e:	bf00      	nop
 8008720:	20040018 	.word	0x20040018

08008724 <sbrk_aligned>:
 8008724:	b570      	push	{r4, r5, r6, lr}
 8008726:	4e0f      	ldr	r6, [pc, #60]	@ (8008764 <sbrk_aligned+0x40>)
 8008728:	460c      	mov	r4, r1
 800872a:	6831      	ldr	r1, [r6, #0]
 800872c:	4605      	mov	r5, r0
 800872e:	b911      	cbnz	r1, 8008736 <sbrk_aligned+0x12>
 8008730:	f000 fccc 	bl	80090cc <_sbrk_r>
 8008734:	6030      	str	r0, [r6, #0]
 8008736:	4621      	mov	r1, r4
 8008738:	4628      	mov	r0, r5
 800873a:	f000 fcc7 	bl	80090cc <_sbrk_r>
 800873e:	1c43      	adds	r3, r0, #1
 8008740:	d103      	bne.n	800874a <sbrk_aligned+0x26>
 8008742:	f04f 34ff 	mov.w	r4, #4294967295
 8008746:	4620      	mov	r0, r4
 8008748:	bd70      	pop	{r4, r5, r6, pc}
 800874a:	1cc4      	adds	r4, r0, #3
 800874c:	f024 0403 	bic.w	r4, r4, #3
 8008750:	42a0      	cmp	r0, r4
 8008752:	d0f8      	beq.n	8008746 <sbrk_aligned+0x22>
 8008754:	1a21      	subs	r1, r4, r0
 8008756:	4628      	mov	r0, r5
 8008758:	f000 fcb8 	bl	80090cc <_sbrk_r>
 800875c:	3001      	adds	r0, #1
 800875e:	d1f2      	bne.n	8008746 <sbrk_aligned+0x22>
 8008760:	e7ef      	b.n	8008742 <sbrk_aligned+0x1e>
 8008762:	bf00      	nop
 8008764:	2004058c 	.word	0x2004058c

08008768 <_malloc_r>:
 8008768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800876c:	1ccd      	adds	r5, r1, #3
 800876e:	f025 0503 	bic.w	r5, r5, #3
 8008772:	3508      	adds	r5, #8
 8008774:	2d0c      	cmp	r5, #12
 8008776:	bf38      	it	cc
 8008778:	250c      	movcc	r5, #12
 800877a:	2d00      	cmp	r5, #0
 800877c:	4606      	mov	r6, r0
 800877e:	db01      	blt.n	8008784 <_malloc_r+0x1c>
 8008780:	42a9      	cmp	r1, r5
 8008782:	d904      	bls.n	800878e <_malloc_r+0x26>
 8008784:	230c      	movs	r3, #12
 8008786:	6033      	str	r3, [r6, #0]
 8008788:	2000      	movs	r0, #0
 800878a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800878e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008864 <_malloc_r+0xfc>
 8008792:	f000 f869 	bl	8008868 <__malloc_lock>
 8008796:	f8d8 3000 	ldr.w	r3, [r8]
 800879a:	461c      	mov	r4, r3
 800879c:	bb44      	cbnz	r4, 80087f0 <_malloc_r+0x88>
 800879e:	4629      	mov	r1, r5
 80087a0:	4630      	mov	r0, r6
 80087a2:	f7ff ffbf 	bl	8008724 <sbrk_aligned>
 80087a6:	1c43      	adds	r3, r0, #1
 80087a8:	4604      	mov	r4, r0
 80087aa:	d158      	bne.n	800885e <_malloc_r+0xf6>
 80087ac:	f8d8 4000 	ldr.w	r4, [r8]
 80087b0:	4627      	mov	r7, r4
 80087b2:	2f00      	cmp	r7, #0
 80087b4:	d143      	bne.n	800883e <_malloc_r+0xd6>
 80087b6:	2c00      	cmp	r4, #0
 80087b8:	d04b      	beq.n	8008852 <_malloc_r+0xea>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	4639      	mov	r1, r7
 80087be:	4630      	mov	r0, r6
 80087c0:	eb04 0903 	add.w	r9, r4, r3
 80087c4:	f000 fc82 	bl	80090cc <_sbrk_r>
 80087c8:	4581      	cmp	r9, r0
 80087ca:	d142      	bne.n	8008852 <_malloc_r+0xea>
 80087cc:	6821      	ldr	r1, [r4, #0]
 80087ce:	1a6d      	subs	r5, r5, r1
 80087d0:	4629      	mov	r1, r5
 80087d2:	4630      	mov	r0, r6
 80087d4:	f7ff ffa6 	bl	8008724 <sbrk_aligned>
 80087d8:	3001      	adds	r0, #1
 80087da:	d03a      	beq.n	8008852 <_malloc_r+0xea>
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	442b      	add	r3, r5
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	f8d8 3000 	ldr.w	r3, [r8]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	bb62      	cbnz	r2, 8008844 <_malloc_r+0xdc>
 80087ea:	f8c8 7000 	str.w	r7, [r8]
 80087ee:	e00f      	b.n	8008810 <_malloc_r+0xa8>
 80087f0:	6822      	ldr	r2, [r4, #0]
 80087f2:	1b52      	subs	r2, r2, r5
 80087f4:	d420      	bmi.n	8008838 <_malloc_r+0xd0>
 80087f6:	2a0b      	cmp	r2, #11
 80087f8:	d917      	bls.n	800882a <_malloc_r+0xc2>
 80087fa:	1961      	adds	r1, r4, r5
 80087fc:	42a3      	cmp	r3, r4
 80087fe:	6025      	str	r5, [r4, #0]
 8008800:	bf18      	it	ne
 8008802:	6059      	strne	r1, [r3, #4]
 8008804:	6863      	ldr	r3, [r4, #4]
 8008806:	bf08      	it	eq
 8008808:	f8c8 1000 	streq.w	r1, [r8]
 800880c:	5162      	str	r2, [r4, r5]
 800880e:	604b      	str	r3, [r1, #4]
 8008810:	4630      	mov	r0, r6
 8008812:	f000 f82f 	bl	8008874 <__malloc_unlock>
 8008816:	f104 000b 	add.w	r0, r4, #11
 800881a:	1d23      	adds	r3, r4, #4
 800881c:	f020 0007 	bic.w	r0, r0, #7
 8008820:	1ac2      	subs	r2, r0, r3
 8008822:	bf1c      	itt	ne
 8008824:	1a1b      	subne	r3, r3, r0
 8008826:	50a3      	strne	r3, [r4, r2]
 8008828:	e7af      	b.n	800878a <_malloc_r+0x22>
 800882a:	6862      	ldr	r2, [r4, #4]
 800882c:	42a3      	cmp	r3, r4
 800882e:	bf0c      	ite	eq
 8008830:	f8c8 2000 	streq.w	r2, [r8]
 8008834:	605a      	strne	r2, [r3, #4]
 8008836:	e7eb      	b.n	8008810 <_malloc_r+0xa8>
 8008838:	4623      	mov	r3, r4
 800883a:	6864      	ldr	r4, [r4, #4]
 800883c:	e7ae      	b.n	800879c <_malloc_r+0x34>
 800883e:	463c      	mov	r4, r7
 8008840:	687f      	ldr	r7, [r7, #4]
 8008842:	e7b6      	b.n	80087b2 <_malloc_r+0x4a>
 8008844:	461a      	mov	r2, r3
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	42a3      	cmp	r3, r4
 800884a:	d1fb      	bne.n	8008844 <_malloc_r+0xdc>
 800884c:	2300      	movs	r3, #0
 800884e:	6053      	str	r3, [r2, #4]
 8008850:	e7de      	b.n	8008810 <_malloc_r+0xa8>
 8008852:	230c      	movs	r3, #12
 8008854:	6033      	str	r3, [r6, #0]
 8008856:	4630      	mov	r0, r6
 8008858:	f000 f80c 	bl	8008874 <__malloc_unlock>
 800885c:	e794      	b.n	8008788 <_malloc_r+0x20>
 800885e:	6005      	str	r5, [r0, #0]
 8008860:	e7d6      	b.n	8008810 <_malloc_r+0xa8>
 8008862:	bf00      	nop
 8008864:	20040590 	.word	0x20040590

08008868 <__malloc_lock>:
 8008868:	4801      	ldr	r0, [pc, #4]	@ (8008870 <__malloc_lock+0x8>)
 800886a:	f7ff b8ac 	b.w	80079c6 <__retarget_lock_acquire_recursive>
 800886e:	bf00      	nop
 8008870:	20040588 	.word	0x20040588

08008874 <__malloc_unlock>:
 8008874:	4801      	ldr	r0, [pc, #4]	@ (800887c <__malloc_unlock+0x8>)
 8008876:	f7ff b8a7 	b.w	80079c8 <__retarget_lock_release_recursive>
 800887a:	bf00      	nop
 800887c:	20040588 	.word	0x20040588

08008880 <_Balloc>:
 8008880:	b570      	push	{r4, r5, r6, lr}
 8008882:	69c6      	ldr	r6, [r0, #28]
 8008884:	4604      	mov	r4, r0
 8008886:	460d      	mov	r5, r1
 8008888:	b976      	cbnz	r6, 80088a8 <_Balloc+0x28>
 800888a:	2010      	movs	r0, #16
 800888c:	f7ff ff42 	bl	8008714 <malloc>
 8008890:	4602      	mov	r2, r0
 8008892:	61e0      	str	r0, [r4, #28]
 8008894:	b920      	cbnz	r0, 80088a0 <_Balloc+0x20>
 8008896:	4b18      	ldr	r3, [pc, #96]	@ (80088f8 <_Balloc+0x78>)
 8008898:	4818      	ldr	r0, [pc, #96]	@ (80088fc <_Balloc+0x7c>)
 800889a:	216b      	movs	r1, #107	@ 0x6b
 800889c:	f000 fc34 	bl	8009108 <__assert_func>
 80088a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088a4:	6006      	str	r6, [r0, #0]
 80088a6:	60c6      	str	r6, [r0, #12]
 80088a8:	69e6      	ldr	r6, [r4, #28]
 80088aa:	68f3      	ldr	r3, [r6, #12]
 80088ac:	b183      	cbz	r3, 80088d0 <_Balloc+0x50>
 80088ae:	69e3      	ldr	r3, [r4, #28]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088b6:	b9b8      	cbnz	r0, 80088e8 <_Balloc+0x68>
 80088b8:	2101      	movs	r1, #1
 80088ba:	fa01 f605 	lsl.w	r6, r1, r5
 80088be:	1d72      	adds	r2, r6, #5
 80088c0:	0092      	lsls	r2, r2, #2
 80088c2:	4620      	mov	r0, r4
 80088c4:	f000 fc3e 	bl	8009144 <_calloc_r>
 80088c8:	b160      	cbz	r0, 80088e4 <_Balloc+0x64>
 80088ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088ce:	e00e      	b.n	80088ee <_Balloc+0x6e>
 80088d0:	2221      	movs	r2, #33	@ 0x21
 80088d2:	2104      	movs	r1, #4
 80088d4:	4620      	mov	r0, r4
 80088d6:	f000 fc35 	bl	8009144 <_calloc_r>
 80088da:	69e3      	ldr	r3, [r4, #28]
 80088dc:	60f0      	str	r0, [r6, #12]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1e4      	bne.n	80088ae <_Balloc+0x2e>
 80088e4:	2000      	movs	r0, #0
 80088e6:	bd70      	pop	{r4, r5, r6, pc}
 80088e8:	6802      	ldr	r2, [r0, #0]
 80088ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088ee:	2300      	movs	r3, #0
 80088f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088f4:	e7f7      	b.n	80088e6 <_Balloc+0x66>
 80088f6:	bf00      	nop
 80088f8:	080097e1 	.word	0x080097e1
 80088fc:	08009861 	.word	0x08009861

08008900 <_Bfree>:
 8008900:	b570      	push	{r4, r5, r6, lr}
 8008902:	69c6      	ldr	r6, [r0, #28]
 8008904:	4605      	mov	r5, r0
 8008906:	460c      	mov	r4, r1
 8008908:	b976      	cbnz	r6, 8008928 <_Bfree+0x28>
 800890a:	2010      	movs	r0, #16
 800890c:	f7ff ff02 	bl	8008714 <malloc>
 8008910:	4602      	mov	r2, r0
 8008912:	61e8      	str	r0, [r5, #28]
 8008914:	b920      	cbnz	r0, 8008920 <_Bfree+0x20>
 8008916:	4b09      	ldr	r3, [pc, #36]	@ (800893c <_Bfree+0x3c>)
 8008918:	4809      	ldr	r0, [pc, #36]	@ (8008940 <_Bfree+0x40>)
 800891a:	218f      	movs	r1, #143	@ 0x8f
 800891c:	f000 fbf4 	bl	8009108 <__assert_func>
 8008920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008924:	6006      	str	r6, [r0, #0]
 8008926:	60c6      	str	r6, [r0, #12]
 8008928:	b13c      	cbz	r4, 800893a <_Bfree+0x3a>
 800892a:	69eb      	ldr	r3, [r5, #28]
 800892c:	6862      	ldr	r2, [r4, #4]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008934:	6021      	str	r1, [r4, #0]
 8008936:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800893a:	bd70      	pop	{r4, r5, r6, pc}
 800893c:	080097e1 	.word	0x080097e1
 8008940:	08009861 	.word	0x08009861

08008944 <__multadd>:
 8008944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008948:	690d      	ldr	r5, [r1, #16]
 800894a:	4607      	mov	r7, r0
 800894c:	460c      	mov	r4, r1
 800894e:	461e      	mov	r6, r3
 8008950:	f101 0c14 	add.w	ip, r1, #20
 8008954:	2000      	movs	r0, #0
 8008956:	f8dc 3000 	ldr.w	r3, [ip]
 800895a:	b299      	uxth	r1, r3
 800895c:	fb02 6101 	mla	r1, r2, r1, r6
 8008960:	0c1e      	lsrs	r6, r3, #16
 8008962:	0c0b      	lsrs	r3, r1, #16
 8008964:	fb02 3306 	mla	r3, r2, r6, r3
 8008968:	b289      	uxth	r1, r1
 800896a:	3001      	adds	r0, #1
 800896c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008970:	4285      	cmp	r5, r0
 8008972:	f84c 1b04 	str.w	r1, [ip], #4
 8008976:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800897a:	dcec      	bgt.n	8008956 <__multadd+0x12>
 800897c:	b30e      	cbz	r6, 80089c2 <__multadd+0x7e>
 800897e:	68a3      	ldr	r3, [r4, #8]
 8008980:	42ab      	cmp	r3, r5
 8008982:	dc19      	bgt.n	80089b8 <__multadd+0x74>
 8008984:	6861      	ldr	r1, [r4, #4]
 8008986:	4638      	mov	r0, r7
 8008988:	3101      	adds	r1, #1
 800898a:	f7ff ff79 	bl	8008880 <_Balloc>
 800898e:	4680      	mov	r8, r0
 8008990:	b928      	cbnz	r0, 800899e <__multadd+0x5a>
 8008992:	4602      	mov	r2, r0
 8008994:	4b0c      	ldr	r3, [pc, #48]	@ (80089c8 <__multadd+0x84>)
 8008996:	480d      	ldr	r0, [pc, #52]	@ (80089cc <__multadd+0x88>)
 8008998:	21ba      	movs	r1, #186	@ 0xba
 800899a:	f000 fbb5 	bl	8009108 <__assert_func>
 800899e:	6922      	ldr	r2, [r4, #16]
 80089a0:	3202      	adds	r2, #2
 80089a2:	f104 010c 	add.w	r1, r4, #12
 80089a6:	0092      	lsls	r2, r2, #2
 80089a8:	300c      	adds	r0, #12
 80089aa:	f000 fb9f 	bl	80090ec <memcpy>
 80089ae:	4621      	mov	r1, r4
 80089b0:	4638      	mov	r0, r7
 80089b2:	f7ff ffa5 	bl	8008900 <_Bfree>
 80089b6:	4644      	mov	r4, r8
 80089b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089bc:	3501      	adds	r5, #1
 80089be:	615e      	str	r6, [r3, #20]
 80089c0:	6125      	str	r5, [r4, #16]
 80089c2:	4620      	mov	r0, r4
 80089c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089c8:	08009850 	.word	0x08009850
 80089cc:	08009861 	.word	0x08009861

080089d0 <__hi0bits>:
 80089d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089d4:	4603      	mov	r3, r0
 80089d6:	bf36      	itet	cc
 80089d8:	0403      	lslcc	r3, r0, #16
 80089da:	2000      	movcs	r0, #0
 80089dc:	2010      	movcc	r0, #16
 80089de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089e2:	bf3c      	itt	cc
 80089e4:	021b      	lslcc	r3, r3, #8
 80089e6:	3008      	addcc	r0, #8
 80089e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089ec:	bf3c      	itt	cc
 80089ee:	011b      	lslcc	r3, r3, #4
 80089f0:	3004      	addcc	r0, #4
 80089f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089f6:	bf3c      	itt	cc
 80089f8:	009b      	lslcc	r3, r3, #2
 80089fa:	3002      	addcc	r0, #2
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	db05      	blt.n	8008a0c <__hi0bits+0x3c>
 8008a00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a04:	f100 0001 	add.w	r0, r0, #1
 8008a08:	bf08      	it	eq
 8008a0a:	2020      	moveq	r0, #32
 8008a0c:	4770      	bx	lr

08008a0e <__lo0bits>:
 8008a0e:	6803      	ldr	r3, [r0, #0]
 8008a10:	4602      	mov	r2, r0
 8008a12:	f013 0007 	ands.w	r0, r3, #7
 8008a16:	d00b      	beq.n	8008a30 <__lo0bits+0x22>
 8008a18:	07d9      	lsls	r1, r3, #31
 8008a1a:	d421      	bmi.n	8008a60 <__lo0bits+0x52>
 8008a1c:	0798      	lsls	r0, r3, #30
 8008a1e:	bf49      	itett	mi
 8008a20:	085b      	lsrmi	r3, r3, #1
 8008a22:	089b      	lsrpl	r3, r3, #2
 8008a24:	2001      	movmi	r0, #1
 8008a26:	6013      	strmi	r3, [r2, #0]
 8008a28:	bf5c      	itt	pl
 8008a2a:	6013      	strpl	r3, [r2, #0]
 8008a2c:	2002      	movpl	r0, #2
 8008a2e:	4770      	bx	lr
 8008a30:	b299      	uxth	r1, r3
 8008a32:	b909      	cbnz	r1, 8008a38 <__lo0bits+0x2a>
 8008a34:	0c1b      	lsrs	r3, r3, #16
 8008a36:	2010      	movs	r0, #16
 8008a38:	b2d9      	uxtb	r1, r3
 8008a3a:	b909      	cbnz	r1, 8008a40 <__lo0bits+0x32>
 8008a3c:	3008      	adds	r0, #8
 8008a3e:	0a1b      	lsrs	r3, r3, #8
 8008a40:	0719      	lsls	r1, r3, #28
 8008a42:	bf04      	itt	eq
 8008a44:	091b      	lsreq	r3, r3, #4
 8008a46:	3004      	addeq	r0, #4
 8008a48:	0799      	lsls	r1, r3, #30
 8008a4a:	bf04      	itt	eq
 8008a4c:	089b      	lsreq	r3, r3, #2
 8008a4e:	3002      	addeq	r0, #2
 8008a50:	07d9      	lsls	r1, r3, #31
 8008a52:	d403      	bmi.n	8008a5c <__lo0bits+0x4e>
 8008a54:	085b      	lsrs	r3, r3, #1
 8008a56:	f100 0001 	add.w	r0, r0, #1
 8008a5a:	d003      	beq.n	8008a64 <__lo0bits+0x56>
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	4770      	bx	lr
 8008a60:	2000      	movs	r0, #0
 8008a62:	4770      	bx	lr
 8008a64:	2020      	movs	r0, #32
 8008a66:	4770      	bx	lr

08008a68 <__i2b>:
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	460c      	mov	r4, r1
 8008a6c:	2101      	movs	r1, #1
 8008a6e:	f7ff ff07 	bl	8008880 <_Balloc>
 8008a72:	4602      	mov	r2, r0
 8008a74:	b928      	cbnz	r0, 8008a82 <__i2b+0x1a>
 8008a76:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <__i2b+0x24>)
 8008a78:	4805      	ldr	r0, [pc, #20]	@ (8008a90 <__i2b+0x28>)
 8008a7a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a7e:	f000 fb43 	bl	8009108 <__assert_func>
 8008a82:	2301      	movs	r3, #1
 8008a84:	6144      	str	r4, [r0, #20]
 8008a86:	6103      	str	r3, [r0, #16]
 8008a88:	bd10      	pop	{r4, pc}
 8008a8a:	bf00      	nop
 8008a8c:	08009850 	.word	0x08009850
 8008a90:	08009861 	.word	0x08009861

08008a94 <__multiply>:
 8008a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a98:	4617      	mov	r7, r2
 8008a9a:	690a      	ldr	r2, [r1, #16]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	bfa8      	it	ge
 8008aa2:	463b      	movge	r3, r7
 8008aa4:	4689      	mov	r9, r1
 8008aa6:	bfa4      	itt	ge
 8008aa8:	460f      	movge	r7, r1
 8008aaa:	4699      	movge	r9, r3
 8008aac:	693d      	ldr	r5, [r7, #16]
 8008aae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	6879      	ldr	r1, [r7, #4]
 8008ab6:	eb05 060a 	add.w	r6, r5, sl
 8008aba:	42b3      	cmp	r3, r6
 8008abc:	b085      	sub	sp, #20
 8008abe:	bfb8      	it	lt
 8008ac0:	3101      	addlt	r1, #1
 8008ac2:	f7ff fedd 	bl	8008880 <_Balloc>
 8008ac6:	b930      	cbnz	r0, 8008ad6 <__multiply+0x42>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	4b41      	ldr	r3, [pc, #260]	@ (8008bd0 <__multiply+0x13c>)
 8008acc:	4841      	ldr	r0, [pc, #260]	@ (8008bd4 <__multiply+0x140>)
 8008ace:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ad2:	f000 fb19 	bl	8009108 <__assert_func>
 8008ad6:	f100 0414 	add.w	r4, r0, #20
 8008ada:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008ade:	4623      	mov	r3, r4
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	4573      	cmp	r3, lr
 8008ae4:	d320      	bcc.n	8008b28 <__multiply+0x94>
 8008ae6:	f107 0814 	add.w	r8, r7, #20
 8008aea:	f109 0114 	add.w	r1, r9, #20
 8008aee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008af2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008af6:	9302      	str	r3, [sp, #8]
 8008af8:	1beb      	subs	r3, r5, r7
 8008afa:	3b15      	subs	r3, #21
 8008afc:	f023 0303 	bic.w	r3, r3, #3
 8008b00:	3304      	adds	r3, #4
 8008b02:	3715      	adds	r7, #21
 8008b04:	42bd      	cmp	r5, r7
 8008b06:	bf38      	it	cc
 8008b08:	2304      	movcc	r3, #4
 8008b0a:	9301      	str	r3, [sp, #4]
 8008b0c:	9b02      	ldr	r3, [sp, #8]
 8008b0e:	9103      	str	r1, [sp, #12]
 8008b10:	428b      	cmp	r3, r1
 8008b12:	d80c      	bhi.n	8008b2e <__multiply+0x9a>
 8008b14:	2e00      	cmp	r6, #0
 8008b16:	dd03      	ble.n	8008b20 <__multiply+0x8c>
 8008b18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d055      	beq.n	8008bcc <__multiply+0x138>
 8008b20:	6106      	str	r6, [r0, #16]
 8008b22:	b005      	add	sp, #20
 8008b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b28:	f843 2b04 	str.w	r2, [r3], #4
 8008b2c:	e7d9      	b.n	8008ae2 <__multiply+0x4e>
 8008b2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b32:	f1ba 0f00 	cmp.w	sl, #0
 8008b36:	d01f      	beq.n	8008b78 <__multiply+0xe4>
 8008b38:	46c4      	mov	ip, r8
 8008b3a:	46a1      	mov	r9, r4
 8008b3c:	2700      	movs	r7, #0
 8008b3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b42:	f8d9 3000 	ldr.w	r3, [r9]
 8008b46:	fa1f fb82 	uxth.w	fp, r2
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b50:	443b      	add	r3, r7
 8008b52:	f8d9 7000 	ldr.w	r7, [r9]
 8008b56:	0c12      	lsrs	r2, r2, #16
 8008b58:	0c3f      	lsrs	r7, r7, #16
 8008b5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b68:	4565      	cmp	r5, ip
 8008b6a:	f849 3b04 	str.w	r3, [r9], #4
 8008b6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b72:	d8e4      	bhi.n	8008b3e <__multiply+0xaa>
 8008b74:	9b01      	ldr	r3, [sp, #4]
 8008b76:	50e7      	str	r7, [r4, r3]
 8008b78:	9b03      	ldr	r3, [sp, #12]
 8008b7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b7e:	3104      	adds	r1, #4
 8008b80:	f1b9 0f00 	cmp.w	r9, #0
 8008b84:	d020      	beq.n	8008bc8 <__multiply+0x134>
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	4647      	mov	r7, r8
 8008b8a:	46a4      	mov	ip, r4
 8008b8c:	f04f 0a00 	mov.w	sl, #0
 8008b90:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b98:	fb09 220b 	mla	r2, r9, fp, r2
 8008b9c:	4452      	add	r2, sl
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ba4:	f84c 3b04 	str.w	r3, [ip], #4
 8008ba8:	f857 3b04 	ldr.w	r3, [r7], #4
 8008bac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bb0:	f8bc 3000 	ldrh.w	r3, [ip]
 8008bb4:	fb09 330a 	mla	r3, r9, sl, r3
 8008bb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008bbc:	42bd      	cmp	r5, r7
 8008bbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bc2:	d8e5      	bhi.n	8008b90 <__multiply+0xfc>
 8008bc4:	9a01      	ldr	r2, [sp, #4]
 8008bc6:	50a3      	str	r3, [r4, r2]
 8008bc8:	3404      	adds	r4, #4
 8008bca:	e79f      	b.n	8008b0c <__multiply+0x78>
 8008bcc:	3e01      	subs	r6, #1
 8008bce:	e7a1      	b.n	8008b14 <__multiply+0x80>
 8008bd0:	08009850 	.word	0x08009850
 8008bd4:	08009861 	.word	0x08009861

08008bd8 <__pow5mult>:
 8008bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bdc:	4615      	mov	r5, r2
 8008bde:	f012 0203 	ands.w	r2, r2, #3
 8008be2:	4607      	mov	r7, r0
 8008be4:	460e      	mov	r6, r1
 8008be6:	d007      	beq.n	8008bf8 <__pow5mult+0x20>
 8008be8:	4c25      	ldr	r4, [pc, #148]	@ (8008c80 <__pow5mult+0xa8>)
 8008bea:	3a01      	subs	r2, #1
 8008bec:	2300      	movs	r3, #0
 8008bee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bf2:	f7ff fea7 	bl	8008944 <__multadd>
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	10ad      	asrs	r5, r5, #2
 8008bfa:	d03d      	beq.n	8008c78 <__pow5mult+0xa0>
 8008bfc:	69fc      	ldr	r4, [r7, #28]
 8008bfe:	b97c      	cbnz	r4, 8008c20 <__pow5mult+0x48>
 8008c00:	2010      	movs	r0, #16
 8008c02:	f7ff fd87 	bl	8008714 <malloc>
 8008c06:	4602      	mov	r2, r0
 8008c08:	61f8      	str	r0, [r7, #28]
 8008c0a:	b928      	cbnz	r0, 8008c18 <__pow5mult+0x40>
 8008c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008c84 <__pow5mult+0xac>)
 8008c0e:	481e      	ldr	r0, [pc, #120]	@ (8008c88 <__pow5mult+0xb0>)
 8008c10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c14:	f000 fa78 	bl	8009108 <__assert_func>
 8008c18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c1c:	6004      	str	r4, [r0, #0]
 8008c1e:	60c4      	str	r4, [r0, #12]
 8008c20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c28:	b94c      	cbnz	r4, 8008c3e <__pow5mult+0x66>
 8008c2a:	f240 2171 	movw	r1, #625	@ 0x271
 8008c2e:	4638      	mov	r0, r7
 8008c30:	f7ff ff1a 	bl	8008a68 <__i2b>
 8008c34:	2300      	movs	r3, #0
 8008c36:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c3a:	4604      	mov	r4, r0
 8008c3c:	6003      	str	r3, [r0, #0]
 8008c3e:	f04f 0900 	mov.w	r9, #0
 8008c42:	07eb      	lsls	r3, r5, #31
 8008c44:	d50a      	bpl.n	8008c5c <__pow5mult+0x84>
 8008c46:	4631      	mov	r1, r6
 8008c48:	4622      	mov	r2, r4
 8008c4a:	4638      	mov	r0, r7
 8008c4c:	f7ff ff22 	bl	8008a94 <__multiply>
 8008c50:	4631      	mov	r1, r6
 8008c52:	4680      	mov	r8, r0
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff fe53 	bl	8008900 <_Bfree>
 8008c5a:	4646      	mov	r6, r8
 8008c5c:	106d      	asrs	r5, r5, #1
 8008c5e:	d00b      	beq.n	8008c78 <__pow5mult+0xa0>
 8008c60:	6820      	ldr	r0, [r4, #0]
 8008c62:	b938      	cbnz	r0, 8008c74 <__pow5mult+0x9c>
 8008c64:	4622      	mov	r2, r4
 8008c66:	4621      	mov	r1, r4
 8008c68:	4638      	mov	r0, r7
 8008c6a:	f7ff ff13 	bl	8008a94 <__multiply>
 8008c6e:	6020      	str	r0, [r4, #0]
 8008c70:	f8c0 9000 	str.w	r9, [r0]
 8008c74:	4604      	mov	r4, r0
 8008c76:	e7e4      	b.n	8008c42 <__pow5mult+0x6a>
 8008c78:	4630      	mov	r0, r6
 8008c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c7e:	bf00      	nop
 8008c80:	08009914 	.word	0x08009914
 8008c84:	080097e1 	.word	0x080097e1
 8008c88:	08009861 	.word	0x08009861

08008c8c <__lshift>:
 8008c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c90:	460c      	mov	r4, r1
 8008c92:	6849      	ldr	r1, [r1, #4]
 8008c94:	6923      	ldr	r3, [r4, #16]
 8008c96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c9a:	68a3      	ldr	r3, [r4, #8]
 8008c9c:	4607      	mov	r7, r0
 8008c9e:	4691      	mov	r9, r2
 8008ca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ca4:	f108 0601 	add.w	r6, r8, #1
 8008ca8:	42b3      	cmp	r3, r6
 8008caa:	db0b      	blt.n	8008cc4 <__lshift+0x38>
 8008cac:	4638      	mov	r0, r7
 8008cae:	f7ff fde7 	bl	8008880 <_Balloc>
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	b948      	cbnz	r0, 8008cca <__lshift+0x3e>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	4b28      	ldr	r3, [pc, #160]	@ (8008d5c <__lshift+0xd0>)
 8008cba:	4829      	ldr	r0, [pc, #164]	@ (8008d60 <__lshift+0xd4>)
 8008cbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cc0:	f000 fa22 	bl	8009108 <__assert_func>
 8008cc4:	3101      	adds	r1, #1
 8008cc6:	005b      	lsls	r3, r3, #1
 8008cc8:	e7ee      	b.n	8008ca8 <__lshift+0x1c>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	f100 0114 	add.w	r1, r0, #20
 8008cd0:	f100 0210 	add.w	r2, r0, #16
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	4553      	cmp	r3, sl
 8008cd8:	db33      	blt.n	8008d42 <__lshift+0xb6>
 8008cda:	6920      	ldr	r0, [r4, #16]
 8008cdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ce0:	f104 0314 	add.w	r3, r4, #20
 8008ce4:	f019 091f 	ands.w	r9, r9, #31
 8008ce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008cf0:	d02b      	beq.n	8008d4a <__lshift+0xbe>
 8008cf2:	f1c9 0e20 	rsb	lr, r9, #32
 8008cf6:	468a      	mov	sl, r1
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	6818      	ldr	r0, [r3, #0]
 8008cfc:	fa00 f009 	lsl.w	r0, r0, r9
 8008d00:	4310      	orrs	r0, r2
 8008d02:	f84a 0b04 	str.w	r0, [sl], #4
 8008d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d0a:	459c      	cmp	ip, r3
 8008d0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d10:	d8f3      	bhi.n	8008cfa <__lshift+0x6e>
 8008d12:	ebac 0304 	sub.w	r3, ip, r4
 8008d16:	3b15      	subs	r3, #21
 8008d18:	f023 0303 	bic.w	r3, r3, #3
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	f104 0015 	add.w	r0, r4, #21
 8008d22:	4560      	cmp	r0, ip
 8008d24:	bf88      	it	hi
 8008d26:	2304      	movhi	r3, #4
 8008d28:	50ca      	str	r2, [r1, r3]
 8008d2a:	b10a      	cbz	r2, 8008d30 <__lshift+0xa4>
 8008d2c:	f108 0602 	add.w	r6, r8, #2
 8008d30:	3e01      	subs	r6, #1
 8008d32:	4638      	mov	r0, r7
 8008d34:	612e      	str	r6, [r5, #16]
 8008d36:	4621      	mov	r1, r4
 8008d38:	f7ff fde2 	bl	8008900 <_Bfree>
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d42:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d46:	3301      	adds	r3, #1
 8008d48:	e7c5      	b.n	8008cd6 <__lshift+0x4a>
 8008d4a:	3904      	subs	r1, #4
 8008d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d50:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d54:	459c      	cmp	ip, r3
 8008d56:	d8f9      	bhi.n	8008d4c <__lshift+0xc0>
 8008d58:	e7ea      	b.n	8008d30 <__lshift+0xa4>
 8008d5a:	bf00      	nop
 8008d5c:	08009850 	.word	0x08009850
 8008d60:	08009861 	.word	0x08009861

08008d64 <__mcmp>:
 8008d64:	690a      	ldr	r2, [r1, #16]
 8008d66:	4603      	mov	r3, r0
 8008d68:	6900      	ldr	r0, [r0, #16]
 8008d6a:	1a80      	subs	r0, r0, r2
 8008d6c:	b530      	push	{r4, r5, lr}
 8008d6e:	d10e      	bne.n	8008d8e <__mcmp+0x2a>
 8008d70:	3314      	adds	r3, #20
 8008d72:	3114      	adds	r1, #20
 8008d74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d84:	4295      	cmp	r5, r2
 8008d86:	d003      	beq.n	8008d90 <__mcmp+0x2c>
 8008d88:	d205      	bcs.n	8008d96 <__mcmp+0x32>
 8008d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8e:	bd30      	pop	{r4, r5, pc}
 8008d90:	42a3      	cmp	r3, r4
 8008d92:	d3f3      	bcc.n	8008d7c <__mcmp+0x18>
 8008d94:	e7fb      	b.n	8008d8e <__mcmp+0x2a>
 8008d96:	2001      	movs	r0, #1
 8008d98:	e7f9      	b.n	8008d8e <__mcmp+0x2a>
	...

08008d9c <__mdiff>:
 8008d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da0:	4689      	mov	r9, r1
 8008da2:	4606      	mov	r6, r0
 8008da4:	4611      	mov	r1, r2
 8008da6:	4648      	mov	r0, r9
 8008da8:	4614      	mov	r4, r2
 8008daa:	f7ff ffdb 	bl	8008d64 <__mcmp>
 8008dae:	1e05      	subs	r5, r0, #0
 8008db0:	d112      	bne.n	8008dd8 <__mdiff+0x3c>
 8008db2:	4629      	mov	r1, r5
 8008db4:	4630      	mov	r0, r6
 8008db6:	f7ff fd63 	bl	8008880 <_Balloc>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	b928      	cbnz	r0, 8008dca <__mdiff+0x2e>
 8008dbe:	4b3f      	ldr	r3, [pc, #252]	@ (8008ebc <__mdiff+0x120>)
 8008dc0:	f240 2137 	movw	r1, #567	@ 0x237
 8008dc4:	483e      	ldr	r0, [pc, #248]	@ (8008ec0 <__mdiff+0x124>)
 8008dc6:	f000 f99f 	bl	8009108 <__assert_func>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008dd0:	4610      	mov	r0, r2
 8008dd2:	b003      	add	sp, #12
 8008dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd8:	bfbc      	itt	lt
 8008dda:	464b      	movlt	r3, r9
 8008ddc:	46a1      	movlt	r9, r4
 8008dde:	4630      	mov	r0, r6
 8008de0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008de4:	bfba      	itte	lt
 8008de6:	461c      	movlt	r4, r3
 8008de8:	2501      	movlt	r5, #1
 8008dea:	2500      	movge	r5, #0
 8008dec:	f7ff fd48 	bl	8008880 <_Balloc>
 8008df0:	4602      	mov	r2, r0
 8008df2:	b918      	cbnz	r0, 8008dfc <__mdiff+0x60>
 8008df4:	4b31      	ldr	r3, [pc, #196]	@ (8008ebc <__mdiff+0x120>)
 8008df6:	f240 2145 	movw	r1, #581	@ 0x245
 8008dfa:	e7e3      	b.n	8008dc4 <__mdiff+0x28>
 8008dfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e00:	6926      	ldr	r6, [r4, #16]
 8008e02:	60c5      	str	r5, [r0, #12]
 8008e04:	f109 0310 	add.w	r3, r9, #16
 8008e08:	f109 0514 	add.w	r5, r9, #20
 8008e0c:	f104 0e14 	add.w	lr, r4, #20
 8008e10:	f100 0b14 	add.w	fp, r0, #20
 8008e14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e1c:	9301      	str	r3, [sp, #4]
 8008e1e:	46d9      	mov	r9, fp
 8008e20:	f04f 0c00 	mov.w	ip, #0
 8008e24:	9b01      	ldr	r3, [sp, #4]
 8008e26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e2e:	9301      	str	r3, [sp, #4]
 8008e30:	fa1f f38a 	uxth.w	r3, sl
 8008e34:	4619      	mov	r1, r3
 8008e36:	b283      	uxth	r3, r0
 8008e38:	1acb      	subs	r3, r1, r3
 8008e3a:	0c00      	lsrs	r0, r0, #16
 8008e3c:	4463      	add	r3, ip
 8008e3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e4c:	4576      	cmp	r6, lr
 8008e4e:	f849 3b04 	str.w	r3, [r9], #4
 8008e52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e56:	d8e5      	bhi.n	8008e24 <__mdiff+0x88>
 8008e58:	1b33      	subs	r3, r6, r4
 8008e5a:	3b15      	subs	r3, #21
 8008e5c:	f023 0303 	bic.w	r3, r3, #3
 8008e60:	3415      	adds	r4, #21
 8008e62:	3304      	adds	r3, #4
 8008e64:	42a6      	cmp	r6, r4
 8008e66:	bf38      	it	cc
 8008e68:	2304      	movcc	r3, #4
 8008e6a:	441d      	add	r5, r3
 8008e6c:	445b      	add	r3, fp
 8008e6e:	461e      	mov	r6, r3
 8008e70:	462c      	mov	r4, r5
 8008e72:	4544      	cmp	r4, r8
 8008e74:	d30e      	bcc.n	8008e94 <__mdiff+0xf8>
 8008e76:	f108 0103 	add.w	r1, r8, #3
 8008e7a:	1b49      	subs	r1, r1, r5
 8008e7c:	f021 0103 	bic.w	r1, r1, #3
 8008e80:	3d03      	subs	r5, #3
 8008e82:	45a8      	cmp	r8, r5
 8008e84:	bf38      	it	cc
 8008e86:	2100      	movcc	r1, #0
 8008e88:	440b      	add	r3, r1
 8008e8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e8e:	b191      	cbz	r1, 8008eb6 <__mdiff+0x11a>
 8008e90:	6117      	str	r7, [r2, #16]
 8008e92:	e79d      	b.n	8008dd0 <__mdiff+0x34>
 8008e94:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e98:	46e6      	mov	lr, ip
 8008e9a:	0c08      	lsrs	r0, r1, #16
 8008e9c:	fa1c fc81 	uxtah	ip, ip, r1
 8008ea0:	4471      	add	r1, lr
 8008ea2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ea6:	b289      	uxth	r1, r1
 8008ea8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008eac:	f846 1b04 	str.w	r1, [r6], #4
 8008eb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008eb4:	e7dd      	b.n	8008e72 <__mdiff+0xd6>
 8008eb6:	3f01      	subs	r7, #1
 8008eb8:	e7e7      	b.n	8008e8a <__mdiff+0xee>
 8008eba:	bf00      	nop
 8008ebc:	08009850 	.word	0x08009850
 8008ec0:	08009861 	.word	0x08009861

08008ec4 <__d2b>:
 8008ec4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ec8:	460f      	mov	r7, r1
 8008eca:	2101      	movs	r1, #1
 8008ecc:	ec59 8b10 	vmov	r8, r9, d0
 8008ed0:	4616      	mov	r6, r2
 8008ed2:	f7ff fcd5 	bl	8008880 <_Balloc>
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	b930      	cbnz	r0, 8008ee8 <__d2b+0x24>
 8008eda:	4602      	mov	r2, r0
 8008edc:	4b23      	ldr	r3, [pc, #140]	@ (8008f6c <__d2b+0xa8>)
 8008ede:	4824      	ldr	r0, [pc, #144]	@ (8008f70 <__d2b+0xac>)
 8008ee0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ee4:	f000 f910 	bl	8009108 <__assert_func>
 8008ee8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008eec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ef0:	b10d      	cbz	r5, 8008ef6 <__d2b+0x32>
 8008ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ef6:	9301      	str	r3, [sp, #4]
 8008ef8:	f1b8 0300 	subs.w	r3, r8, #0
 8008efc:	d023      	beq.n	8008f46 <__d2b+0x82>
 8008efe:	4668      	mov	r0, sp
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	f7ff fd84 	bl	8008a0e <__lo0bits>
 8008f06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f0a:	b1d0      	cbz	r0, 8008f42 <__d2b+0x7e>
 8008f0c:	f1c0 0320 	rsb	r3, r0, #32
 8008f10:	fa02 f303 	lsl.w	r3, r2, r3
 8008f14:	430b      	orrs	r3, r1
 8008f16:	40c2      	lsrs	r2, r0
 8008f18:	6163      	str	r3, [r4, #20]
 8008f1a:	9201      	str	r2, [sp, #4]
 8008f1c:	9b01      	ldr	r3, [sp, #4]
 8008f1e:	61a3      	str	r3, [r4, #24]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	bf0c      	ite	eq
 8008f24:	2201      	moveq	r2, #1
 8008f26:	2202      	movne	r2, #2
 8008f28:	6122      	str	r2, [r4, #16]
 8008f2a:	b1a5      	cbz	r5, 8008f56 <__d2b+0x92>
 8008f2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f30:	4405      	add	r5, r0
 8008f32:	603d      	str	r5, [r7, #0]
 8008f34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f38:	6030      	str	r0, [r6, #0]
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	b003      	add	sp, #12
 8008f3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f42:	6161      	str	r1, [r4, #20]
 8008f44:	e7ea      	b.n	8008f1c <__d2b+0x58>
 8008f46:	a801      	add	r0, sp, #4
 8008f48:	f7ff fd61 	bl	8008a0e <__lo0bits>
 8008f4c:	9b01      	ldr	r3, [sp, #4]
 8008f4e:	6163      	str	r3, [r4, #20]
 8008f50:	3020      	adds	r0, #32
 8008f52:	2201      	movs	r2, #1
 8008f54:	e7e8      	b.n	8008f28 <__d2b+0x64>
 8008f56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f5e:	6038      	str	r0, [r7, #0]
 8008f60:	6918      	ldr	r0, [r3, #16]
 8008f62:	f7ff fd35 	bl	80089d0 <__hi0bits>
 8008f66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f6a:	e7e5      	b.n	8008f38 <__d2b+0x74>
 8008f6c:	08009850 	.word	0x08009850
 8008f70:	08009861 	.word	0x08009861

08008f74 <__sflush_r>:
 8008f74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f7c:	0716      	lsls	r6, r2, #28
 8008f7e:	4605      	mov	r5, r0
 8008f80:	460c      	mov	r4, r1
 8008f82:	d454      	bmi.n	800902e <__sflush_r+0xba>
 8008f84:	684b      	ldr	r3, [r1, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dc02      	bgt.n	8008f90 <__sflush_r+0x1c>
 8008f8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	dd48      	ble.n	8009022 <__sflush_r+0xae>
 8008f90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f92:	2e00      	cmp	r6, #0
 8008f94:	d045      	beq.n	8009022 <__sflush_r+0xae>
 8008f96:	2300      	movs	r3, #0
 8008f98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f9c:	682f      	ldr	r7, [r5, #0]
 8008f9e:	6a21      	ldr	r1, [r4, #32]
 8008fa0:	602b      	str	r3, [r5, #0]
 8008fa2:	d030      	beq.n	8009006 <__sflush_r+0x92>
 8008fa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	0759      	lsls	r1, r3, #29
 8008faa:	d505      	bpl.n	8008fb8 <__sflush_r+0x44>
 8008fac:	6863      	ldr	r3, [r4, #4]
 8008fae:	1ad2      	subs	r2, r2, r3
 8008fb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008fb2:	b10b      	cbz	r3, 8008fb8 <__sflush_r+0x44>
 8008fb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008fb6:	1ad2      	subs	r2, r2, r3
 8008fb8:	2300      	movs	r3, #0
 8008fba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008fbc:	6a21      	ldr	r1, [r4, #32]
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	47b0      	blx	r6
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	d106      	bne.n	8008fd6 <__sflush_r+0x62>
 8008fc8:	6829      	ldr	r1, [r5, #0]
 8008fca:	291d      	cmp	r1, #29
 8008fcc:	d82b      	bhi.n	8009026 <__sflush_r+0xb2>
 8008fce:	4a2a      	ldr	r2, [pc, #168]	@ (8009078 <__sflush_r+0x104>)
 8008fd0:	40ca      	lsrs	r2, r1
 8008fd2:	07d6      	lsls	r6, r2, #31
 8008fd4:	d527      	bpl.n	8009026 <__sflush_r+0xb2>
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	6062      	str	r2, [r4, #4]
 8008fda:	04d9      	lsls	r1, r3, #19
 8008fdc:	6922      	ldr	r2, [r4, #16]
 8008fde:	6022      	str	r2, [r4, #0]
 8008fe0:	d504      	bpl.n	8008fec <__sflush_r+0x78>
 8008fe2:	1c42      	adds	r2, r0, #1
 8008fe4:	d101      	bne.n	8008fea <__sflush_r+0x76>
 8008fe6:	682b      	ldr	r3, [r5, #0]
 8008fe8:	b903      	cbnz	r3, 8008fec <__sflush_r+0x78>
 8008fea:	6560      	str	r0, [r4, #84]	@ 0x54
 8008fec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fee:	602f      	str	r7, [r5, #0]
 8008ff0:	b1b9      	cbz	r1, 8009022 <__sflush_r+0xae>
 8008ff2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ff6:	4299      	cmp	r1, r3
 8008ff8:	d002      	beq.n	8009000 <__sflush_r+0x8c>
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	f7ff fb40 	bl	8008680 <_free_r>
 8009000:	2300      	movs	r3, #0
 8009002:	6363      	str	r3, [r4, #52]	@ 0x34
 8009004:	e00d      	b.n	8009022 <__sflush_r+0xae>
 8009006:	2301      	movs	r3, #1
 8009008:	4628      	mov	r0, r5
 800900a:	47b0      	blx	r6
 800900c:	4602      	mov	r2, r0
 800900e:	1c50      	adds	r0, r2, #1
 8009010:	d1c9      	bne.n	8008fa6 <__sflush_r+0x32>
 8009012:	682b      	ldr	r3, [r5, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0c6      	beq.n	8008fa6 <__sflush_r+0x32>
 8009018:	2b1d      	cmp	r3, #29
 800901a:	d001      	beq.n	8009020 <__sflush_r+0xac>
 800901c:	2b16      	cmp	r3, #22
 800901e:	d11e      	bne.n	800905e <__sflush_r+0xea>
 8009020:	602f      	str	r7, [r5, #0]
 8009022:	2000      	movs	r0, #0
 8009024:	e022      	b.n	800906c <__sflush_r+0xf8>
 8009026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800902a:	b21b      	sxth	r3, r3
 800902c:	e01b      	b.n	8009066 <__sflush_r+0xf2>
 800902e:	690f      	ldr	r7, [r1, #16]
 8009030:	2f00      	cmp	r7, #0
 8009032:	d0f6      	beq.n	8009022 <__sflush_r+0xae>
 8009034:	0793      	lsls	r3, r2, #30
 8009036:	680e      	ldr	r6, [r1, #0]
 8009038:	bf08      	it	eq
 800903a:	694b      	ldreq	r3, [r1, #20]
 800903c:	600f      	str	r7, [r1, #0]
 800903e:	bf18      	it	ne
 8009040:	2300      	movne	r3, #0
 8009042:	eba6 0807 	sub.w	r8, r6, r7
 8009046:	608b      	str	r3, [r1, #8]
 8009048:	f1b8 0f00 	cmp.w	r8, #0
 800904c:	dde9      	ble.n	8009022 <__sflush_r+0xae>
 800904e:	6a21      	ldr	r1, [r4, #32]
 8009050:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009052:	4643      	mov	r3, r8
 8009054:	463a      	mov	r2, r7
 8009056:	4628      	mov	r0, r5
 8009058:	47b0      	blx	r6
 800905a:	2800      	cmp	r0, #0
 800905c:	dc08      	bgt.n	8009070 <__sflush_r+0xfc>
 800905e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009066:	81a3      	strh	r3, [r4, #12]
 8009068:	f04f 30ff 	mov.w	r0, #4294967295
 800906c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009070:	4407      	add	r7, r0
 8009072:	eba8 0800 	sub.w	r8, r8, r0
 8009076:	e7e7      	b.n	8009048 <__sflush_r+0xd4>
 8009078:	20400001 	.word	0x20400001

0800907c <_fflush_r>:
 800907c:	b538      	push	{r3, r4, r5, lr}
 800907e:	690b      	ldr	r3, [r1, #16]
 8009080:	4605      	mov	r5, r0
 8009082:	460c      	mov	r4, r1
 8009084:	b913      	cbnz	r3, 800908c <_fflush_r+0x10>
 8009086:	2500      	movs	r5, #0
 8009088:	4628      	mov	r0, r5
 800908a:	bd38      	pop	{r3, r4, r5, pc}
 800908c:	b118      	cbz	r0, 8009096 <_fflush_r+0x1a>
 800908e:	6a03      	ldr	r3, [r0, #32]
 8009090:	b90b      	cbnz	r3, 8009096 <_fflush_r+0x1a>
 8009092:	f7fe fba1 	bl	80077d8 <__sinit>
 8009096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d0f3      	beq.n	8009086 <_fflush_r+0xa>
 800909e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80090a0:	07d0      	lsls	r0, r2, #31
 80090a2:	d404      	bmi.n	80090ae <_fflush_r+0x32>
 80090a4:	0599      	lsls	r1, r3, #22
 80090a6:	d402      	bmi.n	80090ae <_fflush_r+0x32>
 80090a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090aa:	f7fe fc8c 	bl	80079c6 <__retarget_lock_acquire_recursive>
 80090ae:	4628      	mov	r0, r5
 80090b0:	4621      	mov	r1, r4
 80090b2:	f7ff ff5f 	bl	8008f74 <__sflush_r>
 80090b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090b8:	07da      	lsls	r2, r3, #31
 80090ba:	4605      	mov	r5, r0
 80090bc:	d4e4      	bmi.n	8009088 <_fflush_r+0xc>
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	059b      	lsls	r3, r3, #22
 80090c2:	d4e1      	bmi.n	8009088 <_fflush_r+0xc>
 80090c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090c6:	f7fe fc7f 	bl	80079c8 <__retarget_lock_release_recursive>
 80090ca:	e7dd      	b.n	8009088 <_fflush_r+0xc>

080090cc <_sbrk_r>:
 80090cc:	b538      	push	{r3, r4, r5, lr}
 80090ce:	4d06      	ldr	r5, [pc, #24]	@ (80090e8 <_sbrk_r+0x1c>)
 80090d0:	2300      	movs	r3, #0
 80090d2:	4604      	mov	r4, r0
 80090d4:	4608      	mov	r0, r1
 80090d6:	602b      	str	r3, [r5, #0]
 80090d8:	f7f8 fe8a 	bl	8001df0 <_sbrk>
 80090dc:	1c43      	adds	r3, r0, #1
 80090de:	d102      	bne.n	80090e6 <_sbrk_r+0x1a>
 80090e0:	682b      	ldr	r3, [r5, #0]
 80090e2:	b103      	cbz	r3, 80090e6 <_sbrk_r+0x1a>
 80090e4:	6023      	str	r3, [r4, #0]
 80090e6:	bd38      	pop	{r3, r4, r5, pc}
 80090e8:	20040584 	.word	0x20040584

080090ec <memcpy>:
 80090ec:	440a      	add	r2, r1
 80090ee:	4291      	cmp	r1, r2
 80090f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80090f4:	d100      	bne.n	80090f8 <memcpy+0xc>
 80090f6:	4770      	bx	lr
 80090f8:	b510      	push	{r4, lr}
 80090fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009102:	4291      	cmp	r1, r2
 8009104:	d1f9      	bne.n	80090fa <memcpy+0xe>
 8009106:	bd10      	pop	{r4, pc}

08009108 <__assert_func>:
 8009108:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800910a:	4614      	mov	r4, r2
 800910c:	461a      	mov	r2, r3
 800910e:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <__assert_func+0x2c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4605      	mov	r5, r0
 8009114:	68d8      	ldr	r0, [r3, #12]
 8009116:	b14c      	cbz	r4, 800912c <__assert_func+0x24>
 8009118:	4b07      	ldr	r3, [pc, #28]	@ (8009138 <__assert_func+0x30>)
 800911a:	9100      	str	r1, [sp, #0]
 800911c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009120:	4906      	ldr	r1, [pc, #24]	@ (800913c <__assert_func+0x34>)
 8009122:	462b      	mov	r3, r5
 8009124:	f000 f842 	bl	80091ac <fiprintf>
 8009128:	f000 f852 	bl	80091d0 <abort>
 800912c:	4b04      	ldr	r3, [pc, #16]	@ (8009140 <__assert_func+0x38>)
 800912e:	461c      	mov	r4, r3
 8009130:	e7f3      	b.n	800911a <__assert_func+0x12>
 8009132:	bf00      	nop
 8009134:	20040018 	.word	0x20040018
 8009138:	080098c4 	.word	0x080098c4
 800913c:	080098d1 	.word	0x080098d1
 8009140:	080098ff 	.word	0x080098ff

08009144 <_calloc_r>:
 8009144:	b570      	push	{r4, r5, r6, lr}
 8009146:	fba1 5402 	umull	r5, r4, r1, r2
 800914a:	b934      	cbnz	r4, 800915a <_calloc_r+0x16>
 800914c:	4629      	mov	r1, r5
 800914e:	f7ff fb0b 	bl	8008768 <_malloc_r>
 8009152:	4606      	mov	r6, r0
 8009154:	b928      	cbnz	r0, 8009162 <_calloc_r+0x1e>
 8009156:	4630      	mov	r0, r6
 8009158:	bd70      	pop	{r4, r5, r6, pc}
 800915a:	220c      	movs	r2, #12
 800915c:	6002      	str	r2, [r0, #0]
 800915e:	2600      	movs	r6, #0
 8009160:	e7f9      	b.n	8009156 <_calloc_r+0x12>
 8009162:	462a      	mov	r2, r5
 8009164:	4621      	mov	r1, r4
 8009166:	f7fe fbb0 	bl	80078ca <memset>
 800916a:	e7f4      	b.n	8009156 <_calloc_r+0x12>

0800916c <__ascii_mbtowc>:
 800916c:	b082      	sub	sp, #8
 800916e:	b901      	cbnz	r1, 8009172 <__ascii_mbtowc+0x6>
 8009170:	a901      	add	r1, sp, #4
 8009172:	b142      	cbz	r2, 8009186 <__ascii_mbtowc+0x1a>
 8009174:	b14b      	cbz	r3, 800918a <__ascii_mbtowc+0x1e>
 8009176:	7813      	ldrb	r3, [r2, #0]
 8009178:	600b      	str	r3, [r1, #0]
 800917a:	7812      	ldrb	r2, [r2, #0]
 800917c:	1e10      	subs	r0, r2, #0
 800917e:	bf18      	it	ne
 8009180:	2001      	movne	r0, #1
 8009182:	b002      	add	sp, #8
 8009184:	4770      	bx	lr
 8009186:	4610      	mov	r0, r2
 8009188:	e7fb      	b.n	8009182 <__ascii_mbtowc+0x16>
 800918a:	f06f 0001 	mvn.w	r0, #1
 800918e:	e7f8      	b.n	8009182 <__ascii_mbtowc+0x16>

08009190 <__ascii_wctomb>:
 8009190:	4603      	mov	r3, r0
 8009192:	4608      	mov	r0, r1
 8009194:	b141      	cbz	r1, 80091a8 <__ascii_wctomb+0x18>
 8009196:	2aff      	cmp	r2, #255	@ 0xff
 8009198:	d904      	bls.n	80091a4 <__ascii_wctomb+0x14>
 800919a:	228a      	movs	r2, #138	@ 0x8a
 800919c:	601a      	str	r2, [r3, #0]
 800919e:	f04f 30ff 	mov.w	r0, #4294967295
 80091a2:	4770      	bx	lr
 80091a4:	700a      	strb	r2, [r1, #0]
 80091a6:	2001      	movs	r0, #1
 80091a8:	4770      	bx	lr
	...

080091ac <fiprintf>:
 80091ac:	b40e      	push	{r1, r2, r3}
 80091ae:	b503      	push	{r0, r1, lr}
 80091b0:	4601      	mov	r1, r0
 80091b2:	ab03      	add	r3, sp, #12
 80091b4:	4805      	ldr	r0, [pc, #20]	@ (80091cc <fiprintf+0x20>)
 80091b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ba:	6800      	ldr	r0, [r0, #0]
 80091bc:	9301      	str	r3, [sp, #4]
 80091be:	f000 f837 	bl	8009230 <_vfiprintf_r>
 80091c2:	b002      	add	sp, #8
 80091c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091c8:	b003      	add	sp, #12
 80091ca:	4770      	bx	lr
 80091cc:	20040018 	.word	0x20040018

080091d0 <abort>:
 80091d0:	b508      	push	{r3, lr}
 80091d2:	2006      	movs	r0, #6
 80091d4:	f000 fa00 	bl	80095d8 <raise>
 80091d8:	2001      	movs	r0, #1
 80091da:	f7f8 fd91 	bl	8001d00 <_exit>

080091de <__sfputc_r>:
 80091de:	6893      	ldr	r3, [r2, #8]
 80091e0:	3b01      	subs	r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	b410      	push	{r4}
 80091e6:	6093      	str	r3, [r2, #8]
 80091e8:	da08      	bge.n	80091fc <__sfputc_r+0x1e>
 80091ea:	6994      	ldr	r4, [r2, #24]
 80091ec:	42a3      	cmp	r3, r4
 80091ee:	db01      	blt.n	80091f4 <__sfputc_r+0x16>
 80091f0:	290a      	cmp	r1, #10
 80091f2:	d103      	bne.n	80091fc <__sfputc_r+0x1e>
 80091f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091f8:	f000 b932 	b.w	8009460 <__swbuf_r>
 80091fc:	6813      	ldr	r3, [r2, #0]
 80091fe:	1c58      	adds	r0, r3, #1
 8009200:	6010      	str	r0, [r2, #0]
 8009202:	7019      	strb	r1, [r3, #0]
 8009204:	4608      	mov	r0, r1
 8009206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800920a:	4770      	bx	lr

0800920c <__sfputs_r>:
 800920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920e:	4606      	mov	r6, r0
 8009210:	460f      	mov	r7, r1
 8009212:	4614      	mov	r4, r2
 8009214:	18d5      	adds	r5, r2, r3
 8009216:	42ac      	cmp	r4, r5
 8009218:	d101      	bne.n	800921e <__sfputs_r+0x12>
 800921a:	2000      	movs	r0, #0
 800921c:	e007      	b.n	800922e <__sfputs_r+0x22>
 800921e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009222:	463a      	mov	r2, r7
 8009224:	4630      	mov	r0, r6
 8009226:	f7ff ffda 	bl	80091de <__sfputc_r>
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	d1f3      	bne.n	8009216 <__sfputs_r+0xa>
 800922e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009230 <_vfiprintf_r>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	460d      	mov	r5, r1
 8009236:	b09d      	sub	sp, #116	@ 0x74
 8009238:	4614      	mov	r4, r2
 800923a:	4698      	mov	r8, r3
 800923c:	4606      	mov	r6, r0
 800923e:	b118      	cbz	r0, 8009248 <_vfiprintf_r+0x18>
 8009240:	6a03      	ldr	r3, [r0, #32]
 8009242:	b90b      	cbnz	r3, 8009248 <_vfiprintf_r+0x18>
 8009244:	f7fe fac8 	bl	80077d8 <__sinit>
 8009248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800924a:	07d9      	lsls	r1, r3, #31
 800924c:	d405      	bmi.n	800925a <_vfiprintf_r+0x2a>
 800924e:	89ab      	ldrh	r3, [r5, #12]
 8009250:	059a      	lsls	r2, r3, #22
 8009252:	d402      	bmi.n	800925a <_vfiprintf_r+0x2a>
 8009254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009256:	f7fe fbb6 	bl	80079c6 <__retarget_lock_acquire_recursive>
 800925a:	89ab      	ldrh	r3, [r5, #12]
 800925c:	071b      	lsls	r3, r3, #28
 800925e:	d501      	bpl.n	8009264 <_vfiprintf_r+0x34>
 8009260:	692b      	ldr	r3, [r5, #16]
 8009262:	b99b      	cbnz	r3, 800928c <_vfiprintf_r+0x5c>
 8009264:	4629      	mov	r1, r5
 8009266:	4630      	mov	r0, r6
 8009268:	f000 f938 	bl	80094dc <__swsetup_r>
 800926c:	b170      	cbz	r0, 800928c <_vfiprintf_r+0x5c>
 800926e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009270:	07dc      	lsls	r4, r3, #31
 8009272:	d504      	bpl.n	800927e <_vfiprintf_r+0x4e>
 8009274:	f04f 30ff 	mov.w	r0, #4294967295
 8009278:	b01d      	add	sp, #116	@ 0x74
 800927a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927e:	89ab      	ldrh	r3, [r5, #12]
 8009280:	0598      	lsls	r0, r3, #22
 8009282:	d4f7      	bmi.n	8009274 <_vfiprintf_r+0x44>
 8009284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009286:	f7fe fb9f 	bl	80079c8 <__retarget_lock_release_recursive>
 800928a:	e7f3      	b.n	8009274 <_vfiprintf_r+0x44>
 800928c:	2300      	movs	r3, #0
 800928e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009290:	2320      	movs	r3, #32
 8009292:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009296:	f8cd 800c 	str.w	r8, [sp, #12]
 800929a:	2330      	movs	r3, #48	@ 0x30
 800929c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800944c <_vfiprintf_r+0x21c>
 80092a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092a4:	f04f 0901 	mov.w	r9, #1
 80092a8:	4623      	mov	r3, r4
 80092aa:	469a      	mov	sl, r3
 80092ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092b0:	b10a      	cbz	r2, 80092b6 <_vfiprintf_r+0x86>
 80092b2:	2a25      	cmp	r2, #37	@ 0x25
 80092b4:	d1f9      	bne.n	80092aa <_vfiprintf_r+0x7a>
 80092b6:	ebba 0b04 	subs.w	fp, sl, r4
 80092ba:	d00b      	beq.n	80092d4 <_vfiprintf_r+0xa4>
 80092bc:	465b      	mov	r3, fp
 80092be:	4622      	mov	r2, r4
 80092c0:	4629      	mov	r1, r5
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7ff ffa2 	bl	800920c <__sfputs_r>
 80092c8:	3001      	adds	r0, #1
 80092ca:	f000 80a7 	beq.w	800941c <_vfiprintf_r+0x1ec>
 80092ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092d0:	445a      	add	r2, fp
 80092d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80092d4:	f89a 3000 	ldrb.w	r3, [sl]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 809f 	beq.w	800941c <_vfiprintf_r+0x1ec>
 80092de:	2300      	movs	r3, #0
 80092e0:	f04f 32ff 	mov.w	r2, #4294967295
 80092e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092e8:	f10a 0a01 	add.w	sl, sl, #1
 80092ec:	9304      	str	r3, [sp, #16]
 80092ee:	9307      	str	r3, [sp, #28]
 80092f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80092f6:	4654      	mov	r4, sl
 80092f8:	2205      	movs	r2, #5
 80092fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fe:	4853      	ldr	r0, [pc, #332]	@ (800944c <_vfiprintf_r+0x21c>)
 8009300:	f7f6 ff7e 	bl	8000200 <memchr>
 8009304:	9a04      	ldr	r2, [sp, #16]
 8009306:	b9d8      	cbnz	r0, 8009340 <_vfiprintf_r+0x110>
 8009308:	06d1      	lsls	r1, r2, #27
 800930a:	bf44      	itt	mi
 800930c:	2320      	movmi	r3, #32
 800930e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009312:	0713      	lsls	r3, r2, #28
 8009314:	bf44      	itt	mi
 8009316:	232b      	movmi	r3, #43	@ 0x2b
 8009318:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800931c:	f89a 3000 	ldrb.w	r3, [sl]
 8009320:	2b2a      	cmp	r3, #42	@ 0x2a
 8009322:	d015      	beq.n	8009350 <_vfiprintf_r+0x120>
 8009324:	9a07      	ldr	r2, [sp, #28]
 8009326:	4654      	mov	r4, sl
 8009328:	2000      	movs	r0, #0
 800932a:	f04f 0c0a 	mov.w	ip, #10
 800932e:	4621      	mov	r1, r4
 8009330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009334:	3b30      	subs	r3, #48	@ 0x30
 8009336:	2b09      	cmp	r3, #9
 8009338:	d94b      	bls.n	80093d2 <_vfiprintf_r+0x1a2>
 800933a:	b1b0      	cbz	r0, 800936a <_vfiprintf_r+0x13a>
 800933c:	9207      	str	r2, [sp, #28]
 800933e:	e014      	b.n	800936a <_vfiprintf_r+0x13a>
 8009340:	eba0 0308 	sub.w	r3, r0, r8
 8009344:	fa09 f303 	lsl.w	r3, r9, r3
 8009348:	4313      	orrs	r3, r2
 800934a:	9304      	str	r3, [sp, #16]
 800934c:	46a2      	mov	sl, r4
 800934e:	e7d2      	b.n	80092f6 <_vfiprintf_r+0xc6>
 8009350:	9b03      	ldr	r3, [sp, #12]
 8009352:	1d19      	adds	r1, r3, #4
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	9103      	str	r1, [sp, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	bfbb      	ittet	lt
 800935c:	425b      	neglt	r3, r3
 800935e:	f042 0202 	orrlt.w	r2, r2, #2
 8009362:	9307      	strge	r3, [sp, #28]
 8009364:	9307      	strlt	r3, [sp, #28]
 8009366:	bfb8      	it	lt
 8009368:	9204      	strlt	r2, [sp, #16]
 800936a:	7823      	ldrb	r3, [r4, #0]
 800936c:	2b2e      	cmp	r3, #46	@ 0x2e
 800936e:	d10a      	bne.n	8009386 <_vfiprintf_r+0x156>
 8009370:	7863      	ldrb	r3, [r4, #1]
 8009372:	2b2a      	cmp	r3, #42	@ 0x2a
 8009374:	d132      	bne.n	80093dc <_vfiprintf_r+0x1ac>
 8009376:	9b03      	ldr	r3, [sp, #12]
 8009378:	1d1a      	adds	r2, r3, #4
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	9203      	str	r2, [sp, #12]
 800937e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009382:	3402      	adds	r4, #2
 8009384:	9305      	str	r3, [sp, #20]
 8009386:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800945c <_vfiprintf_r+0x22c>
 800938a:	7821      	ldrb	r1, [r4, #0]
 800938c:	2203      	movs	r2, #3
 800938e:	4650      	mov	r0, sl
 8009390:	f7f6 ff36 	bl	8000200 <memchr>
 8009394:	b138      	cbz	r0, 80093a6 <_vfiprintf_r+0x176>
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	eba0 000a 	sub.w	r0, r0, sl
 800939c:	2240      	movs	r2, #64	@ 0x40
 800939e:	4082      	lsls	r2, r0
 80093a0:	4313      	orrs	r3, r2
 80093a2:	3401      	adds	r4, #1
 80093a4:	9304      	str	r3, [sp, #16]
 80093a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093aa:	4829      	ldr	r0, [pc, #164]	@ (8009450 <_vfiprintf_r+0x220>)
 80093ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093b0:	2206      	movs	r2, #6
 80093b2:	f7f6 ff25 	bl	8000200 <memchr>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d03f      	beq.n	800943a <_vfiprintf_r+0x20a>
 80093ba:	4b26      	ldr	r3, [pc, #152]	@ (8009454 <_vfiprintf_r+0x224>)
 80093bc:	bb1b      	cbnz	r3, 8009406 <_vfiprintf_r+0x1d6>
 80093be:	9b03      	ldr	r3, [sp, #12]
 80093c0:	3307      	adds	r3, #7
 80093c2:	f023 0307 	bic.w	r3, r3, #7
 80093c6:	3308      	adds	r3, #8
 80093c8:	9303      	str	r3, [sp, #12]
 80093ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093cc:	443b      	add	r3, r7
 80093ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d0:	e76a      	b.n	80092a8 <_vfiprintf_r+0x78>
 80093d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80093d6:	460c      	mov	r4, r1
 80093d8:	2001      	movs	r0, #1
 80093da:	e7a8      	b.n	800932e <_vfiprintf_r+0xfe>
 80093dc:	2300      	movs	r3, #0
 80093de:	3401      	adds	r4, #1
 80093e0:	9305      	str	r3, [sp, #20]
 80093e2:	4619      	mov	r1, r3
 80093e4:	f04f 0c0a 	mov.w	ip, #10
 80093e8:	4620      	mov	r0, r4
 80093ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ee:	3a30      	subs	r2, #48	@ 0x30
 80093f0:	2a09      	cmp	r2, #9
 80093f2:	d903      	bls.n	80093fc <_vfiprintf_r+0x1cc>
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d0c6      	beq.n	8009386 <_vfiprintf_r+0x156>
 80093f8:	9105      	str	r1, [sp, #20]
 80093fa:	e7c4      	b.n	8009386 <_vfiprintf_r+0x156>
 80093fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009400:	4604      	mov	r4, r0
 8009402:	2301      	movs	r3, #1
 8009404:	e7f0      	b.n	80093e8 <_vfiprintf_r+0x1b8>
 8009406:	ab03      	add	r3, sp, #12
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	462a      	mov	r2, r5
 800940c:	4b12      	ldr	r3, [pc, #72]	@ (8009458 <_vfiprintf_r+0x228>)
 800940e:	a904      	add	r1, sp, #16
 8009410:	4630      	mov	r0, r6
 8009412:	f7fd fd9f 	bl	8006f54 <_printf_float>
 8009416:	4607      	mov	r7, r0
 8009418:	1c78      	adds	r0, r7, #1
 800941a:	d1d6      	bne.n	80093ca <_vfiprintf_r+0x19a>
 800941c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800941e:	07d9      	lsls	r1, r3, #31
 8009420:	d405      	bmi.n	800942e <_vfiprintf_r+0x1fe>
 8009422:	89ab      	ldrh	r3, [r5, #12]
 8009424:	059a      	lsls	r2, r3, #22
 8009426:	d402      	bmi.n	800942e <_vfiprintf_r+0x1fe>
 8009428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800942a:	f7fe facd 	bl	80079c8 <__retarget_lock_release_recursive>
 800942e:	89ab      	ldrh	r3, [r5, #12]
 8009430:	065b      	lsls	r3, r3, #25
 8009432:	f53f af1f 	bmi.w	8009274 <_vfiprintf_r+0x44>
 8009436:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009438:	e71e      	b.n	8009278 <_vfiprintf_r+0x48>
 800943a:	ab03      	add	r3, sp, #12
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	462a      	mov	r2, r5
 8009440:	4b05      	ldr	r3, [pc, #20]	@ (8009458 <_vfiprintf_r+0x228>)
 8009442:	a904      	add	r1, sp, #16
 8009444:	4630      	mov	r0, r6
 8009446:	f7fe f81d 	bl	8007484 <_printf_i>
 800944a:	e7e4      	b.n	8009416 <_vfiprintf_r+0x1e6>
 800944c:	08009900 	.word	0x08009900
 8009450:	0800990a 	.word	0x0800990a
 8009454:	08006f55 	.word	0x08006f55
 8009458:	0800920d 	.word	0x0800920d
 800945c:	08009906 	.word	0x08009906

08009460 <__swbuf_r>:
 8009460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009462:	460e      	mov	r6, r1
 8009464:	4614      	mov	r4, r2
 8009466:	4605      	mov	r5, r0
 8009468:	b118      	cbz	r0, 8009472 <__swbuf_r+0x12>
 800946a:	6a03      	ldr	r3, [r0, #32]
 800946c:	b90b      	cbnz	r3, 8009472 <__swbuf_r+0x12>
 800946e:	f7fe f9b3 	bl	80077d8 <__sinit>
 8009472:	69a3      	ldr	r3, [r4, #24]
 8009474:	60a3      	str	r3, [r4, #8]
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	071a      	lsls	r2, r3, #28
 800947a:	d501      	bpl.n	8009480 <__swbuf_r+0x20>
 800947c:	6923      	ldr	r3, [r4, #16]
 800947e:	b943      	cbnz	r3, 8009492 <__swbuf_r+0x32>
 8009480:	4621      	mov	r1, r4
 8009482:	4628      	mov	r0, r5
 8009484:	f000 f82a 	bl	80094dc <__swsetup_r>
 8009488:	b118      	cbz	r0, 8009492 <__swbuf_r+0x32>
 800948a:	f04f 37ff 	mov.w	r7, #4294967295
 800948e:	4638      	mov	r0, r7
 8009490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009492:	6823      	ldr	r3, [r4, #0]
 8009494:	6922      	ldr	r2, [r4, #16]
 8009496:	1a98      	subs	r0, r3, r2
 8009498:	6963      	ldr	r3, [r4, #20]
 800949a:	b2f6      	uxtb	r6, r6
 800949c:	4283      	cmp	r3, r0
 800949e:	4637      	mov	r7, r6
 80094a0:	dc05      	bgt.n	80094ae <__swbuf_r+0x4e>
 80094a2:	4621      	mov	r1, r4
 80094a4:	4628      	mov	r0, r5
 80094a6:	f7ff fde9 	bl	800907c <_fflush_r>
 80094aa:	2800      	cmp	r0, #0
 80094ac:	d1ed      	bne.n	800948a <__swbuf_r+0x2a>
 80094ae:	68a3      	ldr	r3, [r4, #8]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	60a3      	str	r3, [r4, #8]
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	1c5a      	adds	r2, r3, #1
 80094b8:	6022      	str	r2, [r4, #0]
 80094ba:	701e      	strb	r6, [r3, #0]
 80094bc:	6962      	ldr	r2, [r4, #20]
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d004      	beq.n	80094ce <__swbuf_r+0x6e>
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	07db      	lsls	r3, r3, #31
 80094c8:	d5e1      	bpl.n	800948e <__swbuf_r+0x2e>
 80094ca:	2e0a      	cmp	r6, #10
 80094cc:	d1df      	bne.n	800948e <__swbuf_r+0x2e>
 80094ce:	4621      	mov	r1, r4
 80094d0:	4628      	mov	r0, r5
 80094d2:	f7ff fdd3 	bl	800907c <_fflush_r>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	d0d9      	beq.n	800948e <__swbuf_r+0x2e>
 80094da:	e7d6      	b.n	800948a <__swbuf_r+0x2a>

080094dc <__swsetup_r>:
 80094dc:	b538      	push	{r3, r4, r5, lr}
 80094de:	4b29      	ldr	r3, [pc, #164]	@ (8009584 <__swsetup_r+0xa8>)
 80094e0:	4605      	mov	r5, r0
 80094e2:	6818      	ldr	r0, [r3, #0]
 80094e4:	460c      	mov	r4, r1
 80094e6:	b118      	cbz	r0, 80094f0 <__swsetup_r+0x14>
 80094e8:	6a03      	ldr	r3, [r0, #32]
 80094ea:	b90b      	cbnz	r3, 80094f0 <__swsetup_r+0x14>
 80094ec:	f7fe f974 	bl	80077d8 <__sinit>
 80094f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f4:	0719      	lsls	r1, r3, #28
 80094f6:	d422      	bmi.n	800953e <__swsetup_r+0x62>
 80094f8:	06da      	lsls	r2, r3, #27
 80094fa:	d407      	bmi.n	800950c <__swsetup_r+0x30>
 80094fc:	2209      	movs	r2, #9
 80094fe:	602a      	str	r2, [r5, #0]
 8009500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009504:	81a3      	strh	r3, [r4, #12]
 8009506:	f04f 30ff 	mov.w	r0, #4294967295
 800950a:	e033      	b.n	8009574 <__swsetup_r+0x98>
 800950c:	0758      	lsls	r0, r3, #29
 800950e:	d512      	bpl.n	8009536 <__swsetup_r+0x5a>
 8009510:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009512:	b141      	cbz	r1, 8009526 <__swsetup_r+0x4a>
 8009514:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009518:	4299      	cmp	r1, r3
 800951a:	d002      	beq.n	8009522 <__swsetup_r+0x46>
 800951c:	4628      	mov	r0, r5
 800951e:	f7ff f8af 	bl	8008680 <_free_r>
 8009522:	2300      	movs	r3, #0
 8009524:	6363      	str	r3, [r4, #52]	@ 0x34
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	2300      	movs	r3, #0
 8009530:	6063      	str	r3, [r4, #4]
 8009532:	6923      	ldr	r3, [r4, #16]
 8009534:	6023      	str	r3, [r4, #0]
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	f043 0308 	orr.w	r3, r3, #8
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	6923      	ldr	r3, [r4, #16]
 8009540:	b94b      	cbnz	r3, 8009556 <__swsetup_r+0x7a>
 8009542:	89a3      	ldrh	r3, [r4, #12]
 8009544:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800954c:	d003      	beq.n	8009556 <__swsetup_r+0x7a>
 800954e:	4621      	mov	r1, r4
 8009550:	4628      	mov	r0, r5
 8009552:	f000 f883 	bl	800965c <__smakebuf_r>
 8009556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800955a:	f013 0201 	ands.w	r2, r3, #1
 800955e:	d00a      	beq.n	8009576 <__swsetup_r+0x9a>
 8009560:	2200      	movs	r2, #0
 8009562:	60a2      	str	r2, [r4, #8]
 8009564:	6962      	ldr	r2, [r4, #20]
 8009566:	4252      	negs	r2, r2
 8009568:	61a2      	str	r2, [r4, #24]
 800956a:	6922      	ldr	r2, [r4, #16]
 800956c:	b942      	cbnz	r2, 8009580 <__swsetup_r+0xa4>
 800956e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009572:	d1c5      	bne.n	8009500 <__swsetup_r+0x24>
 8009574:	bd38      	pop	{r3, r4, r5, pc}
 8009576:	0799      	lsls	r1, r3, #30
 8009578:	bf58      	it	pl
 800957a:	6962      	ldrpl	r2, [r4, #20]
 800957c:	60a2      	str	r2, [r4, #8]
 800957e:	e7f4      	b.n	800956a <__swsetup_r+0x8e>
 8009580:	2000      	movs	r0, #0
 8009582:	e7f7      	b.n	8009574 <__swsetup_r+0x98>
 8009584:	20040018 	.word	0x20040018

08009588 <_raise_r>:
 8009588:	291f      	cmp	r1, #31
 800958a:	b538      	push	{r3, r4, r5, lr}
 800958c:	4605      	mov	r5, r0
 800958e:	460c      	mov	r4, r1
 8009590:	d904      	bls.n	800959c <_raise_r+0x14>
 8009592:	2316      	movs	r3, #22
 8009594:	6003      	str	r3, [r0, #0]
 8009596:	f04f 30ff 	mov.w	r0, #4294967295
 800959a:	bd38      	pop	{r3, r4, r5, pc}
 800959c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800959e:	b112      	cbz	r2, 80095a6 <_raise_r+0x1e>
 80095a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095a4:	b94b      	cbnz	r3, 80095ba <_raise_r+0x32>
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 f830 	bl	800960c <_getpid_r>
 80095ac:	4622      	mov	r2, r4
 80095ae:	4601      	mov	r1, r0
 80095b0:	4628      	mov	r0, r5
 80095b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095b6:	f000 b817 	b.w	80095e8 <_kill_r>
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d00a      	beq.n	80095d4 <_raise_r+0x4c>
 80095be:	1c59      	adds	r1, r3, #1
 80095c0:	d103      	bne.n	80095ca <_raise_r+0x42>
 80095c2:	2316      	movs	r3, #22
 80095c4:	6003      	str	r3, [r0, #0]
 80095c6:	2001      	movs	r0, #1
 80095c8:	e7e7      	b.n	800959a <_raise_r+0x12>
 80095ca:	2100      	movs	r1, #0
 80095cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80095d0:	4620      	mov	r0, r4
 80095d2:	4798      	blx	r3
 80095d4:	2000      	movs	r0, #0
 80095d6:	e7e0      	b.n	800959a <_raise_r+0x12>

080095d8 <raise>:
 80095d8:	4b02      	ldr	r3, [pc, #8]	@ (80095e4 <raise+0xc>)
 80095da:	4601      	mov	r1, r0
 80095dc:	6818      	ldr	r0, [r3, #0]
 80095de:	f7ff bfd3 	b.w	8009588 <_raise_r>
 80095e2:	bf00      	nop
 80095e4:	20040018 	.word	0x20040018

080095e8 <_kill_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d07      	ldr	r5, [pc, #28]	@ (8009608 <_kill_r+0x20>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	4611      	mov	r1, r2
 80095f4:	602b      	str	r3, [r5, #0]
 80095f6:	f7f8 fb73 	bl	8001ce0 <_kill>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	d102      	bne.n	8009604 <_kill_r+0x1c>
 80095fe:	682b      	ldr	r3, [r5, #0]
 8009600:	b103      	cbz	r3, 8009604 <_kill_r+0x1c>
 8009602:	6023      	str	r3, [r4, #0]
 8009604:	bd38      	pop	{r3, r4, r5, pc}
 8009606:	bf00      	nop
 8009608:	20040584 	.word	0x20040584

0800960c <_getpid_r>:
 800960c:	f7f8 bb60 	b.w	8001cd0 <_getpid>

08009610 <__swhatbuf_r>:
 8009610:	b570      	push	{r4, r5, r6, lr}
 8009612:	460c      	mov	r4, r1
 8009614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009618:	2900      	cmp	r1, #0
 800961a:	b096      	sub	sp, #88	@ 0x58
 800961c:	4615      	mov	r5, r2
 800961e:	461e      	mov	r6, r3
 8009620:	da0d      	bge.n	800963e <__swhatbuf_r+0x2e>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009628:	f04f 0100 	mov.w	r1, #0
 800962c:	bf14      	ite	ne
 800962e:	2340      	movne	r3, #64	@ 0x40
 8009630:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009634:	2000      	movs	r0, #0
 8009636:	6031      	str	r1, [r6, #0]
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	b016      	add	sp, #88	@ 0x58
 800963c:	bd70      	pop	{r4, r5, r6, pc}
 800963e:	466a      	mov	r2, sp
 8009640:	f000 f848 	bl	80096d4 <_fstat_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	dbec      	blt.n	8009622 <__swhatbuf_r+0x12>
 8009648:	9901      	ldr	r1, [sp, #4]
 800964a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800964e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009652:	4259      	negs	r1, r3
 8009654:	4159      	adcs	r1, r3
 8009656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800965a:	e7eb      	b.n	8009634 <__swhatbuf_r+0x24>

0800965c <__smakebuf_r>:
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009660:	079d      	lsls	r5, r3, #30
 8009662:	4606      	mov	r6, r0
 8009664:	460c      	mov	r4, r1
 8009666:	d507      	bpl.n	8009678 <__smakebuf_r+0x1c>
 8009668:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	2301      	movs	r3, #1
 8009672:	6163      	str	r3, [r4, #20]
 8009674:	b003      	add	sp, #12
 8009676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009678:	ab01      	add	r3, sp, #4
 800967a:	466a      	mov	r2, sp
 800967c:	f7ff ffc8 	bl	8009610 <__swhatbuf_r>
 8009680:	9f00      	ldr	r7, [sp, #0]
 8009682:	4605      	mov	r5, r0
 8009684:	4639      	mov	r1, r7
 8009686:	4630      	mov	r0, r6
 8009688:	f7ff f86e 	bl	8008768 <_malloc_r>
 800968c:	b948      	cbnz	r0, 80096a2 <__smakebuf_r+0x46>
 800968e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009692:	059a      	lsls	r2, r3, #22
 8009694:	d4ee      	bmi.n	8009674 <__smakebuf_r+0x18>
 8009696:	f023 0303 	bic.w	r3, r3, #3
 800969a:	f043 0302 	orr.w	r3, r3, #2
 800969e:	81a3      	strh	r3, [r4, #12]
 80096a0:	e7e2      	b.n	8009668 <__smakebuf_r+0xc>
 80096a2:	89a3      	ldrh	r3, [r4, #12]
 80096a4:	6020      	str	r0, [r4, #0]
 80096a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	9b01      	ldr	r3, [sp, #4]
 80096ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80096b2:	b15b      	cbz	r3, 80096cc <__smakebuf_r+0x70>
 80096b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b8:	4630      	mov	r0, r6
 80096ba:	f000 f81d 	bl	80096f8 <_isatty_r>
 80096be:	b128      	cbz	r0, 80096cc <__smakebuf_r+0x70>
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	f023 0303 	bic.w	r3, r3, #3
 80096c6:	f043 0301 	orr.w	r3, r3, #1
 80096ca:	81a3      	strh	r3, [r4, #12]
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	431d      	orrs	r5, r3
 80096d0:	81a5      	strh	r5, [r4, #12]
 80096d2:	e7cf      	b.n	8009674 <__smakebuf_r+0x18>

080096d4 <_fstat_r>:
 80096d4:	b538      	push	{r3, r4, r5, lr}
 80096d6:	4d07      	ldr	r5, [pc, #28]	@ (80096f4 <_fstat_r+0x20>)
 80096d8:	2300      	movs	r3, #0
 80096da:	4604      	mov	r4, r0
 80096dc:	4608      	mov	r0, r1
 80096de:	4611      	mov	r1, r2
 80096e0:	602b      	str	r3, [r5, #0]
 80096e2:	f7f8 fb5d 	bl	8001da0 <_fstat>
 80096e6:	1c43      	adds	r3, r0, #1
 80096e8:	d102      	bne.n	80096f0 <_fstat_r+0x1c>
 80096ea:	682b      	ldr	r3, [r5, #0]
 80096ec:	b103      	cbz	r3, 80096f0 <_fstat_r+0x1c>
 80096ee:	6023      	str	r3, [r4, #0]
 80096f0:	bd38      	pop	{r3, r4, r5, pc}
 80096f2:	bf00      	nop
 80096f4:	20040584 	.word	0x20040584

080096f8 <_isatty_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4d06      	ldr	r5, [pc, #24]	@ (8009714 <_isatty_r+0x1c>)
 80096fc:	2300      	movs	r3, #0
 80096fe:	4604      	mov	r4, r0
 8009700:	4608      	mov	r0, r1
 8009702:	602b      	str	r3, [r5, #0]
 8009704:	f7f8 fb5c 	bl	8001dc0 <_isatty>
 8009708:	1c43      	adds	r3, r0, #1
 800970a:	d102      	bne.n	8009712 <_isatty_r+0x1a>
 800970c:	682b      	ldr	r3, [r5, #0]
 800970e:	b103      	cbz	r3, 8009712 <_isatty_r+0x1a>
 8009710:	6023      	str	r3, [r4, #0]
 8009712:	bd38      	pop	{r3, r4, r5, pc}
 8009714:	20040584 	.word	0x20040584

08009718 <_init>:
 8009718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971a:	bf00      	nop
 800971c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800971e:	bc08      	pop	{r3}
 8009720:	469e      	mov	lr, r3
 8009722:	4770      	bx	lr

08009724 <_fini>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	bf00      	nop
 8009728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800972a:	bc08      	pop	{r3}
 800972c:	469e      	mov	lr, r3
 800972e:	4770      	bx	lr
