# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model decade
.inputs
.outputs a b c d e f g
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=d_LUT2_O.XAB O_EN=$true O_PAD_$out=a
.cname $iopadmap$decade.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$b O_EN=$true O_PAD_$out=b
.cname $iopadmap$decade.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=c
.cname $iopadmap$decade.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$d O_EN=$true O_PAD_$out=d
.cname $iopadmap$decade.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$e O_EN=$true O_PAD_$out=e
.cname $iopadmap$decade.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$f O_EN=$true O_PAD_$out=f
.cname $iopadmap$decade.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$g O_EN=$true O_PAD_$out=g
.cname $iopadmap$decade.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt C_FRAG BA1=i(2) BA2=$false BAB=i(3) BB1=i(2) BB2=$false BSL=i(1) CZ=d_LUT2_O.XAB TA1=i(2) TA2=$false TAB=i(3) TB1=i(2) TB2=$false TBS=i(0) TSL=i(1)
.cname a_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=g_LUT2_O_I1 XA2=$false XAB=b_mux4x0_Q_S1 XB1=d_LUT2_O_I0 XB2=$false XSL=b_mux4x0_Q_S0 XZ=$iopadmap$b
.cname b_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT2_O_I1 XA2=$false XAB=c_LUT2_O_I1 XB1=$false XB2=$false XSL=e_mux4x0_Q_B XZ=b_mux4x0_Q_S0
.cname b_mux4x0_Q_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=i(3) BAB=f_LUT3_O_I2 BB1=$false BB2=$false BSL=i(2) CZ=b_mux4x0_Q_S1 TA1=i(3) TA2=i(3) TAB=f_LUT3_O_I2 TB1=i(3) TB2=$false TBS=i(1) TSL=i(2)
.cname b_mux4x0_Q_S1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=c_LUT2_O_I1 XB1=$true XB2=$true XSL=f_LUT3_O_I0_LUT2_O.XSL XZ=$iopadmap$c
.cname c_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i(3) XAB=i(2) XB1=i(3) XB2=i(3) XSL=i(1) XZ=f_LUT3_O_I0_LUT2_O.XSL
.cname c_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=g_LUT2_O_I1_LUT2_O.XSL XB1=$false XB2=$true XSL=e_mux4x0_Q_C_LUT3_O.XA2 XZ=c_LUT2_O_I1
.cname c_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=i(0) XB1=$false XB2=$false XSL=i(1) XZ=e_mux4x0_Q_C_LUT3_O.XA2
.cname c_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=d_LUT2_O.XAB XB1=$true XB2=$true XSL=d_LUT2_O_I0 XZ=$iopadmap$d
.cname d_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(3) XB1=$true XB2=$true XSL=f_LUT3_O_I0_LUT2_O_I1 XZ=d_LUT2_O_I0
.cname d_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB2
.cname delay_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XSL
.cname delay_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(17) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2
.cname delay_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(16) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2
.cname delay_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(15) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2
.cname delay_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(14) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2
.cname delay_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(13) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL
.cname delay_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(12) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2
.cname delay_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(11) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL
.cname delay_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(10) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL
.cname delay_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(9) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL
.cname delay_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(8) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB
.cname delay_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XAB
.cname delay_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(7) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB
.cname delay_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(6) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2
.cname delay_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(5) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL
.cname delay_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(4) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2
.cname delay_dff_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(3) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL
.cname delay_dff_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(2) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2
.cname delay_dff_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(1) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL
.cname delay_dff_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(0) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_21.TB1
.cname delay_dff_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(24) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL
.cname delay_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(23) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2
.cname delay_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(22) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL
.cname delay_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(21) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL
.cname delay_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(20) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB
.cname delay_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(19) QEN=$true QRT=$false QST=$false QZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2
.cname delay_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=delay_dff_Q_9_D(18) QEN=$true QRT=$false QST=$false QZ=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2
.cname delay_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:26.1-39.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I1 XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0 XB1=$false XB2=$false XSL=i_dffe_Q_EN_LUT3_O_I2 XZ=delay_dff_Q_9_D(24)
.cname delay_dff_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I2 XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0 XB1=$false XB2=$false XSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 XZ=delay_dff_Q_9_D(23)
.cname delay_dff_Q_9_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 XA2=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 XAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB XB1=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 XB2=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 XSL=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2
.cname delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I2 XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0 XB1=$false XB2=$false XSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL XZ=delay_dff_Q_9_D(22)
.cname delay_dff_Q_9_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=$true XSL=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL
.cname delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(21) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(20) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_10_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_10_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(11) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_10_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_10.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_10_I0
.cname delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_11_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_11_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(10) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_11_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_11.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_11_I0
.cname delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_12_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_12_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(9) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_12_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_12.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL XA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL XAB=delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1 XB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL XB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL XSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB XZ=delay_dff_Q_9_D_LUT4_O_12_I0
.cname delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_13_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_13_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(8) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_13_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_13.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB XZ=delay_dff_Q_9_D_LUT4_O_13_I0
.cname delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB XZ=delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1
.cname delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_14_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_14_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(7) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_14_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_14.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB XZ=delay_dff_Q_9_D_LUT4_O_14_I0
.cname delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 XB1=$false XB2=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS
.cname delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB BB1=$false BB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL BSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB CZ=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB TA1=$false TA2=$false TAB=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB TB1=$false TB2=$false TBS=delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS TSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB
.cname delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL BB1=$false BB2=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 BSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL CZ=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB TA1=$false TA2=$false TAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL TB1=$false TB2=$false TBS=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL
.cname delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_15_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_15_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(6) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_15_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_15.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 XB1=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_15_I0
.cname delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_16_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_16_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(5) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_16_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_16.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_16_I0
.cname delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 XB1=$false XB2=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1
.cname delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_17_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_17_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(4) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_17_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_17.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 XB1=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_17_I0
.cname delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_18_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_18_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(3) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_18_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_18.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_18_I0
.cname delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_21.TB1 XB1=$false XB2=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1
.cname delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_19_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_19_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(2) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_19_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_19.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_21.TB1 XB1=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_19_I0
.cname delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB BA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB BAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB BB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB BB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB BSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 CZ=delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB TA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB TA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB TAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB TB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB TB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB TBS=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS TSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2
.cname delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(19) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_20_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_20_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(1) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_20_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_20.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_21.TB1 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_20_I0
.cname delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_21.TB1 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_21.TB1 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(0) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_21.TB1 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_21.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 XA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 XAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS XB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 XB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 XSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB
.cname delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB
.cname delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 BB1=$false BB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL CZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS TA1=$false TA2=$false TAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 TB1=$false TB2=$false TBS=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL
.cname delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(18) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 BA2=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 BAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BB1=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 BB2=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 BSL=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 CZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL TA1=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 TA2=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 TAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 TB1=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 TB2=delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 TBS=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2
.cname delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB XB1=$false XB2=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL XSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 XZ=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XAB
.cname delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(17) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XAB XB1=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2
.cname delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(16) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 BA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 BAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2 BB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 BB2=$false BSL=delay_dff_Q_9_D_LUT4_O_7_I0 CZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 TA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2 TB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TBS=delay_dff_Q_9_D_LUT4_O_6_I0 TSL=delay_dff_Q_9_D_LUT4_O_7_I0
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL BB1=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 BB2=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 BSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1 CZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2 TA1=$false TA2=$false TAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL TB1=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 TB2=$false TBS=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 XAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB XB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 XB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 XSL=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 BSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL CZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 TA1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 TA2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 TAB=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 TB2=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 TBS=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 XZ=delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2
.cname delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_6_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_6_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(15) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_6_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_6.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 BA2=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 BAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL BB1=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 BB2=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 BSL=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 CZ=delay_dff_Q_9_D_LUT4_O_6_I0 TA1=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 TA2=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 TAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL TB1=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 TB2=delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 TBS=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB TSL=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2
.cname delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_7_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_7_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(14) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_7_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_7.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB XB1=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_7_I0
.cname delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_8_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_8_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(13) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_8_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_8.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_8_I0
.cname delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay_dff_Q_9_D_LUT4_O_9_I0 BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I2 BB1=delay_dff_Q_9_D_LUT4_O_9_I0 BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I0 CZ=delay_dff_Q_9_D(12) TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I2 TB1=delay_dff_Q_9_D_LUT4_O_9_I0 TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1 TSL=i_dffe_Q_EN_LUT3_O_I0
.cname delay_dff_Q_9_D_LUT4_O_9.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 XA2=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 XAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2 XB1=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 XB2=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 XSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_9_I0
.cname delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL XZ=delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2
.cname delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL XA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL XAB=delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB XB1=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL XB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL XSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB XZ=delay_dff_Q_9_D_LUT4_O_I0
.cname delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_A XA2=e_mux4x0_Q_B XAB=b_mux4x0_Q_S1 XB1=e_mux4x0_Q_C XB2=e_mux4x0_Q_D_LUT3_I0.XB2 XSL=b_mux4x0_Q_S0 XZ=$iopadmap$e
.cname e_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=g_LUT2_O_I1 XB1=$true XB2=$true XSL=i(0) XZ=e_mux4x0_Q_A
.cname e_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=e_mux4x0_Q_B_LUT2_O_I1 XB1=$false XB2=$false XSL=i(3) XZ=e_mux4x0_Q_B
.cname e_mux4x0_Q_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i(1) XAB=i(2) XB1=i(1) XB2=$false XSL=i(0) XZ=e_mux4x0_Q_B_LUT2_O_I1
.cname e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=e_mux4x0_Q_C_LUT3_O.XA2 XAB=i(3) XB1=$false XB2=$false XSL=i(2) XZ=e_mux4x0_Q_C
.cname e_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT2_O_I1 XB1=$false XB2=$true XSL=i(0) XZ=e_mux4x0_Q_D_LUT3_I0.XB2
.cname e_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(3) XA2=$false XAB=i(2) XB1=$false XB2=$false XSL=i(1) XZ=e_mux4x0_Q_D_LUT2_O_I1
.cname e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_I2 XB1=$false XB2=e_mux4x0_Q_D_LUT3_I0.XB2 XSL=e_mux4x0_Q_D_LUT3_I0_I1 XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XAB
.cname e_mux4x0_Q_D_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2 XB1=$false XB2=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0 XSL=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1 XZ=e_mux4x0_Q_D_LUT3_I0_I1
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=i(26) XB1=$false XB2=$false XSL=i(27) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(28) XB1=$false XB2=$false XSL=i(29) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=i(30) XB1=$false XB2=$false XSL=i(31) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(6) XB1=$false XB2=$false XSL=i(7) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0 XA2=$false XAB=i(8) XB1=$false XB2=$false XSL=i(9) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(4) XB1=$false XB2=$false XSL=i(5) XZ=e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2 XB1=$false XB2=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0 XSL=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1 XZ=e_mux4x0_Q_D_LUT3_I0_I2
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=i(10) XB1=$false XB2=$false XSL=i(11) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(12) XB1=$false XB2=$false XSL=i(13) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=i(14) XB1=$false XB2=$false XSL=i(15) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(16) XB1=$false XB2=$false XSL=i(17) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=i(18) XB1=$false XB2=$false XSL=i(19) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(20) XB1=$false XB2=$false XSL=i(21) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=i(22) XB1=$false XB2=$false XSL=i(23) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(24) XB1=$false XB2=$false XSL=i(25) XZ=e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
.cname e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(3) XA2=i(3) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XAB XB1=$false XB2=$false XSL=f_LUT3_O_I0_LUT2_O_I1 XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(3)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(1) XA2=i(1) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XAB XB1=$false XB2=$false XSL=i(0) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(1)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=i(0) FZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(0)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS XB1=$true XB2=$false XSL=i(29) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(29)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB XB1=$true XB2=$false XSL=i(27) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(27)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2 XB1=$true XB2=$false XSL=i(13) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(13)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=i(12) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(12)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(10) BB1=$false BB2=i(9) BSL=i(11) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB TA1=$false TA2=$false TAB=i(10) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1 TSL=i(11)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2 XB1=$true XB2=$false XSL=i(10) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(10)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2 XB1=$true XB2=$false XSL=i(8) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(8)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=i(7) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(7)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XAB
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=i(6) XB1=$false XB2=i(5) XSL=i(4) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2 XB1=$true XB2=$false XSL=i(5) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(5)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB XB1=$true XB2=$false XSL=i(4) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(4)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(3) BB1=$false BB2=i(1) BSL=i(0) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB TA1=$false TA2=$false TAB=i(3) TB1=$false TB2=$false TBS=i(2) TSL=i(0)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(24) BB1=$false BB2=i(26) BSL=i(25) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB TA1=$false TA2=$false TAB=i(24) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 TSL=i(25)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XAB XB1=$true XB2=$false XSL=i(25) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(25)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 XB1=$false XB2=$true XSL=i(24) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XAB
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 XB1=$true XB2=$false XSL=i(24) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(24)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(21) BB1=$false BB2=i(23) BSL=i(22) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 TA1=$false TA2=$false TAB=i(21) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 TSL=i(22)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XAB XB1=$true XB2=$false XSL=i(22) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(22)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 XB1=$false XB2=$true XSL=i(21) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XAB
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 XB1=$true XB2=$false XSL=i(21) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(21)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(18) BB1=$false BB2=i(20) BSL=i(19) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 TA1=$false TA2=$false TAB=i(18) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 TSL=i(19)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1 XB1=$true XB2=$false XSL=i(20) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(20)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 XB1=$false XB2=i(19) XSL=i(18) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XAB XB1=$true XB2=$false XSL=i(17) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(17)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1 XB1=$false XB2=$true XSL=i(16) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XAB
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1 XB1=$true XB2=$false XSL=i(16) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(16)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS XB1=$false XB2=$true XSL=i(15) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS XB1=$true XB2=$false XSL=i(15) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(15)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i(12) BB1=$false BB2=i(14) BSL=i(13) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS TA1=$false TA2=$false TAB=i(12) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB TSL=i(13)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB XB1=$false XB2=i(28) XSL=i(27) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(30) XA2=i(30) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS XB1=i(30) XB2=i(30) XSL=i(29) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(30)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(28) XA2=i(28) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB XB1=i(28) XB2=i(28) XSL=i(27) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(28)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(2) XA2=i(2) XAB=i(0) XB1=i(2) XB2=i(2) XSL=i(1) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(2)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(26) XA2=i(26) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XAB XB1=i(26) XB2=i(26) XSL=i(25) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(26)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(23) XA2=i(23) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XAB XB1=i(23) XB2=i(23) XSL=i(22) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(23)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(19) XA2=i(19) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 XB1=i(19) XB2=i(19) XSL=i(18) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(19)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=i(15) BB1=$false BB2=i(17) BSL=i(16) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 TA1=$false TA2=$false TAB=i(15) TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS TSL=i(16)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=i(18) XA2=i(18) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XAB XB1=i(18) XB2=i(18) XSL=i(17) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(18)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=i(14) XA2=i(14) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2 XB1=i(14) XB2=i(14) XSL=i(13) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(14)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=i(12) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(11) XA2=i(11) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2 XB1=i(11) XB2=i(11) XSL=i(10) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(11)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=i(9) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB BB1=$false BB2=i(8) BSL=i(7) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1 TA1=$false TA2=$false TAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB TB1=$false TB2=$false TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB TSL=i(7)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=i(9) XA2=i(9) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2 XB1=i(9) XB2=i(9) XSL=i(8) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(9)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=i(7) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i(6) XA2=i(6) XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2 XB1=i(6) XB2=i(6) XSL=i(5) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(6)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=i(4) XZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=i(31) BA2=i(31) BAB=i(29) BB1=i(31) BB2=i(31) BSL=i(30) CZ=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(31) TA1=i(31) TA2=i(31) TAB=i(29) TB1=i(31) TB2=i(31) TBS=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS TSL=i(30)
.cname e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=g_LUT2_O.XSL XA2=$false XAB=f_LUT3_O_I2 XB1=g_LUT2_O.XSL XB2=g_LUT2_O.XSL XSL=g_LUT2_O_I1_LUT2_O.XSL XZ=$iopadmap$f
.cname f_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=f_LUT3_O_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=f_LUT3_O_I0_LUT2_O.XSL XZ=g_LUT2_O.XSL
.cname f_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=i(2) XB1=$false XB2=i(1) XSL=i(0) XZ=f_LUT3_O_I0_LUT2_O_I1
.cname f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(2) XB1=$false XB2=$false XSL=i(3) XZ=g_LUT2_O_I1_LUT2_O.XSL
.cname f_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(0) XB1=$false XB2=$false XSL=i(1) XZ=f_LUT3_O_I2
.cname f_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=g_LUT2_O_I1 XB1=$true XB2=$false XSL=g_LUT2_O.XSL XZ=$iopadmap$g
.cname g_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i(1) XB1=$true XB2=$true XSL=g_LUT2_O_I1_LUT2_O.XSL XZ=g_LUT2_O_I1
.cname g_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(31) QEN=i_dffe_Q_EN QRT=$false QST=$false QZ=i(31)
.cname i_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(30) QEN=i_dffe_Q_1_EN QRT=$false QST=$false QZ=i(30)
.cname i_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(21) QEN=i_dffe_Q_10_EN QRT=$false QST=$false QZ=i(21)
.cname i_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_10_EN
.cname i_dffe_Q_10_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(20) QEN=i_dffe_Q_11_EN QRT=$false QST=$false QZ=i(20)
.cname i_dffe_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_11_EN
.cname i_dffe_Q_11_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(19) QEN=i_dffe_Q_12_EN QRT=$false QST=$false QZ=i(19)
.cname i_dffe_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_12_EN
.cname i_dffe_Q_12_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(18) QEN=i_dffe_Q_13_EN QRT=$false QST=$false QZ=i(18)
.cname i_dffe_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_13_EN
.cname i_dffe_Q_13_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(17) QEN=i_dffe_Q_14_EN QRT=$false QST=$false QZ=i(17)
.cname i_dffe_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_14_EN
.cname i_dffe_Q_14_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(16) QEN=i_dffe_Q_15_EN QRT=$false QST=$false QZ=i(16)
.cname i_dffe_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_15_EN
.cname i_dffe_Q_15_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(15) QEN=i_dffe_Q_16_EN QRT=$false QST=$false QZ=i(15)
.cname i_dffe_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_16_EN
.cname i_dffe_Q_16_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(14) QEN=i_dffe_Q_17_EN QRT=$false QST=$false QZ=i(14)
.cname i_dffe_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_17_EN
.cname i_dffe_Q_17_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(13) QEN=i_dffe_Q_18_EN QRT=$false QST=$false QZ=i(13)
.cname i_dffe_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_18_EN
.cname i_dffe_Q_18_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(12) QEN=i_dffe_Q_19_EN QRT=$false QST=$false QZ=i(12)
.cname i_dffe_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_19_EN
.cname i_dffe_Q_19_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_1_EN
.cname i_dffe_Q_1_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(29) QEN=i_dffe_Q_2_EN QRT=$false QST=$false QZ=i(29)
.cname i_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(11) QEN=i_dffe_Q_20_EN QRT=$false QST=$false QZ=i(11)
.cname i_dffe_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_20_EN
.cname i_dffe_Q_20_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(10) QEN=i_dffe_Q_21_EN QRT=$false QST=$false QZ=i(10)
.cname i_dffe_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_21_EN
.cname i_dffe_Q_21_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(9) QEN=i_dffe_Q_22_EN QRT=$false QST=$false QZ=i(9)
.cname i_dffe_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_22_EN
.cname i_dffe_Q_22_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(8) QEN=i_dffe_Q_23_EN QRT=$false QST=$false QZ=i(8)
.cname i_dffe_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_23_EN
.cname i_dffe_Q_23_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(7) QEN=i_dffe_Q_24_EN QRT=$false QST=$false QZ=i(7)
.cname i_dffe_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_24_EN
.cname i_dffe_Q_24_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(6) QEN=i_dffe_Q_25_EN QRT=$false QST=$false QZ=i(6)
.cname i_dffe_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_25_EN
.cname i_dffe_Q_25_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(5) QEN=i_dffe_Q_26_EN QRT=$false QST=$false QZ=i(5)
.cname i_dffe_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_26_EN
.cname i_dffe_Q_26_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(4) QEN=i_dffe_Q_27_EN QRT=$false QST=$false QZ=i(4)
.cname i_dffe_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_27_EN
.cname i_dffe_Q_27_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(3) QEN=i_dffe_Q_28_EN QRT=$false QST=$false QZ=i(3)
.cname i_dffe_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_28_EN
.cname i_dffe_Q_28_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(2) QEN=i_dffe_Q_29_EN QRT=$false QST=$false QZ=i(2)
.cname i_dffe_Q_29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_29_EN
.cname i_dffe_Q_29_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_2_EN
.cname i_dffe_Q_2_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(28) QEN=i_dffe_Q_3_EN QRT=$false QST=$false QZ=i(28)
.cname i_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(1) QEN=i_dffe_Q_30_EN QRT=$false QST=$false QZ=i(1)
.cname i_dffe_Q_30
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_30_EN
.cname i_dffe_Q_30_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(0) QEN=i_dffe_Q_31_EN QRT=$false QST=$false QZ=i(0)
.cname i_dffe_Q_31
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_31_EN
.cname i_dffe_Q_31_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_3_EN
.cname i_dffe_Q_3_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(27) QEN=i_dffe_Q_4_EN QRT=$false QST=$false QZ=i(27)
.cname i_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_4_EN
.cname i_dffe_Q_4_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(26) QEN=i_dffe_Q_5_EN QRT=$false QST=$false QZ=i(26)
.cname i_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_5_EN
.cname i_dffe_Q_5_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(25) QEN=i_dffe_Q_6_EN QRT=$false QST=$false QZ=i(25)
.cname i_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_6_EN
.cname i_dffe_Q_6_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(24) QEN=i_dffe_Q_7_EN QRT=$false QST=$false QZ=i(24)
.cname i_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_7_EN
.cname i_dffe_Q_7_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(23) QEN=i_dffe_Q_8_EN QRT=$false QST=$false QZ=i(23)
.cname i_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_8_EN
.cname i_dffe_Q_8_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O(22) QEN=i_dffe_Q_9_EN QRT=$false QST=$false QZ=i(22)
.cname i_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_9_EN
.cname i_dffe_Q_9_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=i_dffe_Q_EN_LUT3_O_I0 XAB=i_dffe_Q_EN_LUT3_O_I2 XB1=i_dffe_Q_EN_LUT3_O_I0 XB2=i_dffe_Q_EN_LUT3_O_I0 XSL=i_dffe_Q_EN_LUT3_O_I1 XZ=i_dffe_Q_EN
.cname i_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL BAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2 BB1=$false BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB CZ=i_dffe_Q_EN_LUT3_O_I0 TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2 TB1=$false TB2=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL TBS=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3 TSL=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB
.cname i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 XSL=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB
.cname i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB2 XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=$false XSL=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2
.cname i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB2 XSL=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3
.cname i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 BAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL BB1=$false BB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 BSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL CZ=i_dffe_Q_EN_LUT3_O_I1 TA1=$false TA2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 TAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL TB1=$false TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3 TSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL
.cname i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL
.cname i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB BB1=$false BB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 BSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL CZ=i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB TB1=$false TB2=$false TBS=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS TSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL
.cname i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB BB1=$false BB2=$false BSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL CZ=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3 TA1=$false TA2=$false TAB=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 TBS=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 TSL=i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL
.cname i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL XZ=i_dffe_Q_EN_LUT3_O_I2
.cname i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap3696\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap3696\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap3696\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap3696\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap3696\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap3696\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap3696\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=clk Sys_Clk0_Rst=$techmap3696\u_qlal4s3b_cell_macro.Sys_Clk0_Rst Sys_Clk1=$techmap3696\u_qlal4s3b_cell_macro.Sys_Clk1 Sys_Clk1_Rst=$techmap3696\u_qlal4s3b_cell_macro.Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap3696\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap3696\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap3696\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap3696\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=$false WB_RST=$techmap3696\u_qlal4s3b_cell_macro.WB_RST WBs_ACK=$false WBs_ADR[0]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[0] WBs_ADR[1]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[1] WBs_ADR[2]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[2] WBs_ADR[3]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[3] WBs_ADR[4]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[4] WBs_ADR[5]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[5] WBs_ADR[6]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[6] WBs_ADR[7]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[7] WBs_ADR[8]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[8] WBs_ADR[9]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[9] WBs_ADR[10]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[10] WBs_ADR[11]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[11] WBs_ADR[12]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[12] WBs_ADR[13]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[13] WBs_ADR[14]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[14] WBs_ADR[15]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[15] WBs_ADR[16]=$techmap3696\u_qlal4s3b_cell_macro.WBs_ADR[16] WBs_BYTE_STB[0]=$techmap3696\u_qlal4s3b_cell_macro.WBs_BYTE_STB[0] WBs_BYTE_STB[1]=$techmap3696\u_qlal4s3b_cell_macro.WBs_BYTE_STB[1] WBs_BYTE_STB[2]=$techmap3696\u_qlal4s3b_cell_macro.WBs_BYTE_STB[2] WBs_BYTE_STB[3]=$techmap3696\u_qlal4s3b_cell_macro.WBs_BYTE_STB[3] WBs_CYC=$techmap3696\u_qlal4s3b_cell_macro.WBs_CYC WBs_RD=$techmap3696\u_qlal4s3b_cell_macro.WBs_RD WBs_RD_DAT[0]=$false WBs_RD_DAT[1]=$false WBs_RD_DAT[2]=$false WBs_RD_DAT[3]=$false WBs_RD_DAT[4]=$false WBs_RD_DAT[5]=$false WBs_RD_DAT[6]=$false WBs_RD_DAT[7]=$false WBs_RD_DAT[8]=$false WBs_RD_DAT[9]=$false WBs_RD_DAT[10]=$false WBs_RD_DAT[11]=$false WBs_RD_DAT[12]=$false WBs_RD_DAT[13]=$false WBs_RD_DAT[14]=$false WBs_RD_DAT[15]=$false WBs_RD_DAT[16]=$false WBs_RD_DAT[17]=$false WBs_RD_DAT[18]=$false WBs_RD_DAT[19]=$false WBs_RD_DAT[20]=$false WBs_RD_DAT[21]=$false WBs_RD_DAT[22]=$false WBs_RD_DAT[23]=$false WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=$false WBs_RD_DAT[26]=$false WBs_RD_DAT[27]=$false WBs_RD_DAT[28]=$false WBs_RD_DAT[29]=$false WBs_RD_DAT[30]=$false WBs_RD_DAT[31]=$false WBs_STB=$techmap3696\u_qlal4s3b_cell_macro.WBs_STB WBs_WE=$techmap3696\u_qlal4s3b_cell_macro.WBs_WE WBs_WR_DAT[0]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[0] WBs_WR_DAT[1]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[1] WBs_WR_DAT[2]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[2] WBs_WR_DAT[3]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[3] WBs_WR_DAT[4]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[4] WBs_WR_DAT[5]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[5] WBs_WR_DAT[6]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[6] WBs_WR_DAT[7]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[7] WBs_WR_DAT[8]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[8] WBs_WR_DAT[9]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[9] WBs_WR_DAT[10]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[10] WBs_WR_DAT[11]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[11] WBs_WR_DAT[12]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[12] WBs_WR_DAT[13]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[13] WBs_WR_DAT[14]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[14] WBs_WR_DAT[15]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[15] WBs_WR_DAT[16]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[16] WBs_WR_DAT[17]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[17] WBs_WR_DAT[18]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[18] WBs_WR_DAT[19]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[19] WBs_WR_DAT[20]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[20] WBs_WR_DAT[21]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[21] WBs_WR_DAT[22]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[22] WBs_WR_DAT[23]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[23] WBs_WR_DAT[24]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[24] WBs_WR_DAT[25]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[25] WBs_WR_DAT[26]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[26] WBs_WR_DAT[27]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[27] WBs_WR_DAT[28]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[28] WBs_WR_DAT[29]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[29] WBs_WR_DAT[30]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[30] WBs_WR_DAT[31]=$techmap3696\u_qlal4s3b_cell_macro.WBs_WR_DAT[31]
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/decade_counter/decade_counter.v:5.21-6.26|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names i(2) a_LUT4_O.BA1
1 1
.names $false a_LUT4_O.BA2
1 1
.names i(3) a_LUT4_O.BAB
1 1
.names i(2) a_LUT4_O.BB1
1 1
.names $false a_LUT4_O.BB2
1 1
.names i(1) a_LUT4_O.BSL
1 1
.names $false a_LUT4_O.I0
1 1
.names $false a_LUT4_O.I1
1 1
.names $false a_LUT4_O.I2
1 1
.names $false a_LUT4_O.I3
1 1
.names $false a_LUT4_O.O
1 1
.names i(2) a_LUT4_O.TA1
1 1
.names $false a_LUT4_O.TA2
1 1
.names i(3) a_LUT4_O.TAB
1 1
.names i(2) a_LUT4_O.TB1
1 1
.names $false a_LUT4_O.TB2
1 1
.names i(0) a_LUT4_O.TBS
1 1
.names i(1) a_LUT4_O.TSL
1 1
.names $false b_mux4x0_Q.A
1 1
.names $false b_mux4x0_Q.B
1 1
.names $false b_mux4x0_Q.C
1 1
.names $false b_mux4x0_Q.D
1 1
.names $false b_mux4x0_Q.Q
1 1
.names $false b_mux4x0_Q.S0
1 1
.names $false b_mux4x0_Q.S1
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.I0
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.I1
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.I2
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT2_O_I1 b_mux4x0_Q_S0_LUT3_O.XA1
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.XA2
1 1
.names c_LUT2_O_I1 b_mux4x0_Q_S0_LUT3_O.XAB
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.XB1
1 1
.names $false b_mux4x0_Q_S0_LUT3_O.XB2
1 1
.names e_mux4x0_Q_B b_mux4x0_Q_S0_LUT3_O.XSL
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.BA1
1 1
.names i(3) b_mux4x0_Q_S1_LUT4_O.BA2
1 1
.names f_LUT3_O_I2 b_mux4x0_Q_S1_LUT4_O.BAB
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.BB1
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.BB2
1 1
.names i(2) b_mux4x0_Q_S1_LUT4_O.BSL
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.I0
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.I1
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.I2
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.I3
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.O
1 1
.names i(3) b_mux4x0_Q_S1_LUT4_O.TA1
1 1
.names i(3) b_mux4x0_Q_S1_LUT4_O.TA2
1 1
.names f_LUT3_O_I2 b_mux4x0_Q_S1_LUT4_O.TAB
1 1
.names i(3) b_mux4x0_Q_S1_LUT4_O.TB1
1 1
.names $false b_mux4x0_Q_S1_LUT4_O.TB2
1 1
.names i(1) b_mux4x0_Q_S1_LUT4_O.TBS
1 1
.names i(2) b_mux4x0_Q_S1_LUT4_O.TSL
1 1
.names $false c_LUT2_O.I0
1 1
.names $false c_LUT2_O.I1
1 1
.names $false c_LUT2_O.O
1 1
.names $false c_LUT2_O.XA1
1 1
.names $true c_LUT2_O.XA2
1 1
.names c_LUT2_O_I1 c_LUT2_O.XAB
1 1
.names $true c_LUT2_O.XB1
1 1
.names $true c_LUT2_O.XB2
1 1
.names f_LUT3_O_I0_LUT2_O.XSL c_LUT2_O.XSL
1 1
.names f_LUT3_O_I0_LUT2_O.XSL c_LUT2_O_I0
1 1
.names $false c_LUT2_O_I0_LUT3_O.I0
1 1
.names $false c_LUT2_O_I0_LUT3_O.I1
1 1
.names $false c_LUT2_O_I0_LUT3_O.I2
1 1
.names $false c_LUT2_O_I0_LUT3_O.O
1 1
.names $false c_LUT2_O_I0_LUT3_O.XA1
1 1
.names i(3) c_LUT2_O_I0_LUT3_O.XA2
1 1
.names i(2) c_LUT2_O_I0_LUT3_O.XAB
1 1
.names i(3) c_LUT2_O_I0_LUT3_O.XB1
1 1
.names i(3) c_LUT2_O_I0_LUT3_O.XB2
1 1
.names i(1) c_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false c_LUT2_O_I1_LUT2_O.I0
1 1
.names $false c_LUT2_O_I1_LUT2_O.I1
1 1
.names $false c_LUT2_O_I1_LUT2_O.O
1 1
.names $false c_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false c_LUT2_O_I1_LUT2_O.XA2
1 1
.names g_LUT2_O_I1_LUT2_O.XSL c_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false c_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true c_LUT2_O_I1_LUT2_O.XB2
1 1
.names e_mux4x0_Q_C_LUT3_O.XA2 c_LUT2_O_I1_LUT2_O.XSL
1 1
.names e_mux4x0_Q_C_LUT3_O.XA2 c_LUT2_O_I1_LUT2_O_I0
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names i(0) c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names i(1) c_LUT2_O_I1_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false d_LUT2_O.I0
1 1
.names $false d_LUT2_O.I1
1 1
.names $false d_LUT2_O.O
1 1
.names $true d_LUT2_O.XA1
1 1
.names $false d_LUT2_O.XA2
1 1
.names $true d_LUT2_O.XB1
1 1
.names $true d_LUT2_O.XB2
1 1
.names d_LUT2_O_I0 d_LUT2_O.XSL
1 1
.names $false d_LUT2_O_I0_LUT2_O.I0
1 1
.names $false d_LUT2_O_I0_LUT2_O.I1
1 1
.names $false d_LUT2_O_I0_LUT2_O.O
1 1
.names $true d_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false d_LUT2_O_I0_LUT2_O.XA2
1 1
.names i(3) d_LUT2_O_I0_LUT2_O.XAB
1 1
.names $true d_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true d_LUT2_O_I0_LUT2_O.XB2
1 1
.names f_LUT3_O_I0_LUT2_O_I1 d_LUT2_O_I0_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay(0)
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL delay(1)
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL delay(10)
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL delay(11)
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay(12)
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay(13)
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay(14)
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay(15)
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay(16)
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay(17)
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay(18)
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay(19)
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 delay(2)
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay(20)
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL delay(21)
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL delay(22)
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 delay(23)
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL delay(24)
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XAB delay(25)
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XSL delay(26)
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB2 delay(27)
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL delay(3)
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 delay(4)
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL delay(5)
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 delay(6)
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB delay(7)
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB delay(8)
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay(9)
1 1
.names $false delay_dff_Q_9_D(25)
1 1
.names $false delay_dff_Q_9_D_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT3_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT3_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT3_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT3_O.XB1
1 1
.names $false delay_dff_Q_9_D_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT3_O.XSL
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.I0
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.I2
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.O
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT3_O_1.XA1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT3_O_1.XAB
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.XB1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 delay_dff_Q_9_D_LUT3_O_1.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 delay_dff_Q_9_D_LUT3_O_1_I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB2 delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O_I2
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.I0
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.I2
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.O
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT3_O_2.XA1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT3_O_2.XAB
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.XB1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL delay_dff_Q_9_D_LUT3_O_2.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL delay_dff_Q_9_D_LUT3_O_2_I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_I0 delay_dff_Q_9_D_LUT4_O.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_I0 delay_dff_Q_9_D_LUT4_O.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_I0 delay_dff_Q_9_D_LUT4_O.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_1.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_1.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_1.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_1.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_1.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_1.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_1.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_1.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_10_I0 delay_dff_Q_9_D_LUT4_O_10.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_10.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_10_I0 delay_dff_Q_9_D_LUT4_O_10.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_10.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_10.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_10_I0 delay_dff_Q_9_D_LUT4_O_10.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_10.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_10.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_11_I0 delay_dff_Q_9_D_LUT4_O_11.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_11.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_11_I0 delay_dff_Q_9_D_LUT4_O_11.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_11.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_11.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_11_I0 delay_dff_Q_9_D_LUT4_O_11.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_11.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_11.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_12_I0 delay_dff_Q_9_D_LUT4_O_12.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_12.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_12_I0 delay_dff_Q_9_D_LUT4_O_12.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_12.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_12.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_12_I0 delay_dff_Q_9_D_LUT4_O_12.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_12.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_12.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_13_I0 delay_dff_Q_9_D_LUT4_O_13.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_13.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_13_I0 delay_dff_Q_9_D_LUT4_O_13.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_13.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_13.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_13_I0 delay_dff_Q_9_D_LUT4_O_13.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_13.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_13.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O.XSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0 delay_dff_Q_9_D_LUT4_O_14.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_14.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0 delay_dff_Q_9_D_LUT4_O_14.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_14.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_14.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0 delay_dff_Q_9_D_LUT4_O_14.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_14.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_14.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TBS delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TA2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0 delay_dff_Q_9_D_LUT4_O_15.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_15.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0 delay_dff_Q_9_D_LUT4_O_15.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_15.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_15.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0 delay_dff_Q_9_D_LUT4_O_15.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_15.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_15.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0 delay_dff_Q_9_D_LUT4_O_16.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_16.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0 delay_dff_Q_9_D_LUT4_O_16.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_16.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_16.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0 delay_dff_Q_9_D_LUT4_O_16.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_16.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_16.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O.XB2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0 delay_dff_Q_9_D_LUT4_O_17.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_17.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0 delay_dff_Q_9_D_LUT4_O_17.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_17.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_17.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0 delay_dff_Q_9_D_LUT4_O_17.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_17.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_17.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_17_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0 delay_dff_Q_9_D_LUT4_O_18.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_18.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0 delay_dff_Q_9_D_LUT4_O_18.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_18.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_18.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0 delay_dff_Q_9_D_LUT4_O_18.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_18.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_18.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0 delay_dff_Q_9_D_LUT4_O_19.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_19.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0 delay_dff_Q_9_D_LUT4_O_19.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_19.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_19.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0 delay_dff_Q_9_D_LUT4_O_19.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_19.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_19.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_1_I0_LUT4_O.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB delay_dff_Q_9_D_LUT4_O_2.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_2.BAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB delay_dff_Q_9_D_LUT4_O_2.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_2.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_2.TAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB delay_dff_Q_9_D_LUT4_O_2.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_2.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_2.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0 delay_dff_Q_9_D_LUT4_O_20.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_20.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0 delay_dff_Q_9_D_LUT4_O_20.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_20.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_20.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_20_I0 delay_dff_Q_9_D_LUT4_O_20.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_20.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_20.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay_dff_Q_9_D_LUT4_O_21.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_21.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_21.TB1 delay_dff_Q_9_D_LUT4_O_21.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_21.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_21.TAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_21.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_21.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_21.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB delay_dff_Q_9_D_LUT4_O_2_I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TBS delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TB2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL delay_dff_Q_9_D_LUT4_O_3.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_3.BAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL delay_dff_Q_9_D_LUT4_O_3.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_3.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_3.TAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL delay_dff_Q_9_D_LUT4_O_3.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_3.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_3.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL delay_dff_Q_9_D_LUT4_O_3_I0
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BA1
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TA1
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TB1
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XAB delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.XSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_4.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_4.BAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_4.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_4.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_4.TAB
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_4.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_4.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_4.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_4_I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_5.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_5.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_5.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_5.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_5.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.O
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TB1
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O.XB2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TA1
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TB1
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I2_LUT2_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_O_I3
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0 delay_dff_Q_9_D_LUT4_O_6.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_6.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0 delay_dff_Q_9_D_LUT4_O_6.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_6.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_6.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0 delay_dff_Q_9_D_LUT4_O_6.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_6.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_6.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BA1
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BB1
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BB2
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TA1
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TB1
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TBS
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.TSL
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0 delay_dff_Q_9_D_LUT4_O_7.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_7.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0 delay_dff_Q_9_D_LUT4_O_7.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_7.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_7.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0 delay_dff_Q_9_D_LUT4_O_7.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_7.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_7.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XB1
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.XSL
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0 delay_dff_Q_9_D_LUT4_O_8.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_8.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0 delay_dff_Q_9_D_LUT4_O_8.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_8.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_8.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_8_I0 delay_dff_Q_9_D_LUT4_O_8.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_8.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_8.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.O
1 1
.names $true delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XA2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O.XB2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0 delay_dff_Q_9_D_LUT4_O_9.BA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_9.BAB
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0 delay_dff_Q_9_D_LUT4_O_9.BB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_9.BSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.I3
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.TA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_9.TAB
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0 delay_dff_Q_9_D_LUT4_O_9.TB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 delay_dff_Q_9_D_LUT4_O_9.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I0 delay_dff_Q_9_D_LUT4_O_9.TSL
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.O
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XA1
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XA2
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2 delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XAB
1 1
.names delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB2 delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O.XB1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true delay_dff_Q_9_D_LUT4_O_9_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.I0
1 1
.names $false delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.I1
1 1
.names $false delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.I2
1 1
.names $false delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XSL delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XAB delay_dff_Q_9_D_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q.A
1 1
.names $false e_mux4x0_Q.B
1 1
.names $false e_mux4x0_Q.C
1 1
.names $false e_mux4x0_Q.D
1 1
.names $false e_mux4x0_Q.Q
1 1
.names $false e_mux4x0_Q.S0
1 1
.names $false e_mux4x0_Q.S1
1 1
.names $false e_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_A_LUT2_O.O
1 1
.names $false e_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true e_mux4x0_Q_A_LUT2_O.XA2
1 1
.names g_LUT2_O_I1 e_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $true e_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_A_LUT2_O.XB2
1 1
.names i(0) e_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_B_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_B_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_B_LUT2_O.O
1 1
.names $true e_mux4x0_Q_B_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_B_LUT2_O.XA2
1 1
.names e_mux4x0_Q_B_LUT2_O_I1 e_mux4x0_Q_B_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_B_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_B_LUT2_O.XB2
1 1
.names i(3) e_mux4x0_Q_B_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.O
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XA1
1 1
.names i(1) e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XA2
1 1
.names i(2) e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XAB
1 1
.names i(1) e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XB2
1 1
.names i(0) e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_C_LUT3_O.O
1 1
.names $false e_mux4x0_Q_C_LUT3_O.XA1
1 1
.names i(3) e_mux4x0_Q_C_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_C_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_C_LUT3_O.XB2
1 1
.names i(2) e_mux4x0_Q_C_LUT3_O.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0.XB2 e_mux4x0_Q_D
1 1
.names $false e_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT2_O_I1 e_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT2_O.XB2
1 1
.names i(0) e_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names i(3) e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names i(2) e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names i(1) e_mux4x0_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2 e_mux4x0_Q_D_LUT3_I0.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0.XB1
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1 e_mux4x0_Q_D_LUT3_I0.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XB1
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names i(27) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(29) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(7) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names i(8) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(4) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(5) e_mux4x0_Q_D_LUT3_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XB1
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names i(10) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(12) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(13) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names i(15) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(16) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(17) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(20) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(21) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names i(22) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names i(24) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names i(25) e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XAB e_mux4x0_Q_D_LUT3_I0_O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.O
1 1
.names i(3) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XA1
1 1
.names i(3) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XB2
1 1
.names f_LUT3_O_I0_LUT2_O_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.O
1 1
.names i(1) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XA1
1 1
.names i(1) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XA2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XB2
1 1
.names i(0) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XB2
1 1
.names i(29) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XB2
1 1
.names i(27) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XB2
1 1
.names i(13) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XB2
1 1
.names i(12) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BA2
1 1
.names i(10) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BB1
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BB2
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TA2
1 1
.names i(10) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TBS
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XB2
1 1
.names i(10) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XB2
1 1
.names i(8) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XB2
1 1
.names i(7) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names i(5) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names i(4) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XB2
1 1
.names i(5) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XB2
1 1
.names i(4) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BA2
1 1
.names i(3) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BB1
1 1
.names i(1) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BB2
1 1
.names i(0) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TA2
1 1
.names i(3) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TB2
1 1
.names i(2) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TBS
1 1
.names i(0) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.TSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BA2
1 1
.names i(24) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BB1
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BB2
1 1
.names i(25) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TA2
1 1
.names i(24) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TBS
1 1
.names i(25) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XB2
1 1
.names i(25) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XB2
1 1
.names i(24) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XB2
1 1
.names i(24) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BA2
1 1
.names i(21) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BB1
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BB2
1 1
.names i(22) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TA2
1 1
.names i(21) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TBS
1 1
.names i(22) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XB2
1 1
.names i(22) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XB2
1 1
.names i(21) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XB2
1 1
.names i(21) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB1
1 1
.names i(20) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB2
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XB2
1 1
.names i(20) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XB1
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XB2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XB2
1 1
.names i(17) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XB2
1 1
.names i(16) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XB2
1 1
.names i(16) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XB2
1 1
.names i(15) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XA1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XAB
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XB2
1 1
.names i(15) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.XSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BA2
1 1
.names i(12) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BB1
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BB2
1 1
.names i(13) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TA2
1 1
.names i(12) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TBS
1 1
.names i(13) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.TSL
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XB1
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XB2
1 1
.names i(27) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.O
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XA1
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TBS e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XAB
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XB1
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XB2
1 1
.names i(29) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.O
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XA1
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XA2
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XB1
1 1
.names i(28) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XB2
1 1
.names i(27) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.O
1 1
.names i(2) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XA1
1 1
.names i(2) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XA2
1 1
.names i(0) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XAB
1 1
.names i(2) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XB1
1 1
.names i(2) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XB2
1 1
.names i(1) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.O
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XA1
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XA2
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XB1
1 1
.names i(26) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XB2
1 1
.names i(25) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.O
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XA1
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XA2
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XB1
1 1
.names i(23) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XB2
1 1
.names i(22) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.O
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XA1
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XAB
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XB1
1 1
.names i(19) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XB2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BA2
1 1
.names i(15) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BB1
1 1
.names i(17) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BB2
1 1
.names i(16) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TA2
1 1
.names i(15) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TB2
1 1
.names i(16) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.O
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XA1
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XA2
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XB1
1 1
.names i(18) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XB2
1 1
.names i(17) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.O
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XA1
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XAB
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XB1
1 1
.names i(14) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XB2
1 1
.names i(13) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB2
1 1
.names i(12) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.O
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XA1
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XAB
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XB1
1 1
.names i(11) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XB2
1 1
.names i(10) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XB2
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BB1
1 1
.names i(8) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BB2
1 1
.names i(7) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TA2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TB2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XAB e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TBS
1 1
.names i(7) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.O
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XA1
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XAB
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XB1
1 1
.names i(9) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XB2
1 1
.names i(8) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XA2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XB2
1 1
.names i(7) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.O
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XA1
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XA2
1 1
.names e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2 e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XAB
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XB1
1 1
.names i(6) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XB2
1 1
.names i(5) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.XSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.O
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XA1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XA2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XB1
1 1
.names $true e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XB2
1 1
.names i(4) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.XSL
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BA1
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BA2
1 1
.names i(29) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BAB
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BB1
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BB2
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.BSL
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.I0
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.I1
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.I2
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.I3
1 1
.names $false e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.O
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TA1
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TA2
1 1
.names i(29) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TAB
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TB1
1 1
.names i(31) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TB2
1 1
.names i(30) e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.TSL
1 1
.names $false f_LUT3_O.I0
1 1
.names $false f_LUT3_O.I1
1 1
.names $false f_LUT3_O.I2
1 1
.names $false f_LUT3_O.O
1 1
.names g_LUT2_O.XSL f_LUT3_O.XA1
1 1
.names $false f_LUT3_O.XA2
1 1
.names f_LUT3_O_I2 f_LUT3_O.XAB
1 1
.names g_LUT2_O.XSL f_LUT3_O.XB1
1 1
.names g_LUT2_O.XSL f_LUT3_O.XB2
1 1
.names g_LUT2_O_I1_LUT2_O.XSL f_LUT3_O.XSL
1 1
.names g_LUT2_O.XSL f_LUT3_O_I0
1 1
.names $false f_LUT3_O_I0_LUT2_O.I0
1 1
.names $false f_LUT3_O_I0_LUT2_O.I1
1 1
.names $false f_LUT3_O_I0_LUT2_O.O
1 1
.names $true f_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false f_LUT3_O_I0_LUT2_O.XA2
1 1
.names f_LUT3_O_I0_LUT2_O_I1 f_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false f_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false f_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names i(2) f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names i(1) f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names i(0) f_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names g_LUT2_O_I1_LUT2_O.XSL f_LUT3_O_I1
1 1
.names $false f_LUT3_O_I1_LUT2_O.I0
1 1
.names $false f_LUT3_O_I1_LUT2_O.I1
1 1
.names $false f_LUT3_O_I1_LUT2_O.O
1 1
.names $true f_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false f_LUT3_O_I1_LUT2_O.XA2
1 1
.names i(2) f_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false f_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false f_LUT3_O_I1_LUT2_O.XB2
1 1
.names i(3) f_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false f_LUT3_O_I2_LUT2_O.I0
1 1
.names $false f_LUT3_O_I2_LUT2_O.I1
1 1
.names $false f_LUT3_O_I2_LUT2_O.O
1 1
.names $true f_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false f_LUT3_O_I2_LUT2_O.XA2
1 1
.names i(0) f_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false f_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false f_LUT3_O_I2_LUT2_O.XB2
1 1
.names i(1) f_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false g_LUT2_O.I0
1 1
.names $false g_LUT2_O.I1
1 1
.names $false g_LUT2_O.O
1 1
.names $true g_LUT2_O.XA1
1 1
.names $true g_LUT2_O.XA2
1 1
.names g_LUT2_O_I1 g_LUT2_O.XAB
1 1
.names $true g_LUT2_O.XB1
1 1
.names $false g_LUT2_O.XB2
1 1
.names $false g_LUT2_O_I1_LUT2_O.I0
1 1
.names $false g_LUT2_O_I1_LUT2_O.I1
1 1
.names $false g_LUT2_O_I1_LUT2_O.O
1 1
.names $true g_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false g_LUT2_O_I1_LUT2_O.XA2
1 1
.names i(1) g_LUT2_O_I1_LUT2_O.XAB
1 1
.names $true g_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true g_LUT2_O_I1_LUT2_O.XB2
1 1
.names $false i_dffe_Q_10_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_10_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_10_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_10_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_10_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_10_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_10_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_10_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_10_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_10_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_11_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_11_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_11_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_11_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_11_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_11_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_11_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_11_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_11_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_11_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_12_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_12_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_12_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_12_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_12_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_12_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_12_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_12_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_12_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_12_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_13_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_13_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_13_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_13_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_13_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_13_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_13_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_13_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_13_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_13_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_14_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_14_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_14_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_14_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_14_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_14_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_14_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_14_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_14_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_14_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_15_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_15_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_15_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_15_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_15_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_15_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_15_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_15_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_15_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_15_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_16_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_16_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_16_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_16_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_16_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_16_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_16_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_16_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_16_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_16_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_17_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_17_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_17_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_17_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_17_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_17_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_17_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_17_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_17_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_17_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_18_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_18_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_18_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_18_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_18_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_18_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_18_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_18_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_18_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_18_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_19_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_19_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_19_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_19_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_19_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_19_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_19_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_19_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_19_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_19_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_1_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_1_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_1_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_1_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_1_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_1_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_1_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_1_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_1_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_1_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_20_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_20_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_20_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_20_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_20_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_20_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_20_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_20_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_20_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_20_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_21_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_21_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_21_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_21_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_21_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_21_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_21_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_21_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_21_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_21_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_22_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_22_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_22_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_22_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_22_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_22_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_22_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_22_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_22_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_22_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_23_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_23_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_23_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_23_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_23_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_23_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_23_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_23_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_23_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_23_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_24_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_24_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_24_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_24_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_24_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_24_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_24_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_24_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_24_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_24_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_25_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_25_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_25_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_25_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_25_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_25_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_25_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_25_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_25_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_25_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_26_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_26_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_26_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_26_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_26_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_26_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_26_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_26_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_26_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_26_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_27_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_27_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_27_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_27_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_27_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_27_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_27_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_27_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_27_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_27_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_28_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_28_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_28_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_28_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_28_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_28_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_28_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_28_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_28_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_28_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_29_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_29_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_29_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_29_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_29_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_29_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_29_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_29_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_29_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_29_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_2_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_2_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_2_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_2_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_2_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_2_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_2_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_2_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_2_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_2_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_30_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_30_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_30_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_30_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_30_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_30_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_30_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_30_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_30_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_30_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_31_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_31_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_31_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_31_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_31_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_31_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_31_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_31_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_31_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_31_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_3_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_3_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_3_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_3_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_3_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_3_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_3_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_3_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_3_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_3_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_4_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_4_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_4_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_4_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_4_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_4_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_4_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_4_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_4_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_4_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_5_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_5_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_5_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_5_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_5_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_5_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_5_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_5_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_5_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_5_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_6_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_6_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_6_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_6_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_6_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_6_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_6_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_6_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_6_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_6_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_7_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_7_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_7_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_7_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_7_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_7_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_7_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_7_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_7_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_7_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_8_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_8_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_8_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_8_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_8_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_8_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_8_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_8_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_8_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_8_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_9_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_9_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_9_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_9_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_9_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_9_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_9_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_9_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_9_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_9_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_EN_LUT3_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O.XA1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_EN_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I2 i_dffe_Q_EN_LUT3_O.XAB
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_EN_LUT3_O.XB1
1 1
.names i_dffe_Q_EN_LUT3_O_I0 i_dffe_Q_EN_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1 i_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BA1
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2 i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB i_dffe_Q_EN_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.I3
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2 i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TB1
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XSL i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3 i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB i_dffe_Q_EN_LUT3_O_I0_LUT4_O.TSL
1 1
.names i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XAB i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.O
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB2 i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XA2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XAB i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XB2
1 1
.names i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XSL i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.I3
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3 i_dffe_Q_EN_LUT3_O_I1_LUT4_O.TBS
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TAB i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.BSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.I3
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.TB2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BA2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BB2
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.I2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.I3
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.O
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB1
1 1
.names i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.TBS
1 1
.names $false i_dffe_Q_EN_LUT3_O_I2_LUT2_O.I0
1 1
.names $false i_dffe_Q_EN_LUT3_O_I2_LUT2_O.I1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I2_LUT2_O.O
1 1
.names $true i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true i_dffe_Q_EN_LUT3_O_I2_LUT2_O.XB2
1 1
.end
