// Seed: 4281978056
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3;
  tri  id_4;
  assign id_4 = 1;
  wire id_5, id_6, id_7;
  id_8(
      id_4.sum, 1
  );
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd97
) (
    input  logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output logic id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  final id_3 <= id_0;
  defparam id_6 = (~1);
endmodule
