# FPGA
This includes all the hardware design files of our implementation. The design is verfied on Xilinx Alveo U250 FPGA. This work is developed with Xilinx Vivado 2020.2.

## requirements:
    - Xilinx Vivado 2020.2

## Setting up the project
- Include the source files in src folder as sources
- Include IPs in the ip folder as external IPs to the project
        - The IPs contains FIFOs and external memory interface IPs
