# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_proc_sys_reset_0_1/sim/arch_1st_proc_sys_reset_0_1.vhd" \

# Do not sort compile order
nosort
