Analysis & Synthesis report for dj_roomba
Mon Dec  9 16:41:12 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 11. State Machine - |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1
 19. Source assignments for dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 23. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Parameter Settings for User Entity Instance: generic_counter:uut
 25. Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|generic_counter:u_generic_count_inst
 28. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 29. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 30. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 31. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 32. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 33. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 34. Parameter Settings for User Entity Instance: audio_codec:codec
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 45. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 46. altsyncram Parameter Settings by Entity Instance
 47. altpll Parameter Settings by Entity Instance
 48. scfifo Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "audio_codec:codec"
 50. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 51. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 52. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 53. Port Connectivity Checks: "dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst"
 54. In-System Memory Content Editor Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec  9 16:41:11 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; dj_roomba                                      ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 454                                            ;
; Total pins                      ; 22                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 268,544                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; dj_roomba          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../src/rom_data/rom_data.vhd                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd                                                     ;             ;
; ../../src/rom_instructions/rom_instructions.vhd                    ; yes             ; User Wizard-Generated File                   ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd                                     ;             ;
; ../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_Bit_Counter.v                                    ;             ;
; ../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v               ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_In_Deserializer.v                                ;             ;
; ../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v                ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_Out_Serializer.v                                 ;             ;
; ../../src/audio_ip/Altera_UP_Clock_Edge.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Clock_Edge.v                                           ;             ;
; ../../src/audio_ip/Altera_UP_I2C.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C.v                                                  ;             ;
; ../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v              ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v                               ;             ;
; ../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v                ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Slow_Clock_Generator.v                                 ;             ;
; ../../src/audio_ip/Altera_UP_SYNC_FIFO.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_SYNC_FIFO.v                                            ;             ;
; ../../src/audio_ip/audio_and_video_config.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v                                         ;             ;
; ../../src/audio_ip/audio_codec.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v                                                    ;             ;
; ../../src/audio_ip/clock_generator.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v                                                ;             ;
; ../../src/rising_edge_synchronizer.vhd                             ; yes             ; User VHDL File                               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd                                              ;             ;
; ../../src/generic_counter.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/generic_counter.vhd                                                       ;             ;
; ../../src/state_machine_five_states.vhd                            ; yes             ; User VHDL File                               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/state_machine_five_states.vhd                                             ;             ;
; ../../src/dj_roomba_3000.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd                                                        ;             ;
; ../../src/top.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                             ;             ;
; db/altsyncram_oi44.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf                                             ;             ;
; db/altsyncram_8753.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_8753.tdf                                             ;             ;
; ../../sim/script/data.mif                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/sim/script/data.mif                                                           ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/decode_u0a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/mux_4hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                           ;             ;
; db/altsyncram_i734.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf                                             ;             ;
; db/altsyncram_2b13.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf                                             ;             ;
; ../../sim/script/instructions.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/sim/script/instructions.mif                                                   ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;             ;
; db/altpll_1uu1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altpll_1uu1.tdf                                                 ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                               ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                            ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                             ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                             ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                             ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                             ;             ;
; db/scfifo_8ba1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/scfifo_8ba1.tdf                                                 ;             ;
; db/a_dpfifo_r2a1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf                                               ;             ;
; db/altsyncram_p3i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf                                             ;             ;
; db/cmpr_6l8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cmpr_6l8.tdf                                                    ;             ;
; db/cntr_h2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_h2b.tdf                                                    ;             ;
; db/cntr_u27.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_u27.tdf                                                    ;             ;
; db/cntr_i2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_i2b.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                              ; altera_sld  ;
; db/ip/sld0ef9f1e8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 371            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 577            ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 104            ;
;     -- 5 input functions                    ; 146            ;
;     -- 4 input functions                    ; 71             ;
;     -- <=3 input functions                  ; 245            ;
;                                             ;                ;
; Dedicated logic registers                   ; 454            ;
;                                             ;                ;
; I/O pins                                    ; 22             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 268544         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 345            ;
; Total fan-out                               ; 5914           ;
; Average fan-out                             ; 5.04           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 577 (2)             ; 454 (0)                   ; 268544            ; 0          ; 22   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |audio_and_video_config:cfg|                                                                                                         ; 102 (2)             ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_and_video_config:cfg                                                                                                                                                                                                                                                                                                                 ; audio_and_video_config            ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                                                                                                    ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                                                                                                                    ; Altera_UP_I2C                     ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                                                                                ; 66 (66)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                                                                                                                ; Altera_UP_I2C_AV_Auto_Initialize  ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                                                                           ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                                                                                                           ; Altera_UP_Slow_Clock_Generator    ; work         ;
;    |audio_codec:codec|                                                                                                                  ; 192 (9)             ; 156 (2)                   ; 6144              ; 0          ; 0    ; 0            ; |top|audio_codec:codec                                                                                                                                                                                                                                                                                                                          ; audio_codec                       ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                                                           ; 37 (5)              ; 40 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                    ; Altera_UP_Audio_In_Deserializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                                                               ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                     ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; scfifo                            ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                         ; scfifo_8ba1                       ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 16 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                    ; a_dpfifo_r2a1                     ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                             ; cntr_u27                          ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                                                              ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                    ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                   ; scfifo                            ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                        ; scfifo_8ba1                       ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 16 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                   ; a_dpfifo_r2a1                     ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                            ; cntr_u27                          ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                             ; 145 (49)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                      ; Altera_UP_Audio_Out_Serializer    ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                              ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                      ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                          ; scfifo_8ba1                       ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                     ; a_dpfifo_r2a1                     ; work         ;
;                      |altsyncram_p3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                                             ; altsyncram_p3i1                   ; work         ;
;                      |cmpr_6l8:almost_full_comparer|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer                                                                                                                       ; cmpr_6l8                          ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                 ; cntr_h2b                          ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                     ; cntr_i2b                          ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                              ; cntr_u27                          ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                             ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                     ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; scfifo                            ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                         ; scfifo_8ba1                       ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                    ; a_dpfifo_r2a1                     ; work         ;
;                      |altsyncram_p3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                                            ; altsyncram_p3i1                   ; work         ;
;                      |cmpr_6l8:three_comparison|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison                                                                                                                          ; cmpr_6l8                          ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                ; cntr_h2b                          ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                    ; cntr_i2b                          ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                             ; cntr_u27                          ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                          ; Altera_UP_Clock_Edge              ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                     ; Altera_UP_Clock_Edge              ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                          ; Altera_UP_Clock_Edge              ; work         ;
;    |clock_generator:my_clock_gen|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:my_clock_gen                                                                                                                                                                                                                                                                                                               ; clock_generator                   ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                                                                                                               ; altpll                            ; work         ;
;          |altpll_1uu1:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                                                                                                                                                    ; altpll_1uu1                       ; work         ;
;    |dj_roomba_3000:dj_roomba|                                                                                                           ; 171 (41)            ; 121 (19)                  ; 262400            ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba                                                                                                                                                                                                                                                                                                                   ; dj_roomba_3000                    ; work         ;
;       |generic_counter:u_generic_count_inst|                                                                                            ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|generic_counter:u_generic_count_inst                                                                                                                                                                                                                                                                              ; generic_counter                   ; work         ;
;       |rising_edge_synchronizer:dut00|                                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rising_edge_synchronizer:dut00                                                                                                                                                                                                                                                                                    ; rising_edge_synchronizer          ; work         ;
;       |rom_data:u_rom_data_inst|                                                                                                        ; 79 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst                                                                                                                                                                                                                                                                                          ; rom_data                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 79 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_oi44:auto_generated|                                                                                            ; 79 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated                                                                                                                                                                                                                           ; altsyncram_oi44                   ; work         ;
;                |altsyncram_8753:altsyncram1|                                                                                            ; 18 (0)              ; 3 (3)                     ; 262144            ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1                                                                                                                                                                                               ; altsyncram_8753                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|decode_5la:decode5                                                                                                                                                                            ; decode_5la                        ; work         ;
;                   |mux_4hb:mux6|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|mux_4hb:mux6                                                                                                                                                                                  ; mux_4hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 61 (45)             ; 52 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |rom_instructions:u_rom_instruct_inst|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst                                                                                                                                                                                                                                                                              ; rom_instructions                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_i734:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated                                                                                                                                                                                                               ; altsyncram_i734                   ; work         ;
;                |altsyncram_2b13:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1                                                                                                                                                                                   ; altsyncram_2b13                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |state_machine_five_states:u_state_machine_inst|                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst                                                                                                                                                                                                                                                                    ; state_machine_five_states         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 108 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 108 (75)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                       ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                              ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                              ;
; dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|ALTSYNCRAM                                                                    ; M10K block ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ../../sim/script/data.mif         ;
; dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|ALTSYNCRAM                                                        ; AUTO       ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256    ; ../../sim/script/instructions.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst                                                                                                                                                                                                                   ; ../../src/rom_data/rom_data.vhd                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst                                                                                                                                                                                                       ; ../../src/rom_instructions/rom_instructions.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                    ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; dj_roomba_3000:dj_roomba|instruction_s[0]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[1]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[2]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[3]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[4]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[5]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[6]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|instruction_s[7]          ; dj_roomba_3000:dj_roomba|instruction_s[7] ; yes                    ;
; dj_roomba_3000:dj_roomba|error_s                   ; dj_roomba_3000:dj_roomba|Equal1           ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..24]                                                                                                                                   ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                         ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                                                    ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                               ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                        ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                      ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                      ; Lost fanout                                                    ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                      ; Lost fanout                                                    ;
; dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                          ; Stuck at GND due to stuck port data_in                         ;
; dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                              ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 82                                                                                                                                                                                             ;                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal ; Registers Removed due to This Register                                                                                                    ;
+----------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                              ;                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                              ;                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
+----------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 454   ;
; Number of registers using Synchronous Clear  ; 188   ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst|state_pres_s[0]                                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|data_address[8]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|data_address[9]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                                                                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 16 LEs               ; 26 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst|state_pres_s[3]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: generic_counter:uut ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; max_count      ; 6249  ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                       ;
; WIDTH_A                            ; 16                        ; Signed Integer                                                ;
; WIDTHAD_A                          ; 14                        ; Signed Integer                                                ;
; NUMWORDS_A                         ; 16384                     ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WIDTH_B                            ; 1                         ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; M10K                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; INIT_FILE                          ; ../../sim/script/data.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_oi44           ; Untyped                                                       ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                              ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                           ;
; WIDTH_A                            ; 8                                 ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                           ;
; WIDTH_B                            ; 1                                 ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 1                                 ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 0                                 ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M4K                               ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                           ;
; INIT_FILE                          ; ../../sim/script/instructions.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_i734                   ; Untyped                                                           ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dj_roomba_3000:dj_roomba|generic_counter:u_generic_count_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; max_count      ; 50    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000001110 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000001110 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                             ;
; Entity Instance                           ; dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:codec"                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; writedata_left[7..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata_right[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata_left         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_right        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst"                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; state_next_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 16    ; 16384 ; Read/Write ; dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated             ;
; 1              ; INST        ; 8     ; 32    ; Read/Write ; dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 342                         ;
;     CLR               ; 30                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 22                          ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SCLR          ; 110                         ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 62                          ;
;     plain             ; 40                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 466                         ;
;     arith             ; 108                         ;
;         1 data inputs ; 84                          ;
;         2 data inputs ; 24                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 349                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 61                          ;
;         4 data inputs ; 59                          ;
;         5 data inputs ; 116                         ;
;         6 data inputs ; 82                          ;
; boundary_port         ; 76                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 88                          ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 1.86                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 14                                       ;
;     ENA CLR SLD       ; 39                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 110                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 108                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 12                                       ;
;         5 data inputs ; 30                                       ;
;         6 data inputs ; 22                                       ;
; boundary_port         ; 165                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Dec  9 16:40:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd
    Info (12022): Found design unit 1: rom_data-SYN File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd Line: 53
    Info (12023): Found entity 1: rom_data File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd
    Info (12022): Found design unit 1: rom_instructions-SYN File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 53
    Info (12023): Found entity 1: rom_instructions File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd
    Info (12022): Found design unit 1: rising_edge_synchronizer-beh File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd Line: 17
    Info (12023): Found entity 1: rising_edge_synchronizer File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/generic_counter.vhd
    Info (12022): Found design unit 1: generic_counter-beh File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/generic_counter.vhd Line: 19
    Info (12023): Found entity 1: generic_counter File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/generic_counter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/state_machine_five_states.vhd
    Info (12022): Found design unit 1: state_machine_five_states-beh File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/state_machine_five_states.vhd Line: 24
    Info (12023): Found entity 1: state_machine_five_states File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/state_machine_five_states.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd
    Info (12022): Found design unit 1: dj_roomba_3000-beh File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 19
    Info (12023): Found entity 1: dj_roomba_3000 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/yroox/desktop/rit/cpet 343 hdl/lab8/lab8/lab8_baseline_10.5/src/top.vhd
    Info (12022): Found design unit 1: top-beh File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 22
    Info (12023): Found entity 1: top File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(88): object "writedata_left" assigned a value but never read File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at top.vhd(89): object "writedata_right" assigned a value but never read File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 89
Info (12128): Elaborating entity "generic_counter" for hierarchy "generic_counter:uut" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 109
Info (12128): Elaborating entity "dj_roomba_3000" for hierarchy "dj_roomba_3000:dj_roomba" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at dj_roomba_3000.vhd(92): object "state_next_s" assigned a value but never read File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 92
Warning (10492): VHDL Process Statement warning at dj_roomba_3000.vhd(147): signal "state_pres_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 147
Warning (10492): VHDL Process Statement warning at dj_roomba_3000.vhd(148): signal "instruction_next_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 148
Warning (10492): VHDL Process Statement warning at dj_roomba_3000.vhd(150): signal "instruction_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 150
Warning (10492): VHDL Process Statement warning at dj_roomba_3000.vhd(153): signal "instruction_next_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 153
Warning (10631): VHDL Process Statement warning at dj_roomba_3000.vhd(145): inferring latch(es) for signal or variable "error_s", which holds its previous value in one or more paths through the process File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Warning (10631): VHDL Process Statement warning at dj_roomba_3000.vhd(145): inferring latch(es) for signal or variable "instruction_s", which holds its previous value in one or more paths through the process File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[0]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[1]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[2]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[3]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[4]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[5]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[6]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "instruction_s[7]" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (10041): Inferred latch for "error_s" at dj_roomba_3000.vhd(145) File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
Info (12128): Elaborating entity "rising_edge_synchronizer" for hierarchy "dj_roomba_3000:dj_roomba|rising_edge_synchronizer:dut00" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 97
Info (12128): Elaborating entity "rom_data" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd Line: 60
Info (12133): Instantiated megafunction "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_data/rom_data.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../sim/script/data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oi44.tdf
    Info (12023): Found entity 1: altsyncram_oi44 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oi44" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8753.tdf
    Info (12023): Found entity 1: altsyncram_8753 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_8753.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_8753" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|decode_5la:decode4" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_8753.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|decode_u0a:rden_decode_a" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_8753.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|altsyncram_8753:altsyncram1|mux_4hb:mux6" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_8753.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf Line: 36
Info (12133): Instantiated megafunction "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_oi44.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_oi44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "rom_instructions" for hierarchy "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 113
Warning (272007): Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 60
Warning (272007): Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 60
Info (12133): Instantiated megafunction "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rom_instructions/rom_instructions.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../sim/script/instructions.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 57
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i734.tdf
    Info (12023): Found entity 1: altsyncram_i734 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i734" for hierarchy "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b13.tdf
    Info (12023): Found entity 1: altsyncram_2b13 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2b13" for hierarchy "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 36
Info (12133): Instantiated megafunction "dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_i734.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "state_machine_five_states" for hierarchy "dj_roomba_3000:dj_roomba|state_machine_five_states:u_state_machine_inst" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 121
Warning (10492): VHDL Process Statement warning at state_machine_five_states.vhd(39): signal "state_pres_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/state_machine_five_states.vhd Line: 39
Info (12128): Elaborating entity "generic_counter" for hierarchy "dj_roomba_3000:dj_roomba|generic_counter:u_generic_count_inst" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 158
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 129
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 136
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v Line: 181
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v Line: 206
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_and_video_config.v Line: 253
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 144
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/clock_generator.v Line: 134
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.09.16:41:03 Progress: Loading sld0ef9f1e8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_p3i1.tdf Line: 728
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v Line: 306
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[0] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[0] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[1] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[1] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[2] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[2] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[3] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[3] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[4] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[4] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[5] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[5] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[6] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[6] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13012): Latch dj_roomba_3000:dj_roomba|instruction_s[7] has unsafe behavior File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/dj_roomba_3000.vhd Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba|rom_instructions:u_rom_instruct_inst|altsyncram:altsyncram_component|altsyncram_i734:auto_generated|altsyncram_2b13:altsyncram1|q_a[7] File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/hw/project/db/altsyncram_2b13.tdf Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register dj_roomba_3000:dj_roomba|rising_edge_synchronizer:dut00|input_z will power up to Low File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd Line: 19
    Critical Warning (18010): Register dj_roomba_3000:dj_roomba|rising_edge_synchronizer:dut00|input_zz will power up to Low File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/rising_edge_synchronizer.vhd Line: 20
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/yroox/Desktop/RIT/CPET 343 HDL/lab8/lab8/lab8_baseline_10.5/src/top.vhd Line: 12
Info (21057): Implemented 809 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 693 logic cells
    Info (21064): Implemented 88 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Mon Dec  9 16:41:12 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


