<profile>

<section name = "Vitis HLS Report for 'fft_top1'" level="0">
<item name = "Date">Mon Nov 28 17:13:17 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 4.896 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525">fft_top1_Pipeline_VITIS_LOOP_134_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560">innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s, ?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_156_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_157_3">128, 128, 4, -, -, 32, no</column>
<column name="  ++ VITIS_LOOP_158_4">2, 2, 1, -, -, 2, no</column>
<column name=" + VITIS_LOOP_168_5">192, 192, 6, -, -, 32, no</column>
<column name="  ++ VITIS_LOOP_169_6">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 362, -</column>
<column name="FIFO">16, -, 1256, 416, -</column>
<column name="Instance">0, 23, 9861, 11675, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 545, -</column>
<column name="Register">-, -, 250, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">5, 1, 4, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525">fft_top1_Pipeline_VITIS_LOOP_134_1, 0, 0, 166, 70, 0</column>
<column name="grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560">innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s, 0, 20, 8907, 11109, 0</column>
<column name="mul_32s_32s_32_1_1_U199">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="sdiv_32ns_9s_32_36_seq_1_U200">sdiv_32ns_9s_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_9ns_32ns_8_13_seq_1_U198">sdiv_9ns_32ns_8_13_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="p_inData_V_M_imag_V_0_fifo_U">2, 157, 0, -, 128, 22, 2816</column>
<column name="p_inData_V_M_imag_V_1_fifo_U">2, 157, 0, -, 128, 22, 2816</column>
<column name="p_inData_V_M_real_V_0_fifo_U">2, 157, 0, -, 128, 22, 2816</column>
<column name="p_inData_V_M_real_V_1_fifo_U">2, 157, 0, -, 128, 22, 2816</column>
<column name="p_outData_V_M_imag_V_0_fifo_U">2, 157, 0, -, 128, 27, 3456</column>
<column name="p_outData_V_M_imag_V_1_fifo_U">2, 157, 0, -, 128, 27, 3456</column>
<column name="p_outData_V_M_real_V_0_fifo_U">2, 157, 0, -, 128, 27, 3456</column>
<column name="p_outData_V_M_real_V_1_fifo_U">2, 157, 0, -, 128, 27, 3456</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln158_fu_822_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln169_fu_876_p2">+, 0, 0, 9, 2, 1</column>
<column name="k_2_fu_798_p2">+, 0, 0, 38, 31, 1</column>
<column name="t_2_fu_810_p2">+, 0, 0, 13, 6, 1</column>
<column name="t_3_fu_860_p2">+, 0, 0, 13, 6, 1</column>
<column name="sub19_fu_770_p2">-, 0, 0, 16, 7, 9</column>
<column name="sub_ln1201_1_fu_966_p2">-, 0, 0, 27, 1, 20</column>
<column name="sub_ln1201_2_fu_1004_p2">-, 0, 0, 44, 1, 37</column>
<column name="sub_ln1201_3_fu_1038_p2">-, 0, 0, 27, 1, 20</column>
<column name="sub_ln1201_fu_932_p2">-, 0, 0, 44, 1, 37</column>
<column name="ap_block_state57_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op198_write_state54">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op200_write_state54">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op223_read_state57">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op227_read_state57">and, 0, 0, 2, 1, 1</column>
<column name="grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_data_out_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op198">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op200">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op223">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op227">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln156_fu_793_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln157_fu_804_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln158_fu_816_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln168_fu_854_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln169_fu_870_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state54">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state57">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="read_Tout1_in_i_V_fu_1044_p3">select, 0, 0, 19, 1, 20</column>
<column name="read_Tout1_in_r_V_fu_972_p3">select, 0, 0, 19, 1, 20</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">256, 59, 1, 59</column>
<column name="ap_phi_mux_p_04_0_0_0_0_phi_fu_519_p4">14, 3, 27, 81</column>
<column name="ap_phi_mux_p_15_0_0_0_0_phi_fu_510_p4">14, 3, 27, 81</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_in_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_TDATA_int_regslice">14, 3, 64, 192</column>
<column name="data_out_TDEST_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TID_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TKEEP_int_regslice">14, 3, 8, 24</column>
<column name="data_out_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TSTRB_int_regslice">14, 3, 8, 24</column>
<column name="data_out_TUSER_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TVALID_int_regslice">14, 3, 1, 3</column>
<column name="i_1_reg_496">9, 2, 2, 4</column>
<column name="i_reg_474">9, 2, 2, 4</column>
<column name="k_fu_330">9, 2, 31, 62</column>
<column name="p_inData_V_M_imag_V_0_read">9, 2, 1, 2</column>
<column name="p_inData_V_M_imag_V_1_read">9, 2, 1, 2</column>
<column name="p_inData_V_M_real_V_0_read">9, 2, 1, 2</column>
<column name="p_inData_V_M_real_V_1_read">9, 2, 1, 2</column>
<column name="p_outData_V_M_imag_V_0_write">9, 2, 1, 2</column>
<column name="p_outData_V_M_imag_V_1_write">9, 2, 1, 2</column>
<column name="p_outData_V_M_real_V_0_write">9, 2, 1, 2</column>
<column name="p_outData_V_M_real_V_1_write">9, 2, 1, 2</column>
<column name="t_1_reg_485">9, 2, 6, 12</column>
<column name="t_reg_463">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln169_reg_1240">2, 0, 2, 0</column>
<column name="ap_CS_fsm">58, 0, 58, 0</column>
<column name="ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_ready">1, 0, 1, 0</column>
<column name="div20_reg_1197">32, 0, 32, 0</column>
<column name="fft_out_imag_V_fu_338">32, 0, 32, 0</column>
<column name="fft_out_real_V_fu_334">32, 0, 32, 0</column>
<column name="grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_525_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_560_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_496">2, 0, 2, 0</column>
<column name="i_reg_474">2, 0, 2, 0</column>
<column name="k_2_reg_1205">31, 0, 31, 0</column>
<column name="k_fu_330">31, 0, 31, 0</column>
<column name="t_1_reg_485">6, 0, 6, 0</column>
<column name="t_2_reg_1213">6, 0, 6, 0</column>
<column name="t_3_reg_1232">6, 0, 6, 0</column>
<column name="t_reg_463">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, fft_top1, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, fft_top1, return value</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_dest_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_dest_V, pointer</column>
<column name="data_in_TDEST">in, 1, axis, data_in_V_dest_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
<column name="data_in_TUSER">in, 1, axis, data_in_V_user_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TID">in, 1, axis, data_in_V_id_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_dest_V, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_dest_V, pointer</column>
<column name="data_out_TDEST">out, 1, axis, data_out_V_dest_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TSTRB">out, 8, axis, data_out_V_strb_V, pointer</column>
<column name="data_out_TUSER">out, 1, axis, data_out_V_user_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TID">out, 1, axis, data_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
