{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545259904537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545259904546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 00:51:44 2018 " "Processing started: Thu Dec 20 00:51:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545259904546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259904546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EmbeddedProj2 -c EmbeddedProj2 " "Command: quartus_sta EmbeddedProj2 -c EmbeddedProj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259904546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259904637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259905279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259905331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259905331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EmbeddedProj2.sdc " "Synopsys Design Constraints File file not found: 'EmbeddedProj2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545259906002 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906002 ""}
{ "Warning" "WSTA_SCC_LOOP" "36 " "Found combinational loop of 36 nodes" { { "Warning" "WSTA_SCC_NODE" "inst10\|out\[2\]~14\|combout " "Node \"inst10\|out\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~2\|datab " "Node \"inst26\|Mux5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~2\|combout " "Node \"inst26\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|out\[2\]~14\|dataa " "Node \"inst10\|out\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~2\|datae " "Node \"inst26\|Mux7~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~2\|combout " "Node \"inst26\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|out\[0\]~16\|dataa " "Node \"inst10\|out\[0\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|out\[0\]~16\|combout " "Node \"inst10\|out\[0\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~1\|datac " "Node \"inst26\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~1\|combout " "Node \"inst26\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~2\|dataa " "Node \"inst26\|Mux5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~0\|datab " "Node \"inst26\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~0\|combout " "Node \"inst26\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~2\|datac " "Node \"inst26\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~0\|dataa " "Node \"inst26\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~0\|combout " "Node \"inst26\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~2\|datac " "Node \"inst26\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~2\|combout " "Node \"inst26\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|out\[1\]~18\|datab " "Node \"inst10\|out\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|out\[1\]~18\|combout " "Node \"inst10\|out\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~1\|dataa " "Node \"inst26\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~0\|datad " "Node \"inst26\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~0\|datad " "Node \"inst26\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~0\|combout " "Node \"inst26\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~2\|dataf " "Node \"inst26\|Mux7~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~1\|datab " "Node \"inst26\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~1\|combout " "Node \"inst26\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~2\|datab " "Node \"inst26\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~1\|dataa " "Node \"inst26\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~1\|combout " "Node \"inst26\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~2\|dataf " "Node \"inst26\|Mux6~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux5~0\|datad " "Node \"inst26\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~0\|datab " "Node \"inst26\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux7~1\|datad " "Node \"inst26\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~1\|datab " "Node \"inst26\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|Mux6~2\|datad " "Node \"inst26\|Mux6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545259906003 ""}  } { { "Threeto1Mux.sv" "" { Text "D:/Altera/Embedded2/Threeto1Mux.sv" 5 -1 0 } } { "DataMemoryManual.sv" "" { Text "D:/Altera/Embedded2/DataMemoryManual.sv" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906003 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259906043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906046 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259906047 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259906055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545259906108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.123 " "Worst-case setup slack is -15.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.123           -1612.926 clock  " "  -15.123           -1612.926 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clock  " "    0.265               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -253.785 clock  " "   -2.174            -253.785 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259906119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906119 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259906134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259906175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909258 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259909375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545259909419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.871 " "Worst-case setup slack is -14.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.871           -1584.739 clock  " "  -14.871           -1584.739 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 clock  " "    0.255               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -262.913 clock  " "   -2.174            -262.913 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259909430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909430 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259909446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259909727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259912786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545259912793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.489 " "Worst-case setup slack is -8.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.489            -869.521 clock  " "   -8.489            -869.521 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock  " "    0.145               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -161.280 clock  " "   -2.174            -161.280 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259912804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259912804 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545259912824 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: RegisterFile:inst4\|altsyncram:outputRegister_rtl_1\|altsyncram_edi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545259913191 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545259913196 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.607 " "Worst-case setup slack is -7.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.607            -768.718 clock  " "   -7.607            -768.718 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 clock  " "    0.135               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -161.165 clock  " "   -2.174            -161.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545259913287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259913287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259915608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259915611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 43 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5526 " "Peak virtual memory: 5526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545259915665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 00:51:55 2018 " "Processing ended: Thu Dec 20 00:51:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545259915665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545259915665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545259915665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545259915665 ""}
