// Seed: 2474685000
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    input  wand id_2,
    output tri1 id_3,
    input  tri1 id_4
);
  wire id_6, id_7, id_8, id_9;
  assign module_1.id_4 = 0;
  parameter id_10 = (-1);
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd59
) (
    input tri id_0,
    input wand id_1,
    input uwire _id_2,
    input wor _id_3,
    output wor id_4,
    output uwire id_5
    , id_12,
    output uwire id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9,
    output supply1 id_10#(.id_13(1))
    , id_14, id_15
);
  wire id_16;
  wire [id_3  .  id_2  -  1 : 1] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_0,
      id_5,
      id_1
  );
endmodule
