#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 11 03:14:28 2021
# Process ID: 17328
# Current directory: C:/Users/pskon/Workbench_repo/labD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25196 C:\Users\pskon\Workbench_repo\labD\labD.xpr
# Log file: C:/Users/pskon/Workbench_repo/labD/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/labD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/labD/labD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 802.625 ; gain = 63.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 858.352 ; gain = 118.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 858.352 ; gain = 118.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 858.352 ; gain = 118.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.559 ; gain = 537.996
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.559 ; gain = 537.996
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator4bit' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:51]
INFO: [Synth 8-6157] synthesizing module 'comparator_4bit' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_4bit' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator4bit' (2#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.195 ; gain = 0.000
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.195 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/labD/labD.srcs/sim_1/imports/Downloads/comparator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 85e89cd86ff24e2fb57915600755440e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_tb_behav xil_defaultlib.comparator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comparator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim/xsim.dir/comparator_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 11 21:41:02 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/labD/labD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_tb_behav -key {Behavioral:sim_1:Functional:comparator_tb} -tclbatch {comparator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator_const.xdc]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sim_1/new/comparator4bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sim_1/imports/Downloads/comparator_tb.v]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'comparator' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/imports/Downloads/comparator.v]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator4bit' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:52]
INFO: [Synth 8-6157] synthesizing module 'comparator_4bit' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'comparator_4bit' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'comparator4bit' (2#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.344 ; gain = 44.148
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sim_1/new/comparator4bit_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/imports/Downloads/comparator4bit.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/comparator4bit.v]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment7
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment7' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3848] Net An in module/entity segment7 does not have driver. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[2]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[1]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'An[4]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[5]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[6]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[7]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.344 ; gain = 0.000
5 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment7
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment7' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3848] Net An in module/entity segment7 does not have driver. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[2]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[1]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'An[4]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[5]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[6]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[7]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.344 ; gain = 0.000
5 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment7
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment7' [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3848] Net An in module/entity segment7 does not have driver. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (1#1) [C:/Users/pskon/Workbench_repo/labD/labD.srcs/sources_1/new/segment7.v:3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[3]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[2]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[1]
WARNING: [Synth 8-3331] design segment7 has unconnected port An[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.262 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'An[4]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[5]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[6]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[7]'. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/labD/labD.srcs/constrs_1/new/seven_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1345.062 ; gain = 7.801
5 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 23:31:47 2021...
