{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655889426303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655889426303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 10:17:06 2022 " "Processing started: Wed Jun 22 10:17:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655889426303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889426303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889426303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655889426567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655889426567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressGenerator-behavioral " "Found design unit 1: AddressGenerator-behavioral" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AddressGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431863 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressGenerator " "Found entity 1: AddressGenerator" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AddressGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addresscounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressCounter-Behavioral " "Found design unit 1: AddressCounter-Behavioral" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AddressCounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431864 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressCounter " "Found entity 1: AddressCounter" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AddressCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noisytriangsignal_rom_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noisytriangsignal_rom_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoisyTriangSignal_ROM_256x8-Behavioral " "Found design unit 1: NoisyTriangSignal_ROM_256x8-Behavioral" {  } { { "NoisyTriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/NoisyTriangSignal_ROM_256x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431865 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoisyTriangSignal_ROM_256x8 " "Found entity 1: NoisyTriangSignal_ROM_256x8" {  } { { "NoisyTriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/NoisyTriangSignal_ROM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterDecoder-Behavioral " "Found design unit 1: RegisterDecoder-Behavioral" {  } { { "RegisterDecoder.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/RegisterDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterDecoder " "Found entity 1: RegisterDecoder" {  } { { "RegisterDecoder.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/RegisterDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram_256x8-Behavioral " "Found design unit 1: Ram_256x8-Behavioral" {  } { { "Ram_256x8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Ram_256x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_256x8 " "Found entity 1: Ram_256x8" {  } { { "Ram_256x8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Ram_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behavioral " "Found design unit 1: RegisterBank-behavioral" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/RegisterBank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/RegisterBank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder8-Behavioral " "Found design unit 1: Adder8-Behavioral" {  } { { "Adder8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder8 " "Found entity 1: Adder8" {  } { { "Adder8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/FullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431870 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aritmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AritmeticUnit-Behavioral " "Found design unit 1: AritmeticUnit-Behavioral" {  } { { "AritmeticUnit.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AritmeticUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431871 ""} { "Info" "ISGN_ENTITY_NAME" "1 AritmeticUnit " "Found entity 1: AritmeticUnit" {  } { { "AritmeticUnit.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AritmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso2Hz-Behavioral " "Found design unit 1: GeradorDePulso2Hz-Behavioral" {  } { { "GeradorDePulso2Hz.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/GeradorDePulso2Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431872 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso2Hz " "Found entity 1: GeradorDePulso2Hz" {  } { { "GeradorDePulso2Hz.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/GeradorDePulso2Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2Bcd-Behavioral " "Found design unit 1: Bin2Bcd-Behavioral" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2Bcd " "Found entity 1: Bin2Bcd" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Led-Behavioral " "Found design unit 1: Decoder7Led-Behavioral" {  } { { "BCDTo7Seg.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BCDTo7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Led " "Found entity 1: Decoder7Led" {  } { { "BCDTo7Seg.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BCDTo7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcddisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BcdDisplay-Behavioral " "Found design unit 1: BcdDisplay-Behavioral" {  } { { "BcdDisplay.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431875 ""} { "Info" "ISGN_ENTITY_NAME" "1 BcdDisplay " "Found entity 1: BcdDisplay" {  } { { "BcdDisplay.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder9-Behavioral " "Found design unit 1: Adder9-Behavioral" {  } { { "Adder9.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder9 " "Found entity 1: Adder9" {  } { { "Adder9.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder10-Behavioral " "Found design unit 1: Adder10-Behavioral" {  } { { "Adder10.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder10 " "Found entity 1: Adder10" {  } { { "Adder10.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431877 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debouncer.vhd " "Can't analyze file -- file Debouncer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1655889431879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavioral " "Found design unit 1: ControlUnit-behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/ControlUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431880 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431881 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddisplayram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcddisplayram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BcdDisplayRam-Behavioral " "Found design unit 1: BcdDisplayRam-Behavioral" {  } { { "BcdDisplayRam.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplayRam.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431882 ""} { "Info" "ISGN_ENTITY_NAME" "1 BcdDisplayRam " "Found entity 1: BcdDisplayRam" {  } { { "BcdDisplayRam.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplayRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxFilter-Behavioral " "Found design unit 1: MuxFilter-Behavioral" {  } { { "MuxFilter.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/MuxFilter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431883 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxFilter " "Found entity 1: MuxFilter" {  } { { "MuxFilter.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/MuxFilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889431883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889431883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655889431934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:controlunit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:controlunit\"" {  } { { "TopLevel.vhd" "controlunit" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GeradorDePulso2Hz GeradorDePulso2Hz:geradordepulso2hz A:behavioral " "Elaborating entity \"GeradorDePulso2Hz\" using architecture \"A:behavioral\" for hierarchy \"GeradorDePulso2Hz:geradordepulso2hz\"" {  } { { "TopLevel.vhd" "geradordepulso2hz" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressGenerator AddressGenerator:addresscounter A:behavioral " "Elaborating entity \"AddressGenerator\" using architecture \"A:behavioral\" for hierarchy \"AddressGenerator:addresscounter\"" {  } { { "TopLevel.vhd" "addresscounter" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressCounter AddressGenerator:addresscounter\|AddressCounter:adder A:behavioral " "Elaborating entity \"AddressCounter\" using architecture \"A:behavioral\" for hierarchy \"AddressGenerator:addresscounter\|AddressCounter:adder\"" {  } { { "AddressGenerator.vhd" "adder" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AddressGenerator.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NoisyTriangSignal_ROM_256x8 NoisyTriangSignal_ROM_256x8:rom A:behavioral " "Elaborating entity \"NoisyTriangSignal_ROM_256x8\" using architecture \"A:behavioral\" for hierarchy \"NoisyTriangSignal_ROM_256x8:rom\"" {  } { { "TopLevel.vhd" "rom" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterDecoder RegisterDecoder:registerdecoder A:behavioral " "Elaborating entity \"RegisterDecoder\" using architecture \"A:behavioral\" for hierarchy \"RegisterDecoder:registerdecoder\"" {  } { { "TopLevel.vhd" "registerdecoder" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:timer A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:timer\"" {  } { { "TopLevel.vhd" "timer" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BcdDisplay BcdDisplay:bcddisplay A:behavioral " "Elaborating entity \"BcdDisplay\" using architecture \"A:behavioral\" for hierarchy \"BcdDisplay:bcddisplay\"" {  } { { "TopLevel.vhd" "bcddisplay" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2Bcd BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd A:behavioral " "Elaborating entity \"Bin2Bcd\" using architecture \"A:behavioral\" for hierarchy \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\"" {  } { { "BcdDisplay.vhd" "bin2bcd" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplay.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder7Led BcdDisplay:bcddisplay\|Decoder7Led:Decoder7Led A:behavioral " "Elaborating entity \"Decoder7Led\" using architecture \"A:behavioral\" for hierarchy \"BcdDisplay:bcddisplay\|Decoder7Led:Decoder7Led\"" {  } { { "BcdDisplay.vhd" "Decoder7Led" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/BcdDisplay.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterBank RegisterBank:registerbank A:behavioral " "Elaborating entity \"RegisterBank\" using architecture \"A:behavioral\" for hierarchy \"RegisterBank:registerbank\"" {  } { { "TopLevel.vhd" "registerbank" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AritmeticUnit AritmeticUnit:aritmeticunit A:behavioral " "Elaborating entity \"AritmeticUnit\" using architecture \"A:behavioral\" for hierarchy \"AritmeticUnit:aritmeticunit\"" {  } { { "TopLevel.vhd" "aritmeticunit" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder8 AritmeticUnit:aritmeticunit\|Adder8:adder8_1 A:behavioral " "Elaborating entity \"Adder8\" using architecture \"A:behavioral\" for hierarchy \"AritmeticUnit:aritmeticunit\|Adder8:adder8_1\"" {  } { { "AritmeticUnit.vhd" "adder8_1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AritmeticUnit.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431945 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder8.vhd(9) " "VHDL Signal Declaration warning at Adder8.vhd(9): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder8.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder8.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655889431946 "|AritmeticUnit|Adder8:adder8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdder AritmeticUnit:aritmeticunit\|Adder8:adder8_1\|FullAdder:bit0 A:behavioral " "Elaborating entity \"FullAdder\" using architecture \"A:behavioral\" for hierarchy \"AritmeticUnit:aritmeticunit\|Adder8:adder8_1\|FullAdder:bit0\"" {  } { { "Adder8.vhd" "bit0" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder8.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder9 AritmeticUnit:aritmeticunit\|Adder9:adder9_1 A:behavioral " "Elaborating entity \"Adder9\" using architecture \"A:behavioral\" for hierarchy \"AritmeticUnit:aritmeticunit\|Adder9:adder9_1\"" {  } { { "AritmeticUnit.vhd" "adder9_1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AritmeticUnit.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder9.vhd(9) " "VHDL Signal Declaration warning at Adder9.vhd(9): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder9.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder9.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655889431948 "|AritmeticUnit|Adder9:adder9_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder10 AritmeticUnit:aritmeticunit\|Adder10:adder10_1 A:behavioral " "Elaborating entity \"Adder10\" using architecture \"A:behavioral\" for hierarchy \"AritmeticUnit:aritmeticunit\|Adder10:adder10_1\"" {  } { { "AritmeticUnit.vhd" "adder10_1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/AritmeticUnit.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431950 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder10.vhd(9) " "VHDL Signal Declaration warning at Adder10.vhd(9): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder10.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Adder10.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655889431950 "|AritmeticUnit|Adder10:adder10_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MuxFilter MuxFilter:muxfilter A:behavioral " "Elaborating entity \"MuxFilter\" using architecture \"A:behavioral\" for hierarchy \"MuxFilter:muxfilter\"" {  } { { "TopLevel.vhd" "muxfilter" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Ram_256x8 Ram_256x8:ram A:behavioral " "Elaborating entity \"Ram_256x8\" using architecture \"A:behavioral\" for hierarchy \"Ram_256x8:ram\"" {  } { { "TopLevel.vhd" "ram" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BcdDisplayRam BcdDisplayRam:bcddisplayram A:behavioral " "Elaborating entity \"BcdDisplayRam\" using architecture \"A:behavioral\" for hierarchy \"BcdDisplayRam:bcddisplayram\"" {  } { { "TopLevel.vhd" "bcddisplayram" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889431965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Mod0\"" {  } { { "Bin2Bcd.vhd" "Mod0" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Div0\"" {  } { { "Bin2Bcd.vhd" "Div0" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Mod1\"" {  } { { "Bin2Bcd.vhd" "Mod1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|Div1\"" {  } { { "Bin2Bcd.vhd" "Div1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Mod0\"" {  } { { "Bin2Bcd.vhd" "Mod0" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Div0\"" {  } { { "Bin2Bcd.vhd" "Div0" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Mod1\"" {  } { { "Bin2Bcd.vhd" "Mod1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|Div1\"" {  } { { "Bin2Bcd.vhd" "Div1" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889433584 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655889433584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod0\"" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889433609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433609 ""}  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655889433609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div0\"" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889433709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433709 ""}  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655889433709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\"" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889433739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1 " "Instantiated megafunction \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433739 ""}  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655889433739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div1\"" {  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889433770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div1 " "Instantiated megafunction \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655889433770 ""}  } { { "Bin2Bcd.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/Bin2Bcd.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655889433770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655889433796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889433796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655889434722 "|TopLevel|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655889434722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655889434831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655889437625 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BcdDisplay:bcddisplay\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889437634 ""} { "Info" "ISCL_SCL_CELL_NAME" "BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BcdDisplayRam:bcddisplayram\|Bin2Bcd:bin2bcd\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/andre/UA/LSD/PROJETO_FINAL/PROJETO/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655889437634 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1655889437634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655889437849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655889437849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4809 " "Implemented 4809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655889438010 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655889438010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4748 " "Implemented 4748 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655889438010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655889438010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655889438028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 10:17:18 2022 " "Processing ended: Wed Jun 22 10:17:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655889438028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655889438028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655889438028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655889438028 ""}
