============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Mon Mar  6 17:39:28 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(110)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(111)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 13 data nets.
KIT-1004 : Chipwatcher code = 1100110101100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1885/22 useful/useless nets, 1069/17 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1674/10 useful/useless nets, 1367/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1658/16 useful/useless nets, 1355/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 286 better
SYN-1014 : Optimize round 2
SYN-1032 : 1483/15 useful/useless nets, 1180/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1495/81 useful/useless nets, 1203/18 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1819/5 useful/useless nets, 1527/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (3.94), #lev = 5 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (4.08), #lev = 4 (2.01)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 415 instances into 146 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 255 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.084597s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (87.9%)

RUN-1004 : used memory is 175 MB, reserved memory is 141 MB, peak memory is 177 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (160 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1017 instances
RUN-0007 : 404 luts, 436 seqs, 83 mslices, 50 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1333 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 802 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     220     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     208     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1015 instances, 404 luts, 436 seqs, 133 slices, 20 macros(133 instances: 83 mslices 50 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 375679
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1015.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 245366, overlap = 63
PHY-3002 : Step(2): len = 162244, overlap = 63
PHY-3002 : Step(3): len = 106918, overlap = 54
PHY-3002 : Step(4): len = 90810.9, overlap = 63
PHY-3002 : Step(5): len = 67097.5, overlap = 63
PHY-3002 : Step(6): len = 59118.8, overlap = 63
PHY-3002 : Step(7): len = 50624.3, overlap = 63
PHY-3002 : Step(8): len = 46138.9, overlap = 63
PHY-3002 : Step(9): len = 43683.2, overlap = 63
PHY-3002 : Step(10): len = 39605.5, overlap = 63
PHY-3002 : Step(11): len = 36292.1, overlap = 63
PHY-3002 : Step(12): len = 35458.1, overlap = 63
PHY-3002 : Step(13): len = 32284.5, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27776e-06
PHY-3002 : Step(14): len = 36924.9, overlap = 63
PHY-3002 : Step(15): len = 37633.8, overlap = 60.75
PHY-3002 : Step(16): len = 36821.8, overlap = 56.25
PHY-3002 : Step(17): len = 35733.7, overlap = 51.75
PHY-3002 : Step(18): len = 36271.6, overlap = 51.75
PHY-3002 : Step(19): len = 36079.1, overlap = 47.25
PHY-3002 : Step(20): len = 35289.7, overlap = 47.25
PHY-3002 : Step(21): len = 33303.4, overlap = 51.75
PHY-3002 : Step(22): len = 32994.3, overlap = 51.75
PHY-3002 : Step(23): len = 33529.1, overlap = 54
PHY-3002 : Step(24): len = 33813.4, overlap = 54
PHY-3002 : Step(25): len = 33832.5, overlap = 54
PHY-3002 : Step(26): len = 32364.2, overlap = 54
PHY-3002 : Step(27): len = 31072, overlap = 56.25
PHY-3002 : Step(28): len = 30911, overlap = 56.25
PHY-3002 : Step(29): len = 31197.3, overlap = 56.25
PHY-3002 : Step(30): len = 31436.2, overlap = 51.75
PHY-3002 : Step(31): len = 29734.4, overlap = 51.9375
PHY-3002 : Step(32): len = 29369.4, overlap = 47.5
PHY-3002 : Step(33): len = 29719.1, overlap = 48.125
PHY-3002 : Step(34): len = 30224.6, overlap = 49.6875
PHY-3002 : Step(35): len = 28347.9, overlap = 51.9062
PHY-3002 : Step(36): len = 28333.5, overlap = 52.875
PHY-3002 : Step(37): len = 28692.6, overlap = 54.625
PHY-3002 : Step(38): len = 28918.3, overlap = 60.3125
PHY-3002 : Step(39): len = 28596.9, overlap = 64.7188
PHY-3002 : Step(40): len = 27408.4, overlap = 65.2188
PHY-3002 : Step(41): len = 27330.1, overlap = 65.0938
PHY-3002 : Step(42): len = 27495.8, overlap = 65.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55553e-06
PHY-3002 : Step(43): len = 28219.3, overlap = 65.125
PHY-3002 : Step(44): len = 28362.9, overlap = 65.25
PHY-3002 : Step(45): len = 28417.8, overlap = 65.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.11105e-06
PHY-3002 : Step(46): len = 29337, overlap = 60.75
PHY-3002 : Step(47): len = 29431.5, overlap = 60.625
PHY-3002 : Step(48): len = 29320.3, overlap = 60.5
PHY-3002 : Step(49): len = 29386.1, overlap = 60.5625
PHY-3002 : Step(50): len = 29443.7, overlap = 60.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72598e-05
PHY-3002 : Step(51): len = 46842.1, overlap = 24.8125
PHY-3002 : Step(52): len = 47149.3, overlap = 23.3438
PHY-3002 : Step(53): len = 46088.2, overlap = 29.25
PHY-3002 : Step(54): len = 46089.7, overlap = 23.2188
PHY-3002 : Step(55): len = 45277, overlap = 23.1562
PHY-3002 : Step(56): len = 44659.1, overlap = 23.8125
PHY-3002 : Step(57): len = 44339.3, overlap = 24
PHY-3002 : Step(58): len = 44163.4, overlap = 24
PHY-3002 : Step(59): len = 44299.6, overlap = 24.4375
PHY-3002 : Step(60): len = 43872.4, overlap = 24.8438
PHY-3002 : Step(61): len = 43722, overlap = 24.7188
PHY-3002 : Step(62): len = 43452.4, overlap = 24.1875
PHY-3002 : Step(63): len = 43440.9, overlap = 21.5
PHY-3002 : Step(64): len = 43199.6, overlap = 20.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013452
PHY-3002 : Step(65): len = 42937.9, overlap = 20.0625
PHY-3002 : Step(66): len = 43001.4, overlap = 20.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269039
PHY-3002 : Step(67): len = 42708.4, overlap = 20.125
PHY-3002 : Step(68): len = 42708.4, overlap = 20.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(69): len = 43250.9, overlap = 46.7188
PHY-3002 : Step(70): len = 43250.9, overlap = 46.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00486e-05
PHY-3002 : Step(71): len = 44053.6, overlap = 43.625
PHY-3002 : Step(72): len = 44053.6, overlap = 43.625
PHY-3002 : Step(73): len = 43495.7, overlap = 42.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.00972e-05
PHY-3002 : Step(74): len = 45360.4, overlap = 35.6562
PHY-3002 : Step(75): len = 45801.6, overlap = 32.2188
PHY-3002 : Step(76): len = 46124.7, overlap = 25.7812
PHY-3002 : Step(77): len = 46113.2, overlap = 23.0625
PHY-3002 : Step(78): len = 45224.6, overlap = 23.8438
PHY-3002 : Step(79): len = 45196.7, overlap = 25.5
PHY-3002 : Step(80): len = 45049.6, overlap = 25.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 55.28 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1333.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57432, over cnt = 140(0%), over = 623, worst = 25
PHY-1001 : End global iterations;  0.107797s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.0%)

PHY-1001 : Congestion index: top1 = 34.48, top5 = 19.46, top10 = 12.82, top15 = 9.41.
PHY-1001 : End incremental global routing;  0.180710s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (17.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5547, tnet num: 1331, tinst num: 1015, tnode num: 7314, tedge num: 9334.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.179761s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.384756s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.9%)

OPT-1001 : Current memory(MB): used = 228, reserve = 193, peak = 228.
OPT-1001 : End physical optimization;  0.402181s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 404 LUT to BLE ...
SYN-4008 : Packed 404 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 256 remaining SEQ's ...
SYN-4005 : Packed 135 SEQ with LUT/SLICE
SYN-4006 : 117 single LUT's are left
SYN-4006 : 121 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 525/814 primitive instances ...
PHY-3001 : End packing;  0.050772s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (92.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 479 instances
RUN-1001 : 218 mslices, 217 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1158 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 405 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 477 instances, 435 slices, 20 macros(133 instances: 83 mslices 50 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 45306.2, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57328e-05
PHY-3002 : Step(81): len = 44734.3, overlap = 31.25
PHY-3002 : Step(82): len = 44734.3, overlap = 31.25
PHY-3002 : Step(83): len = 44489.2, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14657e-05
PHY-3002 : Step(84): len = 45136.2, overlap = 31
PHY-3002 : Step(85): len = 45136.2, overlap = 31
PHY-3002 : Step(86): len = 44886.3, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.29314e-05
PHY-3002 : Step(87): len = 45791.8, overlap = 28.5
PHY-3002 : Step(88): len = 45791.8, overlap = 28.5
PHY-3002 : Step(89): len = 45478.3, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.198193s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (23.7%)

PHY-3001 : Trial Legalized: Len = 55787.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105263
PHY-3002 : Step(90): len = 51803.7, overlap = 4.5
PHY-3002 : Step(91): len = 50413.2, overlap = 9
PHY-3002 : Step(92): len = 47766, overlap = 16.25
PHY-3002 : Step(93): len = 47219.1, overlap = 18
PHY-3002 : Step(94): len = 46955.9, overlap = 19.5
PHY-3002 : Step(95): len = 46865.3, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00210527
PHY-3002 : Step(96): len = 46847.9, overlap = 20
PHY-3002 : Step(97): len = 46765.7, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00421054
PHY-3002 : Step(98): len = 46535.6, overlap = 19.75
PHY-3002 : Step(99): len = 46468.7, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 51589.8, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 51767.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 146/1158.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 65472, over cnt = 151(0%), over = 277, worst = 7
PHY-1002 : len = 67152, over cnt = 59(0%), over = 85, worst = 4
PHY-1002 : len = 67792, over cnt = 14(0%), over = 23, worst = 3
PHY-1002 : len = 67632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 67648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 19.81, top10 = 14.70, top15 = 11.29.
PHY-1001 : End incremental global routing;  0.273737s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (5.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4824, tnet num: 1156, tinst num: 477, tnode num: 6139, tedge num: 8434.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203119s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.500750s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.4%)

OPT-1001 : Current memory(MB): used = 232, reserve = 197, peak = 232.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001872s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 995/1158.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.6%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 19.81, top10 = 14.70, top15 = 11.29.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.595460s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (47.2%)

RUN-1003 : finish command "place" in  4.938450s wall, 1.203125s user + 0.421875s system = 1.625000s CPU (32.9%)

RUN-1004 : used memory is 212 MB, reserved memory is 181 MB, peak memory is 233 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 479 instances
RUN-1001 : 218 mslices, 217 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1158 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 405 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4824, tnet num: 1156, tinst num: 477, tnode num: 6139, tedge num: 8434.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 218 mslices, 217 lslices, 19 pads, 20 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 626 clock pins, and constraint 1315 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 64632, over cnt = 141(0%), over = 231, worst = 5
PHY-1002 : len = 65640, over cnt = 73(0%), over = 106, worst = 5
PHY-1002 : len = 66536, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 66712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216665s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (7.2%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 19.81, top10 = 14.67, top15 = 11.24.
PHY-1001 : End global routing;  0.303172s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (15.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 259, reserve = 225, peak = 302.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 527, reserve = 498, peak = 527.
PHY-1001 : End build detailed router design. 4.509700s wall, 4.093750s user + 0.218750s system = 4.312500s CPU (95.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.445640s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (80.0%)

PHY-1001 : Current memory(MB): used = 559, reserve = 531, peak = 559.
PHY-1001 : End phase 1; 1.458812s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (79.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 212464, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 559, reserve = 531, peak = 560.
PHY-1001 : End initial routed; 7.659886s wall, 5.593750s user + 0.015625s system = 5.609375s CPU (73.2%)

PHY-1001 : Current memory(MB): used = 559, reserve = 531, peak = 560.
PHY-1001 : End phase 2; 7.659946s wall, 5.593750s user + 0.015625s system = 5.609375s CPU (73.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 212440, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.045950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 212432, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.031280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 212448, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.258651s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (96.7%)

PHY-1001 : Current memory(MB): used = 573, reserve = 544, peak = 573.
PHY-1001 : End phase 3; 0.519036s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (63.2%)

PHY-1003 : Routed, final wirelength = 212448
PHY-1001 : Current memory(MB): used = 573, reserve = 544, peak = 573.
PHY-1001 : End export database. 0.017494s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-1001 : End detail routing;  14.440600s wall, 11.343750s user + 0.296875s system = 11.640625s CPU (80.6%)

RUN-1003 : finish command "route" in  15.120912s wall, 11.687500s user + 0.312500s system = 12.000000s CPU (79.4%)

RUN-1004 : used memory is 512 MB, reserved memory is 483 MB, peak memory is 573 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      691   out of  19600    3.53%
#reg                      458   out of  19600    2.34%
#le                       812
  #lut only               354   out of    812   43.60%
  #reg only               121   out of    812   14.90%
  #lut&reg                337   out of    812   41.50%
#dsp                        0   out of     29    0.00%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            212
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        93
#3        adc/clk_adc          GCLK               lslice             type/sel3_syn_885.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |812    |558     |133     |473     |20      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |117    |71      |36      |55      |8       |0       |
|    fifo_list                       |fifo           |110    |64      |36      |51      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |56     |50      |6       |36      |0       |0       |
|  tx                                |uart_tx        |106    |85      |8       |38      |0       |0       |
|  type                              |type_choice    |116    |108     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |407    |234     |75      |255     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |407    |234     |75      |255     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |160    |84      |0       |149     |0       |0       |
|        reg_inst                    |register       |157    |81      |0       |146     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |247    |150     |75      |106     |0       |0       |
|        bus_inst                    |bus_top        |34     |14      |10      |17      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |30     |12      |10      |13      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |123    |90      |33      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       589   
    #2          2       273   
    #3          3        87   
    #4          4        45   
    #5        5-10       52   
    #6        11-50      73   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.94            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 9d0d2628f16580bca5fceab6b0d012f05f641aa7f0ae4503ee189fd90a19b039 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 477
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1158, pip num: 12540
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1618 valid insts, and 32588 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111111100110101100110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.863313s wall, 14.453125s user + 0.156250s system = 14.609375s CPU (510.2%)

RUN-1004 : used memory is 521 MB, reserved memory is 492 MB, peak memory is 705 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230306_173928.log"
