<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>
defines: 
time_elapsed: 2.316s
ram usage: 48188 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdegs8t3l/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:1</a>: No timescale set for &#34;simple_bus&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: No timescale set for &#34;memMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: No timescale set for &#34;cpuMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: No timescale set for &#34;omniMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:54</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: Compile module &#34;work@cpuMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: Compile module &#34;work@memMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: Compile module &#34;work@omniMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:1</a>: Compile interface &#34;work@simple_bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:54</a>: Compile module &#34;work@top&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: Port &#34;a&#34; definition missing its direction (input, output, inout).

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:54</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdegs8t3l/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_memMod
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdegs8t3l/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdegs8t3l/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:1, parent:work@top
   |vpiDefName:work@simple_bus
   |vpiFullName:work@simple_bus
   |vpiModport:
   \_modport: (master)
     |vpiName:master
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (rdy)
       |vpiName:rdy
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (mode)
       |vpiName:mode
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (start)
       |vpiName:start
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:5
     |vpiInterface:
     \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:1, parent:work@top
   |vpiModport:
   \_modport: (slave)
     |vpiName:slave
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (mode)
       |vpiName:mode
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (start)
       |vpiName:start
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (rdy)
       |vpiName:rdy
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:5
     |vpiInterface:
     \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:1, parent:work@top
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@simple_bus.clk
         |vpiNetType:36
   |vpiTaskFunc:
   \_task: (masterRead), line:17
     |vpiName:masterRead
     |vpiFullName:work@simple_bus.masterRead
   |vpiTaskFunc:
   \_task: (slaveRead), line:20
     |vpiName:slaveRead
     |vpiFullName:work@simple_bus.slaveRead
   |vpiTaskFunc:
   \_task: (masterWrite), line:23
     |vpiName:masterWrite
     |vpiFullName:work@simple_bus.masterWrite
   |vpiTaskFunc:
   \_task: (slaveWrite), line:26
     |vpiName:slaveWrite
     |vpiFullName:work@simple_bus.slaveWrite
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (req), line:2
     |vpiName:req
     |vpiFullName:work@simple_bus.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gnt), line:2
     |vpiName:gnt
     |vpiFullName:work@simple_bus.gnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr), line:3
     |vpiName:addr
     |vpiFullName:work@simple_bus.addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data), line:3
     |vpiName:data
     |vpiFullName:work@simple_bus.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mode), line:4
     |vpiName:mode
     |vpiFullName:work@simple_bus.mode
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (start), line:5
     |vpiName:start
     |vpiFullName:work@simple_bus.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (rdy), line:5
     |vpiName:rdy
     |vpiFullName:work@simple_bus.rdy
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@cpuMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:41, parent:work@top
   |vpiDefName:work@cpuMod
   |vpiFullName:work@cpuMod
   |vpiProcess:
   \_always: , line:44
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:44
       |vpiCondition:
       \_operation: , line:44
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (b.clk), line:44
           |vpiName:b.clk
           |vpiFullName:work@cpuMod.b.clk
       |vpiStmt:
       \_if_else: , line:45
         |vpiCondition:
         \_operation: , line:45
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (instr), line:45
             |vpiName:instr
             |vpiFullName:work@cpuMod.instr
           |vpiOperand:
           \_ref_obj: (read), line:45
             |vpiName:read
             |vpiFullName:work@cpuMod.read
         |vpiStmt:
         \_func_call: (b.masterRead), line:46
           |vpiName:b.masterRead
           |vpiArgument:
           \_ref_obj: (raddr), line:46
             |vpiName:raddr
         |vpiElseStmt:
         \_func_call: (b.masterWrite), line:49
           |vpiName:b.masterWrite
           |vpiArgument:
           \_ref_obj: (raddr), line:49
             |vpiName:raddr
   |vpiPort:
   \_port: (b), line:41
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:41
         |vpiName:b
         |vpiFullName:work@cpuMod.b
   |vpiNet:
   \_logic_net: (b), line:41
   |vpiNet:
   \_logic_net: (instr), line:42
     |vpiName:instr
     |vpiFullName:work@cpuMod.instr
   |vpiNet:
   \_logic_net: (raddr), line:43
     |vpiName:raddr
     |vpiFullName:work@cpuMod.raddr
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@memMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:31, parent:work@top
   |vpiDefName:work@memMod
   |vpiFullName:work@memMod
   |vpiProcess:
   \_always: , line:33
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:33
       |vpiCondition:
       \_operation: , line:33
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (a.clk), line:33
           |vpiName:a.clk
           |vpiFullName:work@memMod.a.clk
       |vpiStmt:
       \_assignment: , line:34
         |vpiLhs:
         \_ref_obj: (a.gnt), line:34
           |vpiName:a.gnt
           |vpiFullName:work@memMod.a.gnt
         |vpiRhs:
         \_operation: , line:34
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (a.req), line:34
             |vpiName:a.req
             |vpiFullName:work@memMod.a.req
           |vpiOperand:
           \_ref_obj: (avail), line:34
             |vpiName:avail
             |vpiFullName:work@memMod.avail
   |vpiProcess:
   \_always: , line:35
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:35
       |vpiCondition:
       \_ref_obj: (a.start), line:35
         |vpiName:a.start
         |vpiFullName:work@memMod.a.start
       |vpiStmt:
       \_if_else: , line:36
         |vpiCondition:
         \_operation: , line:36
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (a.mode), line:36
             |vpiName:a.mode
             |vpiFullName:work@memMod.a.mode
           |vpiOperand:
           \_constant: , line:36
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiStmt:
         \_func_call: (a.slaveRead), line:37
           |vpiName:a.slaveRead
         |vpiElseStmt:
         \_func_call: (a.slaveWrite), line:39
           |vpiName:a.slaveWrite
   |vpiPort:
   \_port: (a), line:31
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:31
         |vpiName:a
         |vpiFullName:work@memMod.a
   |vpiNet:
   \_logic_net: (a), line:31
   |vpiNet:
   \_logic_net: (avail), line:32
     |vpiName:avail
     |vpiFullName:work@memMod.avail
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@omniMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:51, parent:work@top
   |vpiDefName:work@omniMod
   |vpiFullName:work@omniMod
   |vpiPort:
   \_port: (b), line:51
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:51
         |vpiName:b
         |vpiFullName:work@omniMod.b
   |vpiNet:
   \_logic_net: (b), line:51
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (clk), line:55
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56, parent:work@top
     |vpiDefName:work@simple_bus
     |vpiName:sb_intf
     |vpiFullName:work@top.sb_intf
     |vpiModport:
     \_modport: (master), parent:sb_intf
       |vpiName:master
       |vpiIODecl:
       \_io_decl: (gnt), parent:master
         |vpiName:gnt
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (rdy), parent:master
         |vpiName:rdy
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (clk), parent:master
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (req), parent:master
         |vpiName:req
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (addr), parent:master
         |vpiName:addr
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (mode), parent:master
         |vpiName:mode
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (start), parent:master
         |vpiName:start
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (data), parent:master
         |vpiName:data
         |vpiDirection:5
       |vpiInterface:
       \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56, parent:work@top
     |vpiModport:
     \_modport: (slave), parent:sb_intf
       |vpiName:slave
       |vpiIODecl:
       \_io_decl: (req), parent:slave
         |vpiName:req
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (addr), parent:slave
         |vpiName:addr
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (mode), parent:slave
         |vpiName:mode
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (start), parent:slave
         |vpiName:start
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (clk), parent:slave
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (gnt), parent:slave
         |vpiName:gnt
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (rdy), parent:slave
         |vpiName:rdy
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (data), parent:slave
         |vpiName:data
         |vpiDirection:5
       |vpiInterface:
       \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56, parent:work@top
     |vpiPort:
     \_port: (clk), line:1, parent:sb_intf
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:56
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:55, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:sb_intf
           |vpiName:clk
           |vpiFullName:work@top.sb_intf.clk
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:1, parent:sb_intf
     |vpiNet:
     \_logic_net: (req), line:2, parent:sb_intf
       |vpiName:req
       |vpiFullName:work@top.sb_intf.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (gnt), line:2, parent:sb_intf
       |vpiName:gnt
       |vpiFullName:work@top.sb_intf.gnt
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (addr), line:3, parent:sb_intf
       |vpiName:addr
       |vpiFullName:work@top.sb_intf.addr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:3
         |vpiLeftRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (data), line:3, parent:sb_intf
       |vpiName:data
       |vpiFullName:work@top.sb_intf.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:3
         |vpiLeftRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (mode), line:4, parent:sb_intf
       |vpiName:mode
       |vpiFullName:work@top.sb_intf.mode
       |vpiNetType:36
       |vpiRange:
       \_range: , line:4
         |vpiLeftRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (start), line:5, parent:sb_intf
       |vpiName:start
       |vpiFullName:work@top.sb_intf.start
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (rdy), line:5, parent:sb_intf
       |vpiName:rdy
       |vpiFullName:work@top.sb_intf.rdy
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54
   |vpiModule:
   \_module: work@memMod (mem), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:57, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem
     |vpiFullName:work@top.mem
     |vpiPort:
     \_port: (a), line:31, parent:mem
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:57
         |STRING:memMod mem(sb_intf.slave); // only has access to the slave tasks

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:31, parent:mem
           |vpiName:a
           |vpiFullName:work@top.mem.a
     |vpiNet:
     \_logic_net: (a), line:31, parent:mem
     |vpiNet:
     \_logic_net: (avail), line:32, parent:mem
       |vpiName:avail
       |vpiFullName:work@top.mem.avail
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54
   |vpiModule:
   \_module: work@cpuMod (cpu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:58, parent:work@top
     |vpiDefName:work@cpuMod
     |vpiName:cpu
     |vpiFullName:work@top.cpu
     |vpiPort:
     \_port: (b), line:41, parent:cpu
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:58
         |STRING:cpuMod cpu(sb_intf.master); // only has access to the master tasks

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:41, parent:cpu
           |vpiName:b
           |vpiFullName:work@top.cpu.b
     |vpiNet:
     \_logic_net: (b), line:41, parent:cpu
     |vpiNet:
     \_logic_net: (instr), line:42, parent:cpu
       |vpiName:instr
       |vpiFullName:work@top.cpu.instr
     |vpiNet:
     \_logic_net: (raddr), line:43, parent:cpu
       |vpiName:raddr
       |vpiFullName:work@top.cpu.raddr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:43
         |vpiLeftRange:
         \_constant: , line:43
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:43
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54
   |vpiModule:
   \_module: work@omniMod (omni), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:59, parent:work@top
     |vpiDefName:work@omniMod
     |vpiName:omni
     |vpiFullName:work@top.omni
     |vpiPort:
     \_port: (b), line:51, parent:omni
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (sb_intf), line:59
         |vpiName:sb_intf
         |vpiActual:
         \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56
           |vpiDefName:work@simple_bus
           |vpiName:sb_intf
           |vpiModport:
           \_modport: (master)
             |vpiName:master
             |vpiIODecl:
             \_io_decl: (gnt)
               |vpiName:gnt
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (rdy)
               |vpiName:rdy
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (clk)
               |vpiName:clk
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (req)
               |vpiName:req
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (addr)
               |vpiName:addr
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (mode)
               |vpiName:mode
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (start)
               |vpiName:start
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (data)
               |vpiName:data
               |vpiDirection:5
             |vpiInterface:
             \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56
           |vpiModport:
           \_modport: (slave)
             |vpiName:slave
             |vpiIODecl:
             \_io_decl: (req)
               |vpiName:req
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (addr)
               |vpiName:addr
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (mode)
               |vpiName:mode
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (start)
               |vpiName:start
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (clk)
               |vpiName:clk
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (gnt)
               |vpiName:gnt
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (rdy)
               |vpiName:rdy
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (data)
               |vpiName:data
               |vpiDirection:5
             |vpiInterface:
             \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:56
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:51, parent:omni
           |vpiName:b
           |vpiFullName:work@top.omni.b
     |vpiNet:
     \_logic_net: (b), line:51, parent:omni
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>, line:54
   |vpiNet:
   \_logic_net: (clk), line:55, parent:work@top
Object: \work_top of type 3000
Object: \work_simple_bus of type 601
Object: \clk of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \mode of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \master of type 606
Object: \gnt of type 28
Object: \rdy of type 28
Object: \clk of type 28
Object: \req of type 28
Object: \addr of type 28
Object: \mode of type 28
Object: \start of type 28
Object: \data of type 28
Object: \slave of type 606
Object: \req of type 28
Object: \addr of type 28
Object: \mode of type 28
Object: \start of type 28
Object: \clk of type 28
Object: \gnt of type 28
Object: \rdy of type 28
Object: \data of type 28
Object: \work_top of type 32
Object: \sb_intf of type 601
Object: \clk of type 44
Object: \mem of type 32
Object: \a of type 44
Object: \a of type 36
Object: \avail of type 36
Object: \cpu of type 32
Object: \b of type 44
Object: \b of type 36
Object: \instr of type 36
Object: \raddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \omni of type 32
Object: \b of type 44
Object: \b of type 36
Object: \clk of type 36
Object: \work_cpuMod of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \b.clk of type 608
Object:  of type 23
Object:  of type 39
Object: \instr of type 608
Object: \read of type 608
Object: \b.masterRead of type 19
Object: \raddr of type 608
Object: \b.masterWrite of type 19
Object: \raddr of type 608
Object: \b of type 36
Object: \instr of type 36
Object: \raddr of type 36
Object: \work_memMod of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \a.clk of type 608
Object:  of type 3
Object: \a.gnt of type 608
Object:  of type 39
Object: \a.req of type 608
Object: \avail of type 608
Object:  of type 1
Object:  of type 13
Object: \a.start of type 608
Object:  of type 23
Object:  of type 39
Object: \a.mode of type 608
Object:  of type 7
Object: \a.slaveRead of type 19
Object: \a.slaveWrite of type 19
Object: \a of type 36
Object: \avail of type 36
Object: \work_omniMod of type 32
Object: \b of type 36
Object: \work_top of type 32
Object: \clk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_cpuMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ebf4b0] str=&#39;\work_cpuMod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>.0-41.0&gt; [0x1ebf5d0] str=&#39;\b&#39; port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:42</a>.0-42.0&gt; [0x1ebfcc0] str=&#39;\instr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:43</a>.0-43.0&gt; [0x1ebfe60] str=&#39;\raddr&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:43</a>.0-43.0&gt; [0x1ebffc0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:43</a>.0-43.0&gt; [0x1ec0380] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:43</a>.0-43.0&gt; [0x1ec0570] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:44</a>.0-44.0&gt; [0x1ec7c10]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:44</a>.0-44.0&gt; [0x1ec7f00]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:44</a>.0-44.0&gt; [0x1ec8080] str=&#39;\b.clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:44</a>.0-44.0&gt; [0x1ec7d80]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:45</a>.0-45.0&gt; [0x1ec8280]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec83a0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:45</a>.0-45.0&gt; [0x1ec84c0]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec8640]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:45</a>.0-45.0&gt; [0x1ec88d0] str=&#39;\instr&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:45</a>.0-45.0&gt; [0x1ec8c20] str=&#39;\read&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec8dc0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec8ee0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec9360]
                  AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:46</a>.0-46.0&gt; [0x1ec9000] str=&#39;\b.masterRead&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:46</a>.0-46.0&gt; [0x1ec9160] str=&#39;\raddr&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec9480]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec95a0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec9a20]
                  AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:49</a>.0-49.0&gt; [0x1ec96c0] str=&#39;\b.masterWrite&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:49</a>.0-49.0&gt; [0x1ec9820] str=&#39;\raddr&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:46</a>: ERROR: Can&#39;t resolve function name `\b.masterRead&#39;.

</pre>
</body>