// Seed: 1057866808
module module_0 (
    output uwire id_0,
    id_36 = -1,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    output supply1 id_8,
    output uwire id_9,
    input wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    output supply1 id_14,
    input uwire id_15,
    output wor id_16,
    input wire id_17,
    output uwire id_18,
    input supply0 id_19,
    input wire id_20,
    output wand id_21,
    output supply0 id_22,
    input tri0 id_23,
    output uwire id_24,
    output tri id_25,
    output supply1 id_26,
    input tri0 id_27,
    output tri1 id_28,
    input wand id_29,
    input uwire id_30,
    input wand id_31,
    input uwire id_32,
    input tri id_33,
    input tri1 id_34
);
  integer id_37;
  assign module_1.id_1 = 0;
  id_38(
      1, id_24 + id_5, id_33
  );
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input logic id_6,
    inout uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply0 id_10,
    output logic id_11,
    input wand id_12
);
  always @(posedge id_12) id_11 <= id_6;
  wire id_14;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_12,
      id_9,
      id_5,
      id_0,
      id_4,
      id_1,
      id_10,
      id_10,
      id_12,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_1,
      id_3,
      id_0,
      id_3,
      id_12,
      id_1,
      id_10,
      id_8,
      id_7,
      id_7,
      id_0,
      id_9,
      id_1,
      id_5,
      id_4,
      id_9,
      id_8,
      id_3,
      id_7
  );
  wire id_15 = -1;
endmodule
