

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Thu Jul 20 05:17:45 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution1_2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 14.512 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  56899586|  56899586| 0.826 sec | 0.826 sec |  56899586|  56899586|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_outp_x_l_y      |  28449792|  28449792|      3087|          -|          -|  9216|    no    |
        | + l_r_outer          |      3076|      3076|        37|         32|          1|    96|    yes   |
        |- l_C_outp_x_0_l_y_0  |  28449792|  28449792|      3087|          -|          -|  9216|    no    |
        | + l_r_0_outer        |      3076|      3076|        37|         32|          1|    96|    yes   |
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    408|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       32|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1950|    -|
|Register         |        -|      -|    2931|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|      5|    3279|   3069|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      2|       3|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |B_outp_0_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_1_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_2_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_3_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_4_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_5_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_6_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_7_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_8_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_9_U   |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_10_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_11_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_12_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_13_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_14_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_15_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_16_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_17_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_18_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_19_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_20_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_21_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_22_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_23_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_24_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_25_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_26_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_27_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_28_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_29_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_30_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |B_outp_31_U  |top_B_outp_0  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |              |       32|  0|   0|    0|  9216| 1024|    32|       294912|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln35_fu_3516_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln46_fu_3644_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln47_fu_3685_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln58_fu_3746_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln61_fu_3798_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln72_fu_3967_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln73_fu_3926_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln84_fu_4028_p2       |     +    |      0|  0|  14|          10|          10|
    |r_0_outer_fu_3902_p2      |     +    |      0|  0|  15|           7|           1|
    |r_outer_fu_3620_p2        |     +    |      0|  0|  15|           7|           1|
    |x_0_fu_3804_p2            |     +    |      0|  0|  13|           4|           1|
    |x_fu_3522_p2              |     +    |      0|  0|  13|           4|           1|
    |y_0_fu_4069_p2            |     +    |      0|  0|  14|          10|           1|
    |y_fu_3787_p2              |     +    |      0|  0|  14|          10|           1|
    |sub_ln46_fu_3574_p2       |     -    |      0|  0|  14|          10|          10|
    |sub_ln47_fu_3608_p2       |     -    |      0|  0|  23|          16|          16|
    |sub_ln73_fu_3890_p2       |     -    |      0|  0|  23|          16|          16|
    |sub_ln84_fu_3856_p2       |     -    |      0|  0|  14|          10|          10|
    |ap_condition_3525         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3530         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_3510_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln36_fu_3528_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln40_fu_3614_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln61_fu_3792_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln62_fu_3810_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln66_fu_3896_p2      |   icmp   |      0|  0|  11|           7|           7|
    |select_ln46_1_fu_3542_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln46_fu_3534_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln72_1_fu_3824_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln72_fu_3816_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 408|         264|         210|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |B_outp_0_address0                         |   15|          3|    9|         27|
    |B_outp_10_address0                        |   15|          3|    9|         27|
    |B_outp_11_address0                        |   15|          3|    9|         27|
    |B_outp_12_address0                        |   15|          3|    9|         27|
    |B_outp_13_address0                        |   15|          3|    9|         27|
    |B_outp_14_address0                        |   15|          3|    9|         27|
    |B_outp_15_address0                        |   15|          3|    9|         27|
    |B_outp_16_address0                        |   15|          3|    9|         27|
    |B_outp_17_address0                        |   15|          3|    9|         27|
    |B_outp_18_address0                        |   15|          3|    9|         27|
    |B_outp_19_address0                        |   15|          3|    9|         27|
    |B_outp_1_address0                         |   15|          3|    9|         27|
    |B_outp_20_address0                        |   15|          3|    9|         27|
    |B_outp_21_address0                        |   15|          3|    9|         27|
    |B_outp_22_address0                        |   15|          3|    9|         27|
    |B_outp_23_address0                        |   15|          3|    9|         27|
    |B_outp_24_address0                        |   15|          3|    9|         27|
    |B_outp_25_address0                        |   15|          3|    9|         27|
    |B_outp_26_address0                        |   15|          3|    9|         27|
    |B_outp_27_address0                        |   15|          3|    9|         27|
    |B_outp_28_address0                        |   15|          3|    9|         27|
    |B_outp_29_address0                        |   15|          3|    9|         27|
    |B_outp_2_address0                         |   15|          3|    9|         27|
    |B_outp_30_address0                        |   15|          3|    9|         27|
    |B_outp_31_address0                        |   15|          3|    9|         27|
    |B_outp_3_address0                         |   15|          3|    9|         27|
    |B_outp_4_address0                         |   15|          3|    9|         27|
    |B_outp_5_address0                         |   15|          3|    9|         27|
    |B_outp_6_address0                         |   15|          3|    9|         27|
    |B_outp_7_address0                         |   15|          3|    9|         27|
    |B_outp_8_address0                         |   15|          3|    9|         27|
    |B_outp_9_address0                         |   15|          3|    9|         27|
    |ap_NS_fsm                                 |  377|         86|    1|         86|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln46_phi_fu_2837_p8        |   27|          5|   32|        160|
    |ap_phi_mux_phi_ln47_phi_fu_2855_p8        |   27|          5|   32|        160|
    |ap_phi_mux_phi_ln72_phi_fu_3125_p8        |   27|          5|   32|        160|
    |ap_phi_mux_phi_ln73_phi_fu_3143_p8        |   27|          5|   32|        160|
    |ap_phi_mux_r_0_outer_0_phi_fu_3115_p4     |    9|          2|    7|         14|
    |ap_phi_mux_r_outer_0_phi_fu_2815_p4       |    9|          2|    7|         14|
    |ap_phi_mux_v19_phi_fu_2826_p4             |    9|          2|   32|         64|
    |ap_phi_mux_v34_phi_fu_3103_p4             |    9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_phi_ln46_1_reg_2870  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_2_reg_2898  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_3_reg_2926  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_4_reg_2954  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_5_reg_2982  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_6_reg_3010  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln46_7_reg_3038  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_1_reg_2884  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_2_reg_2912  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_3_reg_2940  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_4_reg_2968  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_5_reg_2996  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_6_reg_3024  |   21|          4|   32|        128|
    |ap_phi_reg_pp0_iter0_phi_ln47_7_reg_3052  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_1_reg_3158  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_2_reg_3186  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_3_reg_3214  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_4_reg_3242  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_5_reg_3270  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_6_reg_3298  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln72_7_reg_3326  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_1_reg_3172  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_2_reg_3200  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_3_reg_3228  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_4_reg_3256  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_5_reg_3284  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_6_reg_3312  |   21|          4|   32|        128|
    |ap_phi_reg_pp1_iter0_phi_ln73_7_reg_3340  |   21|          4|   32|        128|
    |grp_fu_3354_p0                            |   50|         11|   32|        352|
    |grp_fu_3354_p1                            |   33|          6|   32|        192|
    |grp_fu_3363_p0                            |   85|         17|   32|        544|
    |grp_fu_3363_p1                            |   85|         17|   32|        544|
    |indvar_flatten7_reg_3066                  |    9|          2|   14|         28|
    |indvar_flatten_reg_2778                   |    9|          2|   14|         28|
    |r_0_outer_0_reg_3111                      |    9|          2|    7|         14|
    |r_outer_0_reg_2811                        |    9|          2|    7|         14|
    |v19_reg_2822                              |    9|          2|   32|         64|
    |v34_reg_3099                              |    9|          2|   32|         64|
    |x_0_0_reg_3077                            |    9|          2|    4|          8|
    |x_0_7_reg_2789                            |    9|          2|    4|          8|
    |y_0_0_reg_3088                            |    9|          2|   10|         20|
    |y_0_8_reg_2800                            |    9|          2|   10|         20|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1950|        397| 1655|       7234|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |B_outp_0_addr_reg_4738                    |   9|   0|    9|          0|
    |B_outp_10_addr_reg_4788                   |   9|   0|    9|          0|
    |B_outp_11_addr_reg_4793                   |   9|   0|    9|          0|
    |B_outp_12_addr_reg_4798                   |   9|   0|    9|          0|
    |B_outp_13_addr_reg_4803                   |   9|   0|    9|          0|
    |B_outp_14_addr_reg_4808                   |   9|   0|    9|          0|
    |B_outp_15_addr_reg_4813                   |   9|   0|    9|          0|
    |B_outp_16_addr_reg_4818                   |   9|   0|    9|          0|
    |B_outp_17_addr_reg_4823                   |   9|   0|    9|          0|
    |B_outp_18_addr_reg_4828                   |   9|   0|    9|          0|
    |B_outp_19_addr_reg_4833                   |   9|   0|    9|          0|
    |B_outp_1_addr_reg_4743                    |   9|   0|    9|          0|
    |B_outp_20_addr_reg_4838                   |   9|   0|    9|          0|
    |B_outp_21_addr_reg_4843                   |   9|   0|    9|          0|
    |B_outp_22_addr_reg_4848                   |   9|   0|    9|          0|
    |B_outp_23_addr_reg_4853                   |   9|   0|    9|          0|
    |B_outp_24_addr_reg_4858                   |   9|   0|    9|          0|
    |B_outp_25_addr_reg_4863                   |   9|   0|    9|          0|
    |B_outp_26_addr_reg_4868                   |   9|   0|    9|          0|
    |B_outp_27_addr_reg_4873                   |   9|   0|    9|          0|
    |B_outp_28_addr_reg_4878                   |   9|   0|    9|          0|
    |B_outp_29_addr_reg_4883                   |   9|   0|    9|          0|
    |B_outp_2_addr_reg_4748                    |   9|   0|    9|          0|
    |B_outp_30_addr_reg_4888                   |   9|   0|    9|          0|
    |B_outp_31_addr_reg_4893                   |   9|   0|    9|          0|
    |B_outp_3_addr_reg_4753                    |   9|   0|    9|          0|
    |B_outp_4_addr_reg_4758                    |   9|   0|    9|          0|
    |B_outp_5_addr_reg_4763                    |   9|   0|    9|          0|
    |B_outp_6_addr_reg_4768                    |   9|   0|    9|          0|
    |B_outp_7_addr_reg_4773                    |   9|   0|    9|          0|
    |B_outp_8_addr_reg_4778                    |   9|   0|    9|          0|
    |B_outp_9_addr_reg_4783                    |   9|   0|    9|          0|
    |add_ln35_reg_4078                         |  14|   0|   14|          0|
    |add_ln61_reg_4907                         |  14|   0|   14|          0|
    |ap_CS_fsm                                 |  85|   0|   85|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_1_reg_2870  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_2_reg_2898  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_3_reg_2926  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_4_reg_2954  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_5_reg_2982  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_6_reg_3010  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln46_7_reg_3038  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_1_reg_2884  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_2_reg_2912  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_3_reg_2940  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_4_reg_2968  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_5_reg_2996  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_6_reg_3024  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_phi_ln47_7_reg_3052  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_1_reg_3158  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_2_reg_3186  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_3_reg_3214  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_4_reg_3242  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_5_reg_3270  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_6_reg_3298  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln72_7_reg_3326  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_1_reg_3172  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_2_reg_3200  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_3_reg_3228  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_4_reg_3256  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_5_reg_3284  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_6_reg_3312  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_phi_ln73_7_reg_3340  |  32|   0|   32|          0|
    |icmp_ln40_reg_4111                        |   1|   0|    1|          0|
    |icmp_ln40_reg_4111_pp0_iter1_reg          |   1|   0|    1|          0|
    |icmp_ln66_reg_4940                        |   1|   0|    1|          0|
    |icmp_ln66_reg_4940_pp1_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten7_reg_3066                  |  14|   0|   14|          0|
    |indvar_flatten_reg_2778                   |  14|   0|   14|          0|
    |phi_ln46_2_reg_2898                       |  32|   0|   32|          0|
    |phi_ln46_3_reg_2926                       |  32|   0|   32|          0|
    |phi_ln46_4_reg_2954                       |  32|   0|   32|          0|
    |phi_ln46_5_reg_2982                       |  32|   0|   32|          0|
    |phi_ln46_6_reg_3010                       |  32|   0|   32|          0|
    |phi_ln46_7_reg_3038                       |  32|   0|   32|          0|
    |phi_ln47_2_reg_2912                       |  32|   0|   32|          0|
    |phi_ln47_3_reg_2940                       |  32|   0|   32|          0|
    |phi_ln47_4_reg_2968                       |  32|   0|   32|          0|
    |phi_ln47_5_reg_2996                       |  32|   0|   32|          0|
    |phi_ln47_6_reg_3024                       |  32|   0|   32|          0|
    |phi_ln47_7_reg_3052                       |  32|   0|   32|          0|
    |phi_ln72_2_reg_3186                       |  32|   0|   32|          0|
    |phi_ln72_3_reg_3214                       |  32|   0|   32|          0|
    |phi_ln72_4_reg_3242                       |  32|   0|   32|          0|
    |phi_ln72_5_reg_3270                       |  32|   0|   32|          0|
    |phi_ln72_6_reg_3298                       |  32|   0|   32|          0|
    |phi_ln72_7_reg_3326                       |  32|   0|   32|          0|
    |phi_ln73_2_reg_3200                       |  32|   0|   32|          0|
    |phi_ln73_3_reg_3228                       |  32|   0|   32|          0|
    |phi_ln73_4_reg_3256                       |  32|   0|   32|          0|
    |phi_ln73_5_reg_3284                       |  32|   0|   32|          0|
    |phi_ln73_6_reg_3312                       |  32|   0|   32|          0|
    |phi_ln73_7_reg_3340                       |  32|   0|   32|          0|
    |r_0_outer_0_reg_3111                      |   7|   0|    7|          0|
    |r_0_outer_reg_4944                        |   7|   0|    7|          0|
    |r_outer_0_reg_2811                        |   7|   0|    7|          0|
    |r_outer_reg_4115                          |   7|   0|    7|          0|
    |reg_3400                                  |  32|   0|   32|          0|
    |reg_3405                                  |  32|   0|   32|          0|
    |reg_3410                                  |  32|   0|   32|          0|
    |reg_3415                                  |  32|   0|   32|          0|
    |reg_3420                                  |  32|   0|   32|          0|
    |reg_3489                                  |  32|   0|   32|          0|
    |reg_3494                                  |  32|   0|   32|          0|
    |reg_3499                                  |  32|   0|   32|          0|
    |select_ln46_1_reg_4090                    |   4|   0|    4|          0|
    |select_ln46_reg_4083                      |  10|   0|   10|          0|
    |select_ln72_1_reg_4919                    |   4|   0|    4|          0|
    |select_ln72_reg_4912                      |  10|   0|   10|          0|
    |sub_ln46_reg_4095                         |   7|   0|   10|          3|
    |sub_ln47_reg_4106                         |  13|   0|   16|          3|
    |sub_ln73_reg_4935                         |  13|   0|   16|          3|
    |sub_ln84_reg_4924                         |   7|   0|   10|          3|
    |trunc_ln46_reg_4440                       |   2|   0|    2|          0|
    |trunc_ln58_reg_4734                       |   5|   0|    5|          0|
    |trunc_ln72_reg_5269                       |   2|   0|    2|          0|
    |trunc_ln84_reg_5563                       |   5|   0|    5|          0|
    |v19_reg_2822                              |  32|   0|   32|          0|
    |v20_reg_4729                              |  32|   0|   32|          0|
    |v34_reg_3099                              |  32|   0|   32|          0|
    |v35_reg_5558                              |  32|   0|   32|          0|
    |v5_0_addr_reg_5567                        |   9|   0|    9|          0|
    |v5_10_addr_reg_5617                       |   9|   0|    9|          0|
    |v5_11_addr_reg_5622                       |   9|   0|    9|          0|
    |v5_12_addr_reg_5627                       |   9|   0|    9|          0|
    |v5_13_addr_reg_5632                       |   9|   0|    9|          0|
    |v5_14_addr_reg_5637                       |   9|   0|    9|          0|
    |v5_15_addr_reg_5642                       |   9|   0|    9|          0|
    |v5_16_addr_reg_5647                       |   9|   0|    9|          0|
    |v5_17_addr_reg_5652                       |   9|   0|    9|          0|
    |v5_18_addr_reg_5657                       |   9|   0|    9|          0|
    |v5_19_addr_reg_5662                       |   9|   0|    9|          0|
    |v5_1_addr_reg_5572                        |   9|   0|    9|          0|
    |v5_20_addr_reg_5667                       |   9|   0|    9|          0|
    |v5_21_addr_reg_5672                       |   9|   0|    9|          0|
    |v5_22_addr_reg_5677                       |   9|   0|    9|          0|
    |v5_23_addr_reg_5682                       |   9|   0|    9|          0|
    |v5_24_addr_reg_5687                       |   9|   0|    9|          0|
    |v5_25_addr_reg_5692                       |   9|   0|    9|          0|
    |v5_26_addr_reg_5697                       |   9|   0|    9|          0|
    |v5_27_addr_reg_5702                       |   9|   0|    9|          0|
    |v5_28_addr_reg_5707                       |   9|   0|    9|          0|
    |v5_29_addr_reg_5712                       |   9|   0|    9|          0|
    |v5_2_addr_reg_5577                        |   9|   0|    9|          0|
    |v5_30_addr_reg_5717                       |   9|   0|    9|          0|
    |v5_31_addr_reg_5722                       |   9|   0|    9|          0|
    |v5_3_addr_reg_5582                        |   9|   0|    9|          0|
    |v5_4_addr_reg_5587                        |   9|   0|    9|          0|
    |v5_5_addr_reg_5592                        |   9|   0|    9|          0|
    |v5_6_addr_reg_5597                        |   9|   0|    9|          0|
    |v5_7_addr_reg_5602                        |   9|   0|    9|          0|
    |v5_8_addr_reg_5607                        |   9|   0|    9|          0|
    |v5_9_addr_reg_5612                        |   9|   0|    9|          0|
    |x_0_0_reg_3077                            |   4|   0|    4|          0|
    |x_0_7_reg_2789                            |   4|   0|    4|          0|
    |y_0_0_reg_3088                            |  10|   0|   10|          0|
    |y_0_8_reg_2800                            |  10|   0|   10|          0|
    |zext_ln47_reg_4101                        |  10|   0|   64|         54|
    |zext_ln73_reg_4930                        |  10|   0|   64|         54|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2931|   0| 3051|        120|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      top     | return value |
|v0_0_address0   | out |    9|  ap_memory |     v0_0     |     array    |
|v0_0_ce0        | out |    1|  ap_memory |     v0_0     |     array    |
|v0_0_q0         |  in |   32|  ap_memory |     v0_0     |     array    |
|v0_1_address0   | out |    9|  ap_memory |     v0_1     |     array    |
|v0_1_ce0        | out |    1|  ap_memory |     v0_1     |     array    |
|v0_1_q0         |  in |   32|  ap_memory |     v0_1     |     array    |
|v0_2_address0   | out |    9|  ap_memory |     v0_2     |     array    |
|v0_2_ce0        | out |    1|  ap_memory |     v0_2     |     array    |
|v0_2_q0         |  in |   32|  ap_memory |     v0_2     |     array    |
|v0_3_address0   | out |    9|  ap_memory |     v0_3     |     array    |
|v0_3_ce0        | out |    1|  ap_memory |     v0_3     |     array    |
|v0_3_q0         |  in |   32|  ap_memory |     v0_3     |     array    |
|v0_4_address0   | out |    9|  ap_memory |     v0_4     |     array    |
|v0_4_ce0        | out |    1|  ap_memory |     v0_4     |     array    |
|v0_4_q0         |  in |   32|  ap_memory |     v0_4     |     array    |
|v0_5_address0   | out |    9|  ap_memory |     v0_5     |     array    |
|v0_5_ce0        | out |    1|  ap_memory |     v0_5     |     array    |
|v0_5_q0         |  in |   32|  ap_memory |     v0_5     |     array    |
|v0_6_address0   | out |    9|  ap_memory |     v0_6     |     array    |
|v0_6_ce0        | out |    1|  ap_memory |     v0_6     |     array    |
|v0_6_q0         |  in |   32|  ap_memory |     v0_6     |     array    |
|v0_7_address0   | out |    9|  ap_memory |     v0_7     |     array    |
|v0_7_ce0        | out |    1|  ap_memory |     v0_7     |     array    |
|v0_7_q0         |  in |   32|  ap_memory |     v0_7     |     array    |
|v0_8_address0   | out |    9|  ap_memory |     v0_8     |     array    |
|v0_8_ce0        | out |    1|  ap_memory |     v0_8     |     array    |
|v0_8_q0         |  in |   32|  ap_memory |     v0_8     |     array    |
|v0_9_address0   | out |    9|  ap_memory |     v0_9     |     array    |
|v0_9_ce0        | out |    1|  ap_memory |     v0_9     |     array    |
|v0_9_q0         |  in |   32|  ap_memory |     v0_9     |     array    |
|v0_10_address0  | out |    9|  ap_memory |     v0_10    |     array    |
|v0_10_ce0       | out |    1|  ap_memory |     v0_10    |     array    |
|v0_10_q0        |  in |   32|  ap_memory |     v0_10    |     array    |
|v0_11_address0  | out |    9|  ap_memory |     v0_11    |     array    |
|v0_11_ce0       | out |    1|  ap_memory |     v0_11    |     array    |
|v0_11_q0        |  in |   32|  ap_memory |     v0_11    |     array    |
|v0_12_address0  | out |    9|  ap_memory |     v0_12    |     array    |
|v0_12_ce0       | out |    1|  ap_memory |     v0_12    |     array    |
|v0_12_q0        |  in |   32|  ap_memory |     v0_12    |     array    |
|v0_13_address0  | out |    9|  ap_memory |     v0_13    |     array    |
|v0_13_ce0       | out |    1|  ap_memory |     v0_13    |     array    |
|v0_13_q0        |  in |   32|  ap_memory |     v0_13    |     array    |
|v0_14_address0  | out |    9|  ap_memory |     v0_14    |     array    |
|v0_14_ce0       | out |    1|  ap_memory |     v0_14    |     array    |
|v0_14_q0        |  in |   32|  ap_memory |     v0_14    |     array    |
|v0_15_address0  | out |    9|  ap_memory |     v0_15    |     array    |
|v0_15_ce0       | out |    1|  ap_memory |     v0_15    |     array    |
|v0_15_q0        |  in |   32|  ap_memory |     v0_15    |     array    |
|v0_16_address0  | out |    9|  ap_memory |     v0_16    |     array    |
|v0_16_ce0       | out |    1|  ap_memory |     v0_16    |     array    |
|v0_16_q0        |  in |   32|  ap_memory |     v0_16    |     array    |
|v0_17_address0  | out |    9|  ap_memory |     v0_17    |     array    |
|v0_17_ce0       | out |    1|  ap_memory |     v0_17    |     array    |
|v0_17_q0        |  in |   32|  ap_memory |     v0_17    |     array    |
|v0_18_address0  | out |    9|  ap_memory |     v0_18    |     array    |
|v0_18_ce0       | out |    1|  ap_memory |     v0_18    |     array    |
|v0_18_q0        |  in |   32|  ap_memory |     v0_18    |     array    |
|v0_19_address0  | out |    9|  ap_memory |     v0_19    |     array    |
|v0_19_ce0       | out |    1|  ap_memory |     v0_19    |     array    |
|v0_19_q0        |  in |   32|  ap_memory |     v0_19    |     array    |
|v0_20_address0  | out |    9|  ap_memory |     v0_20    |     array    |
|v0_20_ce0       | out |    1|  ap_memory |     v0_20    |     array    |
|v0_20_q0        |  in |   32|  ap_memory |     v0_20    |     array    |
|v0_21_address0  | out |    9|  ap_memory |     v0_21    |     array    |
|v0_21_ce0       | out |    1|  ap_memory |     v0_21    |     array    |
|v0_21_q0        |  in |   32|  ap_memory |     v0_21    |     array    |
|v0_22_address0  | out |    9|  ap_memory |     v0_22    |     array    |
|v0_22_ce0       | out |    1|  ap_memory |     v0_22    |     array    |
|v0_22_q0        |  in |   32|  ap_memory |     v0_22    |     array    |
|v0_23_address0  | out |    9|  ap_memory |     v0_23    |     array    |
|v0_23_ce0       | out |    1|  ap_memory |     v0_23    |     array    |
|v0_23_q0        |  in |   32|  ap_memory |     v0_23    |     array    |
|v0_24_address0  | out |    9|  ap_memory |     v0_24    |     array    |
|v0_24_ce0       | out |    1|  ap_memory |     v0_24    |     array    |
|v0_24_q0        |  in |   32|  ap_memory |     v0_24    |     array    |
|v0_25_address0  | out |    9|  ap_memory |     v0_25    |     array    |
|v0_25_ce0       | out |    1|  ap_memory |     v0_25    |     array    |
|v0_25_q0        |  in |   32|  ap_memory |     v0_25    |     array    |
|v0_26_address0  | out |    9|  ap_memory |     v0_26    |     array    |
|v0_26_ce0       | out |    1|  ap_memory |     v0_26    |     array    |
|v0_26_q0        |  in |   32|  ap_memory |     v0_26    |     array    |
|v0_27_address0  | out |    9|  ap_memory |     v0_27    |     array    |
|v0_27_ce0       | out |    1|  ap_memory |     v0_27    |     array    |
|v0_27_q0        |  in |   32|  ap_memory |     v0_27    |     array    |
|v0_28_address0  | out |    9|  ap_memory |     v0_28    |     array    |
|v0_28_ce0       | out |    1|  ap_memory |     v0_28    |     array    |
|v0_28_q0        |  in |   32|  ap_memory |     v0_28    |     array    |
|v0_29_address0  | out |    9|  ap_memory |     v0_29    |     array    |
|v0_29_ce0       | out |    1|  ap_memory |     v0_29    |     array    |
|v0_29_q0        |  in |   32|  ap_memory |     v0_29    |     array    |
|v0_30_address0  | out |    9|  ap_memory |     v0_30    |     array    |
|v0_30_ce0       | out |    1|  ap_memory |     v0_30    |     array    |
|v0_30_q0        |  in |   32|  ap_memory |     v0_30    |     array    |
|v0_31_address0  | out |    9|  ap_memory |     v0_31    |     array    |
|v0_31_ce0       | out |    1|  ap_memory |     v0_31    |     array    |
|v0_31_q0        |  in |   32|  ap_memory |     v0_31    |     array    |
|v1_0_address0   | out |   15|  ap_memory |     v1_0     |     array    |
|v1_0_ce0        | out |    1|  ap_memory |     v1_0     |     array    |
|v1_0_q0         |  in |   32|  ap_memory |     v1_0     |     array    |
|v1_1_address0   | out |   15|  ap_memory |     v1_1     |     array    |
|v1_1_ce0        | out |    1|  ap_memory |     v1_1     |     array    |
|v1_1_q0         |  in |   32|  ap_memory |     v1_1     |     array    |
|v1_2_address0   | out |   15|  ap_memory |     v1_2     |     array    |
|v1_2_ce0        | out |    1|  ap_memory |     v1_2     |     array    |
|v1_2_q0         |  in |   32|  ap_memory |     v1_2     |     array    |
|v1_3_address0   | out |   15|  ap_memory |     v1_3     |     array    |
|v1_3_ce0        | out |    1|  ap_memory |     v1_3     |     array    |
|v1_3_q0         |  in |   32|  ap_memory |     v1_3     |     array    |
|v1_4_address0   | out |   15|  ap_memory |     v1_4     |     array    |
|v1_4_ce0        | out |    1|  ap_memory |     v1_4     |     array    |
|v1_4_q0         |  in |   32|  ap_memory |     v1_4     |     array    |
|v1_5_address0   | out |   15|  ap_memory |     v1_5     |     array    |
|v1_5_ce0        | out |    1|  ap_memory |     v1_5     |     array    |
|v1_5_q0         |  in |   32|  ap_memory |     v1_5     |     array    |
|v1_6_address0   | out |   15|  ap_memory |     v1_6     |     array    |
|v1_6_ce0        | out |    1|  ap_memory |     v1_6     |     array    |
|v1_6_q0         |  in |   32|  ap_memory |     v1_6     |     array    |
|v1_7_address0   | out |   15|  ap_memory |     v1_7     |     array    |
|v1_7_ce0        | out |    1|  ap_memory |     v1_7     |     array    |
|v1_7_q0         |  in |   32|  ap_memory |     v1_7     |     array    |
|v1_8_address0   | out |   15|  ap_memory |     v1_8     |     array    |
|v1_8_ce0        | out |    1|  ap_memory |     v1_8     |     array    |
|v1_8_q0         |  in |   32|  ap_memory |     v1_8     |     array    |
|v1_9_address0   | out |   15|  ap_memory |     v1_9     |     array    |
|v1_9_ce0        | out |    1|  ap_memory |     v1_9     |     array    |
|v1_9_q0         |  in |   32|  ap_memory |     v1_9     |     array    |
|v1_10_address0  | out |   15|  ap_memory |     v1_10    |     array    |
|v1_10_ce0       | out |    1|  ap_memory |     v1_10    |     array    |
|v1_10_q0        |  in |   32|  ap_memory |     v1_10    |     array    |
|v1_11_address0  | out |   15|  ap_memory |     v1_11    |     array    |
|v1_11_ce0       | out |    1|  ap_memory |     v1_11    |     array    |
|v1_11_q0        |  in |   32|  ap_memory |     v1_11    |     array    |
|v1_12_address0  | out |   15|  ap_memory |     v1_12    |     array    |
|v1_12_ce0       | out |    1|  ap_memory |     v1_12    |     array    |
|v1_12_q0        |  in |   32|  ap_memory |     v1_12    |     array    |
|v1_13_address0  | out |   15|  ap_memory |     v1_13    |     array    |
|v1_13_ce0       | out |    1|  ap_memory |     v1_13    |     array    |
|v1_13_q0        |  in |   32|  ap_memory |     v1_13    |     array    |
|v1_14_address0  | out |   15|  ap_memory |     v1_14    |     array    |
|v1_14_ce0       | out |    1|  ap_memory |     v1_14    |     array    |
|v1_14_q0        |  in |   32|  ap_memory |     v1_14    |     array    |
|v1_15_address0  | out |   15|  ap_memory |     v1_15    |     array    |
|v1_15_ce0       | out |    1|  ap_memory |     v1_15    |     array    |
|v1_15_q0        |  in |   32|  ap_memory |     v1_15    |     array    |
|v1_16_address0  | out |   15|  ap_memory |     v1_16    |     array    |
|v1_16_ce0       | out |    1|  ap_memory |     v1_16    |     array    |
|v1_16_q0        |  in |   32|  ap_memory |     v1_16    |     array    |
|v1_17_address0  | out |   15|  ap_memory |     v1_17    |     array    |
|v1_17_ce0       | out |    1|  ap_memory |     v1_17    |     array    |
|v1_17_q0        |  in |   32|  ap_memory |     v1_17    |     array    |
|v1_18_address0  | out |   15|  ap_memory |     v1_18    |     array    |
|v1_18_ce0       | out |    1|  ap_memory |     v1_18    |     array    |
|v1_18_q0        |  in |   32|  ap_memory |     v1_18    |     array    |
|v1_19_address0  | out |   15|  ap_memory |     v1_19    |     array    |
|v1_19_ce0       | out |    1|  ap_memory |     v1_19    |     array    |
|v1_19_q0        |  in |   32|  ap_memory |     v1_19    |     array    |
|v1_20_address0  | out |   15|  ap_memory |     v1_20    |     array    |
|v1_20_ce0       | out |    1|  ap_memory |     v1_20    |     array    |
|v1_20_q0        |  in |   32|  ap_memory |     v1_20    |     array    |
|v1_21_address0  | out |   15|  ap_memory |     v1_21    |     array    |
|v1_21_ce0       | out |    1|  ap_memory |     v1_21    |     array    |
|v1_21_q0        |  in |   32|  ap_memory |     v1_21    |     array    |
|v1_22_address0  | out |   15|  ap_memory |     v1_22    |     array    |
|v1_22_ce0       | out |    1|  ap_memory |     v1_22    |     array    |
|v1_22_q0        |  in |   32|  ap_memory |     v1_22    |     array    |
|v1_23_address0  | out |   15|  ap_memory |     v1_23    |     array    |
|v1_23_ce0       | out |    1|  ap_memory |     v1_23    |     array    |
|v1_23_q0        |  in |   32|  ap_memory |     v1_23    |     array    |
|v1_24_address0  | out |   15|  ap_memory |     v1_24    |     array    |
|v1_24_ce0       | out |    1|  ap_memory |     v1_24    |     array    |
|v1_24_q0        |  in |   32|  ap_memory |     v1_24    |     array    |
|v1_25_address0  | out |   15|  ap_memory |     v1_25    |     array    |
|v1_25_ce0       | out |    1|  ap_memory |     v1_25    |     array    |
|v1_25_q0        |  in |   32|  ap_memory |     v1_25    |     array    |
|v1_26_address0  | out |   15|  ap_memory |     v1_26    |     array    |
|v1_26_ce0       | out |    1|  ap_memory |     v1_26    |     array    |
|v1_26_q0        |  in |   32|  ap_memory |     v1_26    |     array    |
|v1_27_address0  | out |   15|  ap_memory |     v1_27    |     array    |
|v1_27_ce0       | out |    1|  ap_memory |     v1_27    |     array    |
|v1_27_q0        |  in |   32|  ap_memory |     v1_27    |     array    |
|v1_28_address0  | out |   15|  ap_memory |     v1_28    |     array    |
|v1_28_ce0       | out |    1|  ap_memory |     v1_28    |     array    |
|v1_28_q0        |  in |   32|  ap_memory |     v1_28    |     array    |
|v1_29_address0  | out |   15|  ap_memory |     v1_29    |     array    |
|v1_29_ce0       | out |    1|  ap_memory |     v1_29    |     array    |
|v1_29_q0        |  in |   32|  ap_memory |     v1_29    |     array    |
|v1_30_address0  | out |   15|  ap_memory |     v1_30    |     array    |
|v1_30_ce0       | out |    1|  ap_memory |     v1_30    |     array    |
|v1_30_q0        |  in |   32|  ap_memory |     v1_30    |     array    |
|v1_31_address0  | out |   15|  ap_memory |     v1_31    |     array    |
|v1_31_ce0       | out |    1|  ap_memory |     v1_31    |     array    |
|v1_31_q0        |  in |   32|  ap_memory |     v1_31    |     array    |
|v2_0_address0   | out |   15|  ap_memory |     v2_0     |     array    |
|v2_0_ce0        | out |    1|  ap_memory |     v2_0     |     array    |
|v2_0_q0         |  in |   32|  ap_memory |     v2_0     |     array    |
|v2_1_address0   | out |   15|  ap_memory |     v2_1     |     array    |
|v2_1_ce0        | out |    1|  ap_memory |     v2_1     |     array    |
|v2_1_q0         |  in |   32|  ap_memory |     v2_1     |     array    |
|v2_2_address0   | out |   15|  ap_memory |     v2_2     |     array    |
|v2_2_ce0        | out |    1|  ap_memory |     v2_2     |     array    |
|v2_2_q0         |  in |   32|  ap_memory |     v2_2     |     array    |
|v2_3_address0   | out |   15|  ap_memory |     v2_3     |     array    |
|v2_3_ce0        | out |    1|  ap_memory |     v2_3     |     array    |
|v2_3_q0         |  in |   32|  ap_memory |     v2_3     |     array    |
|v2_4_address0   | out |   15|  ap_memory |     v2_4     |     array    |
|v2_4_ce0        | out |    1|  ap_memory |     v2_4     |     array    |
|v2_4_q0         |  in |   32|  ap_memory |     v2_4     |     array    |
|v2_5_address0   | out |   15|  ap_memory |     v2_5     |     array    |
|v2_5_ce0        | out |    1|  ap_memory |     v2_5     |     array    |
|v2_5_q0         |  in |   32|  ap_memory |     v2_5     |     array    |
|v2_6_address0   | out |   15|  ap_memory |     v2_6     |     array    |
|v2_6_ce0        | out |    1|  ap_memory |     v2_6     |     array    |
|v2_6_q0         |  in |   32|  ap_memory |     v2_6     |     array    |
|v2_7_address0   | out |   15|  ap_memory |     v2_7     |     array    |
|v2_7_ce0        | out |    1|  ap_memory |     v2_7     |     array    |
|v2_7_q0         |  in |   32|  ap_memory |     v2_7     |     array    |
|v2_8_address0   | out |   15|  ap_memory |     v2_8     |     array    |
|v2_8_ce0        | out |    1|  ap_memory |     v2_8     |     array    |
|v2_8_q0         |  in |   32|  ap_memory |     v2_8     |     array    |
|v2_9_address0   | out |   15|  ap_memory |     v2_9     |     array    |
|v2_9_ce0        | out |    1|  ap_memory |     v2_9     |     array    |
|v2_9_q0         |  in |   32|  ap_memory |     v2_9     |     array    |
|v2_10_address0  | out |   15|  ap_memory |     v2_10    |     array    |
|v2_10_ce0       | out |    1|  ap_memory |     v2_10    |     array    |
|v2_10_q0        |  in |   32|  ap_memory |     v2_10    |     array    |
|v2_11_address0  | out |   15|  ap_memory |     v2_11    |     array    |
|v2_11_ce0       | out |    1|  ap_memory |     v2_11    |     array    |
|v2_11_q0        |  in |   32|  ap_memory |     v2_11    |     array    |
|v2_12_address0  | out |   15|  ap_memory |     v2_12    |     array    |
|v2_12_ce0       | out |    1|  ap_memory |     v2_12    |     array    |
|v2_12_q0        |  in |   32|  ap_memory |     v2_12    |     array    |
|v2_13_address0  | out |   15|  ap_memory |     v2_13    |     array    |
|v2_13_ce0       | out |    1|  ap_memory |     v2_13    |     array    |
|v2_13_q0        |  in |   32|  ap_memory |     v2_13    |     array    |
|v2_14_address0  | out |   15|  ap_memory |     v2_14    |     array    |
|v2_14_ce0       | out |    1|  ap_memory |     v2_14    |     array    |
|v2_14_q0        |  in |   32|  ap_memory |     v2_14    |     array    |
|v2_15_address0  | out |   15|  ap_memory |     v2_15    |     array    |
|v2_15_ce0       | out |    1|  ap_memory |     v2_15    |     array    |
|v2_15_q0        |  in |   32|  ap_memory |     v2_15    |     array    |
|v2_16_address0  | out |   15|  ap_memory |     v2_16    |     array    |
|v2_16_ce0       | out |    1|  ap_memory |     v2_16    |     array    |
|v2_16_q0        |  in |   32|  ap_memory |     v2_16    |     array    |
|v2_17_address0  | out |   15|  ap_memory |     v2_17    |     array    |
|v2_17_ce0       | out |    1|  ap_memory |     v2_17    |     array    |
|v2_17_q0        |  in |   32|  ap_memory |     v2_17    |     array    |
|v2_18_address0  | out |   15|  ap_memory |     v2_18    |     array    |
|v2_18_ce0       | out |    1|  ap_memory |     v2_18    |     array    |
|v2_18_q0        |  in |   32|  ap_memory |     v2_18    |     array    |
|v2_19_address0  | out |   15|  ap_memory |     v2_19    |     array    |
|v2_19_ce0       | out |    1|  ap_memory |     v2_19    |     array    |
|v2_19_q0        |  in |   32|  ap_memory |     v2_19    |     array    |
|v2_20_address0  | out |   15|  ap_memory |     v2_20    |     array    |
|v2_20_ce0       | out |    1|  ap_memory |     v2_20    |     array    |
|v2_20_q0        |  in |   32|  ap_memory |     v2_20    |     array    |
|v2_21_address0  | out |   15|  ap_memory |     v2_21    |     array    |
|v2_21_ce0       | out |    1|  ap_memory |     v2_21    |     array    |
|v2_21_q0        |  in |   32|  ap_memory |     v2_21    |     array    |
|v2_22_address0  | out |   15|  ap_memory |     v2_22    |     array    |
|v2_22_ce0       | out |    1|  ap_memory |     v2_22    |     array    |
|v2_22_q0        |  in |   32|  ap_memory |     v2_22    |     array    |
|v2_23_address0  | out |   15|  ap_memory |     v2_23    |     array    |
|v2_23_ce0       | out |    1|  ap_memory |     v2_23    |     array    |
|v2_23_q0        |  in |   32|  ap_memory |     v2_23    |     array    |
|v2_24_address0  | out |   15|  ap_memory |     v2_24    |     array    |
|v2_24_ce0       | out |    1|  ap_memory |     v2_24    |     array    |
|v2_24_q0        |  in |   32|  ap_memory |     v2_24    |     array    |
|v2_25_address0  | out |   15|  ap_memory |     v2_25    |     array    |
|v2_25_ce0       | out |    1|  ap_memory |     v2_25    |     array    |
|v2_25_q0        |  in |   32|  ap_memory |     v2_25    |     array    |
|v2_26_address0  | out |   15|  ap_memory |     v2_26    |     array    |
|v2_26_ce0       | out |    1|  ap_memory |     v2_26    |     array    |
|v2_26_q0        |  in |   32|  ap_memory |     v2_26    |     array    |
|v2_27_address0  | out |   15|  ap_memory |     v2_27    |     array    |
|v2_27_ce0       | out |    1|  ap_memory |     v2_27    |     array    |
|v2_27_q0        |  in |   32|  ap_memory |     v2_27    |     array    |
|v2_28_address0  | out |   15|  ap_memory |     v2_28    |     array    |
|v2_28_ce0       | out |    1|  ap_memory |     v2_28    |     array    |
|v2_28_q0        |  in |   32|  ap_memory |     v2_28    |     array    |
|v2_29_address0  | out |   15|  ap_memory |     v2_29    |     array    |
|v2_29_ce0       | out |    1|  ap_memory |     v2_29    |     array    |
|v2_29_q0        |  in |   32|  ap_memory |     v2_29    |     array    |
|v2_30_address0  | out |   15|  ap_memory |     v2_30    |     array    |
|v2_30_ce0       | out |    1|  ap_memory |     v2_30    |     array    |
|v2_30_q0        |  in |   32|  ap_memory |     v2_30    |     array    |
|v2_31_address0  | out |   15|  ap_memory |     v2_31    |     array    |
|v2_31_ce0       | out |    1|  ap_memory |     v2_31    |     array    |
|v2_31_q0        |  in |   32|  ap_memory |     v2_31    |     array    |
|v3_address0     | out |   10|  ap_memory |      v3      |     array    |
|v3_ce0          | out |    1|  ap_memory |      v3      |     array    |
|v3_q0           |  in |   32|  ap_memory |      v3      |     array    |
|v4_address0     | out |   10|  ap_memory |      v4      |     array    |
|v4_ce0          | out |    1|  ap_memory |      v4      |     array    |
|v4_q0           |  in |   32|  ap_memory |      v4      |     array    |
|v5_0_address0   | out |    9|  ap_memory |     v5_0     |     array    |
|v5_0_ce0        | out |    1|  ap_memory |     v5_0     |     array    |
|v5_0_we0        | out |    1|  ap_memory |     v5_0     |     array    |
|v5_0_d0         | out |   32|  ap_memory |     v5_0     |     array    |
|v5_1_address0   | out |    9|  ap_memory |     v5_1     |     array    |
|v5_1_ce0        | out |    1|  ap_memory |     v5_1     |     array    |
|v5_1_we0        | out |    1|  ap_memory |     v5_1     |     array    |
|v5_1_d0         | out |   32|  ap_memory |     v5_1     |     array    |
|v5_2_address0   | out |    9|  ap_memory |     v5_2     |     array    |
|v5_2_ce0        | out |    1|  ap_memory |     v5_2     |     array    |
|v5_2_we0        | out |    1|  ap_memory |     v5_2     |     array    |
|v5_2_d0         | out |   32|  ap_memory |     v5_2     |     array    |
|v5_3_address0   | out |    9|  ap_memory |     v5_3     |     array    |
|v5_3_ce0        | out |    1|  ap_memory |     v5_3     |     array    |
|v5_3_we0        | out |    1|  ap_memory |     v5_3     |     array    |
|v5_3_d0         | out |   32|  ap_memory |     v5_3     |     array    |
|v5_4_address0   | out |    9|  ap_memory |     v5_4     |     array    |
|v5_4_ce0        | out |    1|  ap_memory |     v5_4     |     array    |
|v5_4_we0        | out |    1|  ap_memory |     v5_4     |     array    |
|v5_4_d0         | out |   32|  ap_memory |     v5_4     |     array    |
|v5_5_address0   | out |    9|  ap_memory |     v5_5     |     array    |
|v5_5_ce0        | out |    1|  ap_memory |     v5_5     |     array    |
|v5_5_we0        | out |    1|  ap_memory |     v5_5     |     array    |
|v5_5_d0         | out |   32|  ap_memory |     v5_5     |     array    |
|v5_6_address0   | out |    9|  ap_memory |     v5_6     |     array    |
|v5_6_ce0        | out |    1|  ap_memory |     v5_6     |     array    |
|v5_6_we0        | out |    1|  ap_memory |     v5_6     |     array    |
|v5_6_d0         | out |   32|  ap_memory |     v5_6     |     array    |
|v5_7_address0   | out |    9|  ap_memory |     v5_7     |     array    |
|v5_7_ce0        | out |    1|  ap_memory |     v5_7     |     array    |
|v5_7_we0        | out |    1|  ap_memory |     v5_7     |     array    |
|v5_7_d0         | out |   32|  ap_memory |     v5_7     |     array    |
|v5_8_address0   | out |    9|  ap_memory |     v5_8     |     array    |
|v5_8_ce0        | out |    1|  ap_memory |     v5_8     |     array    |
|v5_8_we0        | out |    1|  ap_memory |     v5_8     |     array    |
|v5_8_d0         | out |   32|  ap_memory |     v5_8     |     array    |
|v5_9_address0   | out |    9|  ap_memory |     v5_9     |     array    |
|v5_9_ce0        | out |    1|  ap_memory |     v5_9     |     array    |
|v5_9_we0        | out |    1|  ap_memory |     v5_9     |     array    |
|v5_9_d0         | out |   32|  ap_memory |     v5_9     |     array    |
|v5_10_address0  | out |    9|  ap_memory |     v5_10    |     array    |
|v5_10_ce0       | out |    1|  ap_memory |     v5_10    |     array    |
|v5_10_we0       | out |    1|  ap_memory |     v5_10    |     array    |
|v5_10_d0        | out |   32|  ap_memory |     v5_10    |     array    |
|v5_11_address0  | out |    9|  ap_memory |     v5_11    |     array    |
|v5_11_ce0       | out |    1|  ap_memory |     v5_11    |     array    |
|v5_11_we0       | out |    1|  ap_memory |     v5_11    |     array    |
|v5_11_d0        | out |   32|  ap_memory |     v5_11    |     array    |
|v5_12_address0  | out |    9|  ap_memory |     v5_12    |     array    |
|v5_12_ce0       | out |    1|  ap_memory |     v5_12    |     array    |
|v5_12_we0       | out |    1|  ap_memory |     v5_12    |     array    |
|v5_12_d0        | out |   32|  ap_memory |     v5_12    |     array    |
|v5_13_address0  | out |    9|  ap_memory |     v5_13    |     array    |
|v5_13_ce0       | out |    1|  ap_memory |     v5_13    |     array    |
|v5_13_we0       | out |    1|  ap_memory |     v5_13    |     array    |
|v5_13_d0        | out |   32|  ap_memory |     v5_13    |     array    |
|v5_14_address0  | out |    9|  ap_memory |     v5_14    |     array    |
|v5_14_ce0       | out |    1|  ap_memory |     v5_14    |     array    |
|v5_14_we0       | out |    1|  ap_memory |     v5_14    |     array    |
|v5_14_d0        | out |   32|  ap_memory |     v5_14    |     array    |
|v5_15_address0  | out |    9|  ap_memory |     v5_15    |     array    |
|v5_15_ce0       | out |    1|  ap_memory |     v5_15    |     array    |
|v5_15_we0       | out |    1|  ap_memory |     v5_15    |     array    |
|v5_15_d0        | out |   32|  ap_memory |     v5_15    |     array    |
|v5_16_address0  | out |    9|  ap_memory |     v5_16    |     array    |
|v5_16_ce0       | out |    1|  ap_memory |     v5_16    |     array    |
|v5_16_we0       | out |    1|  ap_memory |     v5_16    |     array    |
|v5_16_d0        | out |   32|  ap_memory |     v5_16    |     array    |
|v5_17_address0  | out |    9|  ap_memory |     v5_17    |     array    |
|v5_17_ce0       | out |    1|  ap_memory |     v5_17    |     array    |
|v5_17_we0       | out |    1|  ap_memory |     v5_17    |     array    |
|v5_17_d0        | out |   32|  ap_memory |     v5_17    |     array    |
|v5_18_address0  | out |    9|  ap_memory |     v5_18    |     array    |
|v5_18_ce0       | out |    1|  ap_memory |     v5_18    |     array    |
|v5_18_we0       | out |    1|  ap_memory |     v5_18    |     array    |
|v5_18_d0        | out |   32|  ap_memory |     v5_18    |     array    |
|v5_19_address0  | out |    9|  ap_memory |     v5_19    |     array    |
|v5_19_ce0       | out |    1|  ap_memory |     v5_19    |     array    |
|v5_19_we0       | out |    1|  ap_memory |     v5_19    |     array    |
|v5_19_d0        | out |   32|  ap_memory |     v5_19    |     array    |
|v5_20_address0  | out |    9|  ap_memory |     v5_20    |     array    |
|v5_20_ce0       | out |    1|  ap_memory |     v5_20    |     array    |
|v5_20_we0       | out |    1|  ap_memory |     v5_20    |     array    |
|v5_20_d0        | out |   32|  ap_memory |     v5_20    |     array    |
|v5_21_address0  | out |    9|  ap_memory |     v5_21    |     array    |
|v5_21_ce0       | out |    1|  ap_memory |     v5_21    |     array    |
|v5_21_we0       | out |    1|  ap_memory |     v5_21    |     array    |
|v5_21_d0        | out |   32|  ap_memory |     v5_21    |     array    |
|v5_22_address0  | out |    9|  ap_memory |     v5_22    |     array    |
|v5_22_ce0       | out |    1|  ap_memory |     v5_22    |     array    |
|v5_22_we0       | out |    1|  ap_memory |     v5_22    |     array    |
|v5_22_d0        | out |   32|  ap_memory |     v5_22    |     array    |
|v5_23_address0  | out |    9|  ap_memory |     v5_23    |     array    |
|v5_23_ce0       | out |    1|  ap_memory |     v5_23    |     array    |
|v5_23_we0       | out |    1|  ap_memory |     v5_23    |     array    |
|v5_23_d0        | out |   32|  ap_memory |     v5_23    |     array    |
|v5_24_address0  | out |    9|  ap_memory |     v5_24    |     array    |
|v5_24_ce0       | out |    1|  ap_memory |     v5_24    |     array    |
|v5_24_we0       | out |    1|  ap_memory |     v5_24    |     array    |
|v5_24_d0        | out |   32|  ap_memory |     v5_24    |     array    |
|v5_25_address0  | out |    9|  ap_memory |     v5_25    |     array    |
|v5_25_ce0       | out |    1|  ap_memory |     v5_25    |     array    |
|v5_25_we0       | out |    1|  ap_memory |     v5_25    |     array    |
|v5_25_d0        | out |   32|  ap_memory |     v5_25    |     array    |
|v5_26_address0  | out |    9|  ap_memory |     v5_26    |     array    |
|v5_26_ce0       | out |    1|  ap_memory |     v5_26    |     array    |
|v5_26_we0       | out |    1|  ap_memory |     v5_26    |     array    |
|v5_26_d0        | out |   32|  ap_memory |     v5_26    |     array    |
|v5_27_address0  | out |    9|  ap_memory |     v5_27    |     array    |
|v5_27_ce0       | out |    1|  ap_memory |     v5_27    |     array    |
|v5_27_we0       | out |    1|  ap_memory |     v5_27    |     array    |
|v5_27_d0        | out |   32|  ap_memory |     v5_27    |     array    |
|v5_28_address0  | out |    9|  ap_memory |     v5_28    |     array    |
|v5_28_ce0       | out |    1|  ap_memory |     v5_28    |     array    |
|v5_28_we0       | out |    1|  ap_memory |     v5_28    |     array    |
|v5_28_d0        | out |   32|  ap_memory |     v5_28    |     array    |
|v5_29_address0  | out |    9|  ap_memory |     v5_29    |     array    |
|v5_29_ce0       | out |    1|  ap_memory |     v5_29    |     array    |
|v5_29_we0       | out |    1|  ap_memory |     v5_29    |     array    |
|v5_29_d0        | out |   32|  ap_memory |     v5_29    |     array    |
|v5_30_address0  | out |    9|  ap_memory |     v5_30    |     array    |
|v5_30_ce0       | out |    1|  ap_memory |     v5_30    |     array    |
|v5_30_we0       | out |    1|  ap_memory |     v5_30    |     array    |
|v5_30_d0        | out |   32|  ap_memory |     v5_30    |     array    |
|v5_31_address0  | out |    9|  ap_memory |     v5_31    |     array    |
|v5_31_ce0       | out |    1|  ap_memory |     v5_31    |     array    |
|v5_31_we0       | out |    1|  ap_memory |     v5_31    |     array    |
|v5_31_d0        | out |   32|  ap_memory |     v5_31    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

