Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 15:28:37 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                22          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  123         
TIMING-16  Warning           Large setup violation                                      526         
TIMING-18  Warning           Missing input or output delay                              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.795    -1160.930                    526                 4662        0.252        0.000                      0                 4662        3.750        0.000                       0                   589  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort            -2.795    -1160.930                    526                 4662        0.252        0.000                      0                 4662        3.750        0.000                       0                   589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :          526  Failing Endpoints,  Worst Slack       -2.795ns,  Total Violation    -1160.930ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r3_1792_1919_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        12.069ns  (logic 2.718ns (22.521%)  route 9.351ns (77.479%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.175    16.157    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.281 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_1/O
                         net (fo=100, routed)         1.033    17.314    vbc/p1_trail_grid_reg_r3_1792_1919_0_0/D
    SLICE_X6Y63          RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1792_1919_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.598    15.021    vbc/p1_trail_grid_reg_r3_1792_1919_0_0/WCLK
    SLICE_X6Y63          RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1792_1919_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.519    vbc/p1_trail_grid_reg_r3_1792_1919_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -17.314    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.788ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r1_384_511_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 2.718ns (22.681%)  route 9.266ns (77.319%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.178    16.160    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.284 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.945    17.229    vbc/p1_trail_grid_reg_r1_384_511_0_0/D
    SLICE_X14Y62         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_384_511_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.520    14.943    vbc/p1_trail_grid_reg_r1_384_511_0_0/WCLK
    SLICE_X14Y62         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X14Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.441    vbc/p1_trail_grid_reg_r1_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 -2.788    

Slack (VIOLATED) :        -2.787ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r1_640_767_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        12.004ns  (logic 2.718ns (22.643%)  route 9.286ns (77.357%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.178    16.160    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.284 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.966    17.250    vbc/p1_trail_grid_reg_r1_640_767_0_0/D
    SLICE_X10Y60         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_640_767_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.525    14.948    vbc/p1_trail_grid_reg_r1_640_767_0_0/WCLK
    SLICE_X10Y60         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_640_767_0_0/DP.HIGH/CLK
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.462    vbc/p1_trail_grid_reg_r1_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -17.250    
  -------------------------------------------------------------------
                         slack                                 -2.787    

Slack (VIOLATED) :        -2.787ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r3_1536_1663_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.979ns  (logic 2.718ns (22.689%)  route 9.261ns (77.311%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.175    16.157    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.281 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_1/O
                         net (fo=100, routed)         0.944    17.225    vbc/p1_trail_grid_reg_r3_1536_1663_0_0/D
    SLICE_X14Y66         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1536_1663_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.517    14.940    vbc/p1_trail_grid_reg_r3_1536_1663_0_0/WCLK
    SLICE_X14Y66         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1536_1663_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X14Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.438    vbc/p1_trail_grid_reg_r3_1536_1663_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -17.225    
  -------------------------------------------------------------------
                         slack                                 -2.787    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r1_768_895_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 2.718ns (22.681%)  route 9.266ns (77.319%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.178    16.160    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.284 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.946    17.230    vbc/p1_trail_grid_reg_r1_768_895_0_0/D
    SLICE_X14Y59         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_768_895_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.522    14.945    vbc/p1_trail_grid_reg_r1_768_895_0_0/WCLK
    SLICE_X14Y59         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_768_895_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X14Y59         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.443    vbc/p1_trail_grid_reg_r1_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -17.230    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 2.718ns (22.681%)  route 9.266ns (77.319%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.178    16.160    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.284 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.945    17.229    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/D
    SLICE_X14Y60         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.522    14.945    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/WCLK
    SLICE_X14Y60         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X14Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.443    vbc/p1_trail_grid_reg_r1_2432_2559_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.718ns (22.647%)  route 9.283ns (77.353%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.175    16.157    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.281 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_1/O
                         net (fo=100, routed)         0.966    17.247    vbc/p1_trail_grid_reg_r3_2304_2431_0_0/D
    SLICE_X10Y61         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.524    14.947    vbc/p1_trail_grid_reg_r3_2304_2431_0_0/WCLK
    SLICE_X10Y61         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/CLK
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.461    vbc/p1_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -17.247    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r3_1920_2047_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 2.718ns (22.701%)  route 9.255ns (77.299%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.175    16.157    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.281 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_1/O
                         net (fo=100, routed)         0.938    17.219    vbc/p1_trail_grid_reg_r3_1920_2047_0_0/D
    SLICE_X12Y65         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1920_2047_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.518    14.941    vbc/p1_trail_grid_reg_r3_1920_2047_0_0/WCLK
    SLICE_X12Y65         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_1920_2047_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X12Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.439    vbc/p1_trail_grid_reg_r3_1920_2047_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r1_512_639_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 2.718ns (22.728%)  route 9.241ns (77.272%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.178    16.160    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.284 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.921    17.205    vbc/p1_trail_grid_reg_r1_512_639_0_0/D
    SLICE_X8Y57          RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_512_639_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.523    14.946    vbc/p1_trail_grid_reg_r1_512_639_0_0/WCLK
    SLICE_X8Y57          RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_512_639_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y57          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.444    vbc/p1_trail_grid_reg_r1_512_639_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -17.205    
  -------------------------------------------------------------------
                         slack                                 -2.760    

Slack (VIOLATED) :        -2.759ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.949ns  (logic 2.718ns (22.747%)  route 9.231ns (77.253%))
  Logic Levels:           14  (LUT5=1 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.643     5.246    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vbc/p1_x_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  vbc/p1_x_reg[1]_replica/Q
                         net (fo=5, routed)           1.161     6.863    vbc/p1_x_reg[9]_0[0]_repN
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  vbc/i__carry__0_i_3__1_replica/O
                         net (fo=4, routed)           0.455     7.442    vbc/i__carry__0_i_3__1_n_0_repN
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.566 f  vbc/p1_x[6]_i_4/O
                         net (fo=4, routed)           1.124     8.690    vbc/p1_x[6]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_comp/O
                         net (fo=98, routed)          0.783     9.597    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_10_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12/O
                         net (fo=99, routed)          0.422    10.143    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_12_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.267 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_20/O
                         net (fo=98, routed)          0.248    10.515    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_21/O
                         net (fo=97, routed)          0.469    11.109    vbc/p1_trail_grid_reg_r3_0_127_0_0_i_14_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_15/O
                         net (fo=96, routed)          1.335    12.568    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPRA0
    SLICE_X12Y71         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.692 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.692    vbc/p2_trail_grid_reg_r3_384_511_0_0/DPO1
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    12.906 f  vbc/p2_trail_grid_reg_r3_384_511_0_0/F7.DP/O
                         net (fo=1, routed)           0.909    13.815    vbc/p2_trail_grid_reg_r3_384_511_0_0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.297    14.112 f  vbc/p1_y[9]_i_31/O
                         net (fo=1, routed)           0.000    14.112    vbc/p1_y[9]_i_31_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    14.324 f  vbc/p1_y_reg[9]_i_22/O
                         net (fo=2, routed)           0.594    14.918    vbc/p1_y_reg[9]_i_22_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.299    15.217 f  vbc/p1_y[9]_i_13_comp/O
                         net (fo=1, routed)           0.641    15.858    vbc/p1_collision0_repN
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    15.982 f  vbc/p1_y[9]_i_4_comp_4/O
                         net (fo=4, routed)           0.175    16.157    vbc/game_over11_in
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    16.281 r  vbc/p1_trail_grid_reg_r3_0_127_0_0_i_1/O
                         net (fo=100, routed)         0.914    17.194    vbc/p1_trail_grid_reg_r3_2560_2687_0_0/D
    SLICE_X14Y68         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.514    14.937    vbc/p1_trail_grid_reg_r3_2560_2687_0_0/WCLK
    SLICE_X14Y68         RAMD64E                                      r  vbc/p1_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X14Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.435    vbc/p1_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -17.194    
  -------------------------------------------------------------------
                         slack                                 -2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    cnt/refresh_reg_n_0_[11]
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  cnt/refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    cnt/refresh_reg[8]_i_1_n_4
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.874     2.039    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.105     1.627    cnt/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    cnt/refresh_reg_n_0_[15]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  cnt/refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    cnt/refresh_reg[12]_i_1_n_4
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.874     2.039    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.105     1.627    cnt/refresh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.604     1.523    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cnt/refresh_reg[3]/Q
                         net (fo=1, routed)           0.108     1.773    cnt/refresh_reg_n_0_[3]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  cnt/refresh_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    cnt/refresh_reg[0]_i_1_n_4
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.875     2.040    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[3]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.628    cnt/refresh_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.604     1.523    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cnt/refresh_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    cnt/refresh_reg_n_0_[7]
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  cnt/refresh_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    cnt/refresh_reg[4]_i_1_n_4
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.875     2.040    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[7]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.105     1.628    cnt/refresh_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.604     1.523    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cnt/refresh_reg[4]/Q
                         net (fo=1, routed)           0.105     1.770    cnt/refresh_reg_n_0_[4]
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  cnt/refresh_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    cnt/refresh_reg[4]_i_1_n_7
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.875     2.040    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.105     1.628    cnt/refresh_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    cnt/refresh_reg_n_0_[12]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  cnt/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    cnt/refresh_reg[12]_i_1_n_7
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.874     2.039    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  cnt/refresh_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.105     1.627    cnt/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  cnt/refresh_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[16]/Q
                         net (fo=1, routed)           0.105     1.769    cnt/refresh_reg_n_0_[16]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  cnt/refresh_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    cnt/refresh_reg[16]_i_1_n_7
    SLICE_X7Y55          FDRE                                         r  cnt/refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.874     2.039    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  cnt/refresh_reg[16]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.105     1.627    cnt/refresh_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[8]/Q
                         net (fo=1, routed)           0.105     1.769    cnt/refresh_reg_n_0_[8]
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  cnt/refresh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    cnt/refresh_reg[8]_i_1_n_7
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.874     2.039    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  cnt/refresh_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.105     1.627    cnt/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.604     1.523    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cnt/refresh_reg[2]/Q
                         net (fo=1, routed)           0.109     1.774    cnt/refresh_reg_n_0_[2]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  cnt/refresh_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    cnt/refresh_reg[0]_i_1_n_5
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.875     2.040    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  cnt/refresh_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.628    cnt/refresh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.604     1.523    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.109     1.774    cnt/refresh_reg_n_0_[6]
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  cnt/refresh_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    cnt/refresh_reg[4]_i_1_n_5
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.875     2.040    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  cnt/refresh_reg[6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.105     1.628    cnt/refresh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y51     cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y53     cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y53     cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y54     cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y54     cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y54     cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y54     cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y55     cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y55     cnt/refresh_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y62    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.548ns  (logic 6.286ns (23.678%)  route 20.262ns (76.322%))
  Logic Levels:           15  (FDRE=1 LUT5=1 LUT6=10 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/vCount_reg[2]/Q
                         net (fo=25, routed)          1.163     1.681    dc/vc[2]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.124     1.805 r  dc/i__carry__0_i_9/O
                         net (fo=11, routed)          0.713     2.519    dc/i__carry__0_i_9_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  dc/i__carry_i_10/O
                         net (fo=1, routed)           0.670     3.313    dc/i__carry_i_10_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.437 f  dc/i__carry_i_9/O
                         net (fo=18, routed)          1.172     4.608    dc/i__carry_i_9_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I0_O)        0.124     4.732 r  dc/i__carry__0_i_3/O
                         net (fo=11, routed)          1.334     6.067    dc/y_pos[4]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.191 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_29/O
                         net (fo=9, routed)           0.575     6.765    dc/px_idx0[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_31/O
                         net (fo=14, routed)          0.810     7.699    dc/vCount_reg[2]_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.823 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.149     7.972    dc/p1_trail_grid_reg_r2_0_127_0_0_i_19_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_9/O
                         net (fo=48, routed)          3.713    11.809    vbc/p1_trail_grid_reg_r2_896_1023_0_0/DPRA6
    SLICE_X14Y63         MUXF7 (Prop_muxf7_S_O)       0.292    12.101 r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/F7.DP/O
                         net (fo=1, routed)           1.033    13.134    vbc/p1_trail_grid_reg_r2_896_1023_0_0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.297    13.431 r  vbc/vgaR_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.431    vbc/vgaR_OBUF[3]_inst_i_25_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.648 r  vbc/vgaR_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.378    15.026    vbc/vgaR_OBUF[3]_inst_i_13_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.299    15.325 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    15.830    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.047    23.001    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    26.548 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.548    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.534ns  (logic 5.757ns (21.697%)  route 20.777ns (78.303%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.780    16.209    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124    16.333 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.665    22.999    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    26.534 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.534    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.479ns  (logic 5.768ns (21.784%)  route 20.711ns (78.216%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.776    16.205    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    16.329 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.603    22.933    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.479 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.479    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.336ns  (logic 5.767ns (21.896%)  route 20.569ns (78.104%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.776    16.205    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    16.329 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.462    22.791    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    26.336 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.336    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.269ns  (logic 6.291ns (23.947%)  route 19.979ns (76.053%))
  Logic Levels:           15  (FDRE=1 LUT5=1 LUT6=10 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/vCount_reg[2]/Q
                         net (fo=25, routed)          1.163     1.681    dc/vc[2]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.124     1.805 r  dc/i__carry__0_i_9/O
                         net (fo=11, routed)          0.713     2.519    dc/i__carry__0_i_9_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  dc/i__carry_i_10/O
                         net (fo=1, routed)           0.670     3.313    dc/i__carry_i_10_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.437 f  dc/i__carry_i_9/O
                         net (fo=18, routed)          1.172     4.608    dc/i__carry_i_9_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I0_O)        0.124     4.732 r  dc/i__carry__0_i_3/O
                         net (fo=11, routed)          1.334     6.067    dc/y_pos[4]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.191 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_29/O
                         net (fo=9, routed)           0.575     6.765    dc/px_idx0[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_31/O
                         net (fo=14, routed)          0.810     7.699    dc/vCount_reg[2]_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.823 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.149     7.972    dc/p1_trail_grid_reg_r2_0_127_0_0_i_19_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_9/O
                         net (fo=48, routed)          3.713    11.809    vbc/p1_trail_grid_reg_r2_896_1023_0_0/DPRA6
    SLICE_X14Y63         MUXF7 (Prop_muxf7_S_O)       0.292    12.101 r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/F7.DP/O
                         net (fo=1, routed)           1.033    13.134    vbc/p1_trail_grid_reg_r2_896_1023_0_0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.297    13.431 r  vbc/vgaR_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.431    vbc/vgaR_OBUF[3]_inst_i_25_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.648 r  vbc/vgaR_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.378    15.026    vbc/vgaR_OBUF[3]_inst_i_13_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.299    15.325 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    15.830    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.763    22.718    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    26.269 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.269    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.158ns  (logic 5.770ns (22.060%)  route 20.387ns (77.940%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.780    16.209    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124    16.333 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.276    22.609    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    26.158 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.158    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.118ns  (logic 6.290ns (24.084%)  route 19.828ns (75.916%))
  Logic Levels:           15  (FDRE=1 LUT5=1 LUT6=10 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/vCount_reg[2]/Q
                         net (fo=25, routed)          1.163     1.681    dc/vc[2]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.124     1.805 r  dc/i__carry__0_i_9/O
                         net (fo=11, routed)          0.713     2.519    dc/i__carry__0_i_9_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  dc/i__carry_i_10/O
                         net (fo=1, routed)           0.670     3.313    dc/i__carry_i_10_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.437 f  dc/i__carry_i_9/O
                         net (fo=18, routed)          1.172     4.608    dc/i__carry_i_9_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I0_O)        0.124     4.732 r  dc/i__carry__0_i_3/O
                         net (fo=11, routed)          1.334     6.067    dc/y_pos[4]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.191 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_29/O
                         net (fo=9, routed)           0.575     6.765    dc/px_idx0[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_31/O
                         net (fo=14, routed)          0.810     7.699    dc/vCount_reg[2]_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.823 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.149     7.972    dc/p1_trail_grid_reg_r2_0_127_0_0_i_19_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_9/O
                         net (fo=48, routed)          3.713    11.809    vbc/p1_trail_grid_reg_r2_896_1023_0_0/DPRA6
    SLICE_X14Y63         MUXF7 (Prop_muxf7_S_O)       0.292    12.101 r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/F7.DP/O
                         net (fo=1, routed)           1.033    13.134    vbc/p1_trail_grid_reg_r2_896_1023_0_0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.297    13.431 r  vbc/vgaR_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.431    vbc/vgaR_OBUF[3]_inst_i_25_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.648 r  vbc/vgaR_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.378    15.026    vbc/vgaR_OBUF[3]_inst_i_13_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.299    15.325 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    15.830    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.613    22.567    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    26.118 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.118    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.020ns  (logic 5.774ns (22.189%)  route 20.246ns (77.811%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.780    16.209    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124    16.333 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.135    22.468    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    26.020 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.020    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.008ns  (logic 5.776ns (22.208%)  route 20.232ns (77.792%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[9]/Q
                         net (fo=16, routed)          2.023     2.479    dc/hc[9]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.603 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.897     3.500    dc/p1_trail_grid_reg_r2_0_127_0_0_i_21_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.624 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=99, routed)          0.796     4.420    dc/DPRA[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_14/O
                         net (fo=97, routed)          2.241     6.785    dc/DPRA[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.909 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          4.821    11.729    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPRA0
    SLICE_X12Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.853 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.853    vbc/p2_trail_grid_reg_r2_2048_2175_0_0/DPO1
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    12.067 r  vbc/p2_trail_grid_reg_r2_2048_2175_0_0/F7.DP/O
                         net (fo=1, routed)           1.263    13.330    vbc/p2_trail_grid_reg_r2_2048_2175_0_0_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.297    13.627 r  vbc/vgaR_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.627    vbc/vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    13.839 r  vbc/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.291    15.131    vbc/vgaR_OBUF[3]_inst_i_6_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I0_O)        0.299    15.430 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.780    16.209    vbc/p2_trail_here0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124    16.333 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.121    22.454    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    26.008 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.008    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.797ns  (logic 6.262ns (24.276%)  route 19.534ns (75.724%))
  Logic Levels:           15  (FDRE=1 LUT5=1 LUT6=10 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/vCount_reg[2]/Q
                         net (fo=25, routed)          1.163     1.681    dc/vc[2]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.124     1.805 r  dc/i__carry__0_i_9/O
                         net (fo=11, routed)          0.713     2.519    dc/i__carry__0_i_9_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  dc/i__carry_i_10/O
                         net (fo=1, routed)           0.670     3.313    dc/i__carry_i_10_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.437 f  dc/i__carry_i_9/O
                         net (fo=18, routed)          1.172     4.608    dc/i__carry_i_9_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I0_O)        0.124     4.732 r  dc/i__carry__0_i_3/O
                         net (fo=11, routed)          1.334     6.067    dc/y_pos[4]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.191 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_29/O
                         net (fo=9, routed)           0.575     6.765    dc/px_idx0[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_31/O
                         net (fo=14, routed)          0.810     7.699    dc/vCount_reg[2]_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.823 f  dc/p1_trail_grid_reg_r2_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.149     7.972    dc/p1_trail_grid_reg_r2_0_127_0_0_i_19_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_9/O
                         net (fo=48, routed)          3.713    11.809    vbc/p1_trail_grid_reg_r2_896_1023_0_0/DPRA6
    SLICE_X14Y63         MUXF7 (Prop_muxf7_S_O)       0.292    12.101 r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/F7.DP/O
                         net (fo=1, routed)           1.033    13.134    vbc/p1_trail_grid_reg_r2_896_1023_0_0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.297    13.431 r  vbc/vgaR_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.431    vbc/vgaR_OBUF[3]_inst_i_25_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.648 r  vbc/vgaR_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.378    15.026    vbc/vgaR_OBUF[3]_inst_i_13_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.299    15.325 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    15.830    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.319    22.273    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.797 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.797    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[7]/C
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[7]/Q
                         net (fo=18, routed)          0.120     0.261    dc/hc[7]
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.045     0.306 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.306    dc/p_0_in__0[9]
    SLICE_X4Y54          FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/vCount_reg[4]/Q
                         net (fo=11, routed)          0.085     0.213    dc/vc[4]
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.099     0.312 r  dc/vCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dc/p_0_in__1[6]
    SLICE_X3Y53          FDRE                                         r  dc/vCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/vCount_reg[2]/Q
                         net (fo=25, routed)          0.119     0.283    dc/vc[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    dc/p_0_in__1[5]
    SLICE_X3Y54          FDRE                                         r  dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          0.171     0.312    dc/hc[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.045     0.357 r  dc/hCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.357    dc/p_0_in__0[7]
    SLICE_X5Y54          FDRE                                         r  dc/hCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.187ns (52.195%)  route 0.171ns (47.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          0.171     0.312    dc/hc[6]
    SLICE_X5Y54          LUT5 (Prop_lut5_I2_O)        0.046     0.358 r  dc/hCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    dc/p_0_in__0[8]
    SLICE_X5Y54          FDRE                                         r  dc/hCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=14, routed)          0.182     0.323    dc/hc[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.045     0.368 r  dc/hCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.368    dc/p_0_in__0[5]
    SLICE_X9Y56          FDRE                                         r  dc/hCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/vCount_reg[0]/Q
                         net (fo=27, routed)          0.185     0.326    dc/vc[0]
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  dc/vCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dc/vCount[0]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  dc/vCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.612%)  route 0.193ns (51.388%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  dc/vCount_reg[7]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[7]/Q
                         net (fo=12, routed)          0.193     0.334    dc/vc[7]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.042     0.376 r  dc/vCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.376    dc/p_0_in__1[9]
    SLICE_X3Y53          FDRE                                         r  dc/vCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  dc/vCount_reg[7]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[7]/Q
                         net (fo=12, routed)          0.192     0.333    dc/vc[7]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.378 r  dc/vCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.378    dc/p_0_in__1[7]
    SLICE_X3Y53          FDRE                                         r  dc/vCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.019%)  route 0.193ns (50.981%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  dc/vCount_reg[7]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[7]/Q
                         net (fo=12, routed)          0.193     0.334    dc/vc[7]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.045     0.379 r  dc/vCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.379    dc/p_0_in__1[8]
    SLICE_X3Y53          FDRE                                         r  dc/vCount_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.753ns  (logic 5.613ns (31.617%)  route 12.140ns (68.383%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.642     5.245    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  vbc/p2_x_reg[2]/Q
                         net (fo=27, routed)          2.068     7.768    vbc/p2_x_reg[9]_0[1]
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.152     7.920 r  vbc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.582     8.503    vbc/i__carry__0_i_10_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.829 r  vbc/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.829    vbc/i__carry__0_i_6__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.227 r  vbc/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.227    vbc/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.384 r  vbc/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.816    10.200    vbc/p_1_out_inferred__1/i__carry__1_n_2
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.329    10.529 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.122    11.651    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.775 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    12.280    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           7.047    19.451    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.998 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.998    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.474ns  (logic 5.618ns (32.147%)  route 11.857ns (67.853%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.642     5.245    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  vbc/p2_x_reg[2]/Q
                         net (fo=27, routed)          2.068     7.768    vbc/p2_x_reg[9]_0[1]
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.152     7.920 r  vbc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.582     8.503    vbc/i__carry__0_i_10_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.829 r  vbc/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.829    vbc/i__carry__0_i_6__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.227 r  vbc/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.227    vbc/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.384 r  vbc/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.816    10.200    vbc/p_1_out_inferred__1/i__carry__1_n_2
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.329    10.529 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.122    11.651    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.775 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    12.280    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.763    19.168    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.719 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.719    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.323ns  (logic 5.617ns (32.426%)  route 11.706ns (67.574%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.642     5.245    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  vbc/p2_x_reg[2]/Q
                         net (fo=27, routed)          2.068     7.768    vbc/p2_x_reg[9]_0[1]
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.152     7.920 r  vbc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.582     8.503    vbc/i__carry__0_i_10_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.829 r  vbc/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.829    vbc/i__carry__0_i_6__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.227 r  vbc/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.227    vbc/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.384 r  vbc/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.816    10.200    vbc/p_1_out_inferred__1/i__carry__1_n_2
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.329    10.529 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.122    11.651    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.775 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    12.280    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.613    19.017    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.568 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.568    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.002ns  (logic 5.589ns (32.875%)  route 11.413ns (67.125%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.642     5.245    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vbc/p2_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  vbc/p2_x_reg[2]/Q
                         net (fo=27, routed)          2.068     7.768    vbc/p2_x_reg[9]_0[1]
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.152     7.920 r  vbc/i__carry__0_i_10/O
                         net (fo=1, routed)           0.582     8.503    vbc/i__carry__0_i_10_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.829 r  vbc/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     8.829    vbc/i__carry__0_i_6__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.227 r  vbc/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.227    vbc/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.384 r  vbc/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=1, routed)           0.816    10.200    vbc/p_1_out_inferred__1/i__carry__1_n_2
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.329    10.529 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.122    11.651    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.775 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.505    12.280    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.319    18.723    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.247 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.247    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.733ns  (logic 5.405ns (32.303%)  route 11.327ns (67.697%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.311    11.655    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    11.779 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.665    18.444    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.979 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.979    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.685ns  (logic 5.416ns (32.463%)  route 11.268ns (67.537%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.314    11.658    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.603    18.385    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.931 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.931    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.542ns  (logic 5.415ns (32.733%)  route 11.127ns (67.267%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.314    11.658    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.462    18.244    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    21.789 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.789    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.356ns  (logic 5.418ns (33.126%)  route 10.938ns (66.873%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.311    11.655    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    11.779 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.276    18.055    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.603 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.603    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.219ns  (logic 5.422ns (33.428%)  route 10.797ns (66.572%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.311    11.655    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    11.779 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.135    17.914    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.465 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.465    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.206ns  (logic 5.424ns (33.467%)  route 10.783ns (66.533%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.644     5.247    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y61         FDSE                                         r  vbc/p1_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDSE (Prop_fdse_C_Q)         0.456     5.703 f  vbc/p1_x_reg[3]/Q
                         net (fo=22, routed)          1.775     7.478    vbc/p1_x_reg[9]_0[2]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.602 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           1.116     8.718    dc/p1_head1_inferred__0/i__carry
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  dc/i__carry_i_2__0/O
                         net (fo=1, routed)           0.472     9.314    vbc/p1_head1_inferred__0/i__carry__0_0[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.712 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.712    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.983 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.987    10.971    vbc/p1_head10_in
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.373    11.344 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.311    11.655    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    11.779 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.121    17.899    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.453 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.453    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.461ns (60.742%)  route 0.944ns (39.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  cnt/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  cnt/refresh_reg[19]/Q
                         net (fo=11, routed)          0.414     2.077    cnt/LEDCounter[0]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  cnt/An2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.530     2.652    An2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.927 r  An2_OBUF_inst/O
                         net (fo=0)                   0.000     3.927    An2
    T9                                                                r  An2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.492ns (58.983%)  route 1.038ns (41.017%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.242     1.876    cnt/score[0]
    SLICE_X9Y54          LUT5 (Prop_lut5_I1_O)        0.045     1.921 f  cnt/Cf_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.139     2.060    cnt/Cf_OBUF_inst_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.045     2.105 r  cnt/Cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.657     2.762    Cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.023 r  Cf_OBUF_inst/O
                         net (fo=0)                   0.000     4.023    Cf
    T11                                                               r  Cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.616ns (61.002%)  route 1.033ns (38.998%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.237     2.207    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.109     2.316 r  cnt/Cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.504     2.819    Cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.323     4.143 r  Cb_OBUF_inst/O
                         net (fo=0)                   0.000     4.143    Cb
    R10                                                               r  Cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.635ns (61.403%)  route 1.028ns (38.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.225     2.195    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.112     2.307 r  cnt/Ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.511     2.817    Ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.157 r  Ca_OBUF_inst/O
                         net (fo=0)                   0.000     4.157    Ca
    T10                                                               r  Ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.529ns (56.016%)  route 1.201ns (43.984%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 f  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.225     2.195    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.111     2.306 r  cnt/Ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.684     2.989    Ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.224 r  Ce_OBUF_inst/O
                         net (fo=0)                   0.000     4.224    Ce
    P15                                                               r  Ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.439ns (51.430%)  route 1.359ns (48.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cnt/refresh_reg[20]/Q
                         net (fo=11, routed)          0.458     2.121    cnt/LEDCounter[1]
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.045     2.166 r  cnt/An3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.901     3.067    An3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.320 r  An3_OBUF_inst/O
                         net (fo=0)                   0.000     4.320    An3
    J14                                                               r  An3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.489ns (47.567%)  route 1.642ns (52.433%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.313     2.283    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.111     2.394 r  cnt/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.036     3.430    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.624 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000     4.624    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.600ns (50.796%)  route 1.550ns (49.204%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 f  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.225     2.195    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I1_O)        0.111     2.306 r  cnt/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.033     3.338    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.643 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.643    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.546ns (49.010%)  route 1.608ns (50.990%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  vbc/score_reg[0]/Q
                         net (fo=2, routed)           0.293     1.927    cnt/score[0]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.970 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.225     2.195    cnt/Ca_OBUF_inst_i_4_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.111     2.306 r  cnt/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.091     3.397    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.648 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000     4.648    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.159ns  (logic 1.491ns (47.205%)  route 1.668ns (52.795%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.603     1.522    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  cnt/refresh_reg[20]/Q
                         net (fo=11, routed)          0.452     2.115    cnt/LEDCounter[1]
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.048     2.163 r  cnt/An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.216     3.379    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.302     4.682 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     4.682    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           635 Endpoints
Min Delay           635 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.921ns (29.202%)  route 4.656ns (70.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.782     5.388    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.326     5.714 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=16, routed)          0.863     6.577    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WE
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WCLK
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.921ns (29.202%)  route 4.656ns (70.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.782     5.388    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.326     5.714 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=16, routed)          0.863     6.577    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WE
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WCLK
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.921ns (29.202%)  route 4.656ns (70.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.782     5.388    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.326     5.714 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=16, routed)          0.863     6.577    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WE
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WCLK
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.921ns (29.202%)  route 4.656ns (70.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.782     5.388    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.326     5.714 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=16, routed)          0.863     6.577    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WE
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/WCLK
    SLICE_X14Y69         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.544ns  (logic 1.921ns (29.350%)  route 4.623ns (70.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.762     5.367    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.326     5.693 r  vbc/p2_trail_grid_reg_r2_2304_2431_0_0_i_1/O
                         net (fo=8, routed)           0.850     6.544    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WE
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.512     4.935    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WCLK
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.544ns  (logic 1.921ns (29.350%)  route 4.623ns (70.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.762     5.367    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.326     5.693 r  vbc/p2_trail_grid_reg_r2_2304_2431_0_0_i_1/O
                         net (fo=8, routed)           0.850     6.544    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WE
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.512     4.935    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WCLK
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.544ns  (logic 1.921ns (29.350%)  route 4.623ns (70.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.762     5.367    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.326     5.693 r  vbc/p2_trail_grid_reg_r2_2304_2431_0_0_i_1/O
                         net (fo=8, routed)           0.850     6.544    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WE
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.512     4.935    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WCLK
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.544ns  (logic 1.921ns (29.350%)  route 4.623ns (70.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.762     5.367    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.326     5.693 r  vbc/p2_trail_grid_reg_r2_2304_2431_0_0_i_1/O
                         net (fo=8, routed)           0.850     6.544    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WE
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.512     4.935    vbc/p2_trail_grid_reg_r3_2304_2431_0_0/WCLK
    SLICE_X8Y71          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2304_2431_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.921ns (29.657%)  route 4.555ns (70.343%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.622     5.227    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.326     5.553 r  vbc/p2_trail_grid_reg_r2_2560_2687_0_0_i_1/O
                         net (fo=8, routed)           0.923     6.476    vbc/p2_trail_grid_reg_r3_2560_2687_0_0/WE
    SLICE_X8Y70          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r3_2560_2687_0_0/WCLK
    SLICE_X8Y70          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.921ns (29.657%)  route 4.555ns (70.343%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          3.011     4.487    vbc/BtnC_IBUF
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118     4.605 f  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=4, routed)           0.622     5.227    vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.326     5.553 r  vbc/p2_trail_grid_reg_r2_2560_2687_0_0_i_1/O
                         net (fo=8, routed)           0.923     6.476    vbc/p2_trail_grid_reg_r3_2560_2687_0_0/WE
    SLICE_X8Y70          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.513     4.936    vbc/p2_trail_grid_reg_r3_2560_2687_0_0/WCLK
    SLICE_X8Y70          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_2560_2687_0_0/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnR
                            (input port)
  Destination:            vbc/p1_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.280ns (26.754%)  route 0.768ns (73.246%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BtnR (IN)
                         net (fo=0)                   0.000     0.000    BtnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BtnR_IBUF_inst/O
                         net (fo=2, routed)           0.768     1.003    vbc/BtnR_IBUF
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.045     1.048 r  vbc/p1_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.048    vbc/p1_dir[0]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  vbc/p1_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.842     2.007    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  vbc/p1_dir_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.289ns (27.309%)  route 0.770ns (72.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.844 r  vbc/move_timer[0]_i_1/O
                         net (fo=24, routed)          0.216     1.060    vbc/move_timer[0]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.289ns (27.309%)  route 0.770ns (72.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.844 r  vbc/move_timer[0]_i_1/O
                         net (fo=24, routed)          0.216     1.060    vbc/move_timer[0]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.289ns (27.309%)  route 0.770ns (72.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.844 r  vbc/move_timer[0]_i_1/O
                         net (fo=24, routed)          0.216     1.060    vbc/move_timer[0]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[2]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.289ns (27.309%)  route 0.770ns (72.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.844 r  vbc/move_timer[0]_i_1/O
                         net (fo=24, routed)          0.216     1.060    vbc/move_timer[0]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[3]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.286ns (26.209%)  route 0.807ns (73.791%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.042     0.841 r  vbc/p1_y[9]_i_1/O
                         net (fo=69, routed)          0.252     1.093    vbc/p1_y[9]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.286ns (26.209%)  route 0.807ns (73.791%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.042     0.841 r  vbc/p1_y[9]_i_1/O
                         net (fo=69, routed)          0.252     1.093    vbc/p1_y[9]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.286ns (26.209%)  route 0.807ns (73.791%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.042     0.841 r  vbc/p1_y[9]_i_1/O
                         net (fo=69, routed)          0.252     1.093    vbc/p1_y[9]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[2]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.286ns (26.209%)  route 0.807ns (73.791%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.554     0.799    vbc/BtnC_IBUF
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.042     0.841 r  vbc/p1_y[9]_i_1/O
                         net (fo=69, routed)          0.252     1.093    vbc/p1_y[9]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.026    vbc/ClkPort_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  vbc/move_timer_reg[3]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r3_896_1023_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.289ns (26.362%)  route 0.809ns (73.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=53, routed)          0.678     0.923    vbc/BtnC_IBUF
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.968 r  vbc/p2_trail_grid_reg_r2_896_1023_0_0_i_1/O
                         net (fo=8, routed)           0.130     1.098    vbc/p2_trail_grid_reg_r3_896_1023_0_0/WE
    SLICE_X8Y72          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_896_1023_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.833     1.998    vbc/p2_trail_grid_reg_r3_896_1023_0_0/WCLK
    SLICE_X8Y72          RAMD64E                                      r  vbc/p2_trail_grid_reg_r3_896_1023_0_0/DP.HIGH/CLK





