<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>
time_elapsed: 0.019s
ram usage: 9812 KB
</pre>
<pre class="log">

module ctu_clsp_clkgn_ssiclk (
	ctu_jbi_ssiclk,
	io_pwron_rst_l,
	jbus_clk,
	ssiclk_enable
);
	input io_pwron_rst_l;
	input jbus_clk;
	input ssiclk_enable;
	output ctu_jbi_ssiclk;
	wire jbus_clk_stage1_nxt;
	wire jbus_clk_stage1;
	wire ctu_jbi_ssiclk;
	assign jbus_clk_stage1_nxt = ((jbus_clk_stage1 | ctu_jbi_ssiclk) ? ~ctu_jbi_ssiclk : (~ctu_jbi_ssiclk &amp; ssiclk_enable));
	dffrl_async_ns u_ctu_jbi_ssiclk_d1(
		.din(jbus_clk_stage1_nxt),
		.clk(jbus_clk),
		.rst_l(io_pwron_rst_l),
		.q(jbus_clk_stage1)
	);
	dffrl_async_ns u_ctu_jbi_ssiclk_d2(
		.din(jbus_clk_stage1),
		.clk(jbus_clk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_jbi_ssiclk)
	);
endmodule

</pre>
</body>