[
  {
    "note": [
      "49 if trap 1 (debug) or 3 (breakpoint) has occurred, this is the value returned (see Section 24.5)."
    ],
    "type": null
  },
  {
    "publisher": [
      "This Page Intentionally Left Blank Index"
    ],
    "type": "book"
  },
  {
    "note": [
      "406 mechanism, software interrupt in-service register (ISR) 386, 413–2 interrupt line see IRQ Intel binary specification (iBCS) entry point 287–9 interrupt mask register (IMR) 385"
    ],
    "title": [
      "returning to PIC mode 483 returning from an exception 303–5 timer vector 372 saving registers 284–5 writing a register 493–4 service phase 293–302 input–output port SIMD co-processor 338–342 instantiating 401 system call 279–80, 287–93 overview 400–1 timer 443–4, 446–8, 449–50, 505–47 pausing 406–7 see also exception handler, hardware interrupt, reading 401–3, 405–6 programmable interrupt controller, signal writing 403–4"
    ],
    "type": null
  }
]
