
LV_BMS3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005f34  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000164  20000000  00005f34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000244  20000164  00006098  00020164  2**2
                  ALLOC
  3 .stack        00002000  200003a8  000062dc  00020164  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002e062  00000000  00000000  000201e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004034  00000000  00000000  0004e247  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00010d54  00000000  00000000  0005227b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ec0  00000000  00000000  00062fcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001478  00000000  00000000  00063e8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000224ce  00000000  00000000  00065307  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000181b3  00000000  00000000  000877d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009fb4e  00000000  00000000  0009f988  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f28  00000000  00000000  0013f4d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a8 23 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .#. -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      5c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      6c:	29 01 00 00 29 01 00 00 fd 14 00 00 29 01 00 00     )...).......)...
      7c:	c5 10 00 00 29 01 00 00 29 01 00 00 29 01 00 00     ....)...)...)...
      8c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      9c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      ac:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000164 	.word	0x20000164
      dc:	00000000 	.word	0x00000000
      e0:	00005f34 	.word	0x00005f34

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000168 	.word	0x20000168
     110:	00005f34 	.word	0x00005f34
     114:	00005f34 	.word	0x00005f34
     118:	00000000 	.word	0x00000000

0000011c <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     11c:	b510      	push	{r4, lr}
	system_init();
     11e:	4b01      	ldr	r3, [pc, #4]	; (124 <atmel_start_init+0x8>)
     120:	4798      	blx	r3
}
     122:	bd10      	pop	{r4, pc}
     124:	00000495 	.word	0x00000495

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
     12e:	4a17      	ldr	r2, [pc, #92]	; (18c <Reset_Handler+0x60>)
     130:	4b17      	ldr	r3, [pc, #92]	; (190 <Reset_Handler+0x64>)
     132:	429a      	cmp	r2, r3
     134:	d011      	beq.n	15a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     136:	001a      	movs	r2, r3
     138:	4b16      	ldr	r3, [pc, #88]	; (194 <Reset_Handler+0x68>)
     13a:	429a      	cmp	r2, r3
     13c:	d20d      	bcs.n	15a <Reset_Handler+0x2e>
     13e:	4a16      	ldr	r2, [pc, #88]	; (198 <Reset_Handler+0x6c>)
     140:	3303      	adds	r3, #3
     142:	1a9b      	subs	r3, r3, r2
     144:	089b      	lsrs	r3, r3, #2
     146:	3301      	adds	r3, #1
     148:	009b      	lsls	r3, r3, #2
     14a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     14c:	4810      	ldr	r0, [pc, #64]	; (190 <Reset_Handler+0x64>)
     14e:	490f      	ldr	r1, [pc, #60]	; (18c <Reset_Handler+0x60>)
     150:	588c      	ldr	r4, [r1, r2]
     152:	5084      	str	r4, [r0, r2]
     154:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     156:	429a      	cmp	r2, r3
     158:	d1fa      	bne.n	150 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     15a:	4a10      	ldr	r2, [pc, #64]	; (19c <Reset_Handler+0x70>)
     15c:	4b10      	ldr	r3, [pc, #64]	; (1a0 <Reset_Handler+0x74>)
     15e:	429a      	cmp	r2, r3
     160:	d20a      	bcs.n	178 <Reset_Handler+0x4c>
     162:	43d3      	mvns	r3, r2
     164:	490e      	ldr	r1, [pc, #56]	; (1a0 <Reset_Handler+0x74>)
     166:	185b      	adds	r3, r3, r1
     168:	2103      	movs	r1, #3
     16a:	438b      	bics	r3, r1
     16c:	3304      	adds	r3, #4
     16e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     170:	2100      	movs	r1, #0
     172:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     174:	4293      	cmp	r3, r2
     176:	d1fc      	bne.n	172 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     178:	4a0a      	ldr	r2, [pc, #40]	; (1a4 <Reset_Handler+0x78>)
     17a:	21ff      	movs	r1, #255	; 0xff
     17c:	4b0a      	ldr	r3, [pc, #40]	; (1a8 <Reset_Handler+0x7c>)
     17e:	438b      	bics	r3, r1
     180:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     182:	4b0a      	ldr	r3, [pc, #40]	; (1ac <Reset_Handler+0x80>)
     184:	4798      	blx	r3
        main();
     186:	4b0a      	ldr	r3, [pc, #40]	; (1b0 <Reset_Handler+0x84>)
     188:	4798      	blx	r3
     18a:	e7fe      	b.n	18a <Reset_Handler+0x5e>
     18c:	00005f34 	.word	0x00005f34
     190:	20000000 	.word	0x20000000
     194:	20000164 	.word	0x20000164
     198:	20000004 	.word	0x20000004
     19c:	20000164 	.word	0x20000164
     1a0:	200003a8 	.word	0x200003a8
     1a4:	e000ed00 	.word	0xe000ed00
     1a8:	00000000 	.word	0x00000000
     1ac:	00003df9 	.word	0x00003df9
     1b0:	00001859 	.word	0x00001859

000001b4 <ADC_0_PORT_init>:
struct adc_sync_descriptor ADC_0;

struct temp_sync_descriptor TEMPERATURE_SENSOR_0;

void ADC_0_PORT_init(void)
{
     1b4:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     1b6:	2204      	movs	r2, #4
     1b8:	23c0      	movs	r3, #192	; 0xc0
     1ba:	05db      	lsls	r3, r3, #23
     1bc:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     1be:	2182      	movs	r1, #130	; 0x82
     1c0:	05c9      	lsls	r1, r1, #23
     1c2:	4b0a      	ldr	r3, [pc, #40]	; (1ec <ADC_0_PORT_init+0x38>)
     1c4:	628b      	str	r3, [r1, #40]	; 0x28
     1c6:	23c0      	movs	r3, #192	; 0xc0
     1c8:	061b      	lsls	r3, r3, #24
     1ca:	628b      	str	r3, [r1, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     1cc:	2342      	movs	r3, #66	; 0x42
     1ce:	5cca      	ldrb	r2, [r1, r3]
	tmp &= ~PORT_PINCFG_PMUXEN;
     1d0:	2001      	movs	r0, #1
     1d2:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     1d4:	4302      	orrs	r2, r0
     1d6:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     1d8:	54ca      	strb	r2, [r1, r3]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     1da:	2231      	movs	r2, #49	; 0x31
     1dc:	5c8b      	ldrb	r3, [r1, r2]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     1de:	240f      	movs	r4, #15
     1e0:	43a3      	bics	r3, r4
	tmp |= PORT_PMUX_PMUXE(data);
     1e2:	4303      	orrs	r3, r0
     1e4:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     1e6:	548b      	strb	r3, [r1, r2]

	// Disable digital pin circuitry
	gpio_set_pin_direction(v_sense, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(v_sense, PINMUX_PA02B_ADC0_AIN0);
}
     1e8:	bd10      	pop	{r4, pc}
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	40000004 	.word	0x40000004

000001f0 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_ADC0;
     1f0:	4a05      	ldr	r2, [pc, #20]	; (208 <ADC_0_CLOCK_init+0x18>)
     1f2:	69d1      	ldr	r1, [r2, #28]
     1f4:	2380      	movs	r3, #128	; 0x80
     1f6:	029b      	lsls	r3, r3, #10
     1f8:	430b      	orrs	r3, r1
     1fa:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     1fc:	2141      	movs	r1, #65	; 0x41
     1fe:	2382      	movs	r3, #130	; 0x82
     200:	005b      	lsls	r3, r3, #1
     202:	4a02      	ldr	r2, [pc, #8]	; (20c <ADC_0_CLOCK_init+0x1c>)
     204:	50d1      	str	r1, [r2, r3]

void ADC_0_CLOCK_init(void)
{
	hri_mclk_set_APBCMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}
     206:	4770      	bx	lr
     208:	40000800 	.word	0x40000800
     20c:	40001c00 	.word	0x40001c00

00000210 <ADC_0_init>:

void ADC_0_init(void)
{
     210:	b510      	push	{r4, lr}
	ADC_0_CLOCK_init();
     212:	4b06      	ldr	r3, [pc, #24]	; (22c <ADC_0_init+0x1c>)
     214:	4798      	blx	r3
	ADC_0_PORT_init();
     216:	4b06      	ldr	r3, [pc, #24]	; (230 <ADC_0_init+0x20>)
     218:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, _adc_get_adc_sync());
     21a:	4b06      	ldr	r3, [pc, #24]	; (234 <ADC_0_init+0x24>)
     21c:	4798      	blx	r3
     21e:	0002      	movs	r2, r0
     220:	4905      	ldr	r1, [pc, #20]	; (238 <ADC_0_init+0x28>)
     222:	4806      	ldr	r0, [pc, #24]	; (23c <ADC_0_init+0x2c>)
     224:	4b06      	ldr	r3, [pc, #24]	; (240 <ADC_0_init+0x30>)
     226:	4798      	blx	r3
}
     228:	bd10      	pop	{r4, pc}
     22a:	46c0      	nop			; (mov r8, r8)
     22c:	000001f1 	.word	0x000001f1
     230:	000001b5 	.word	0x000001b5
     234:	00000faf 	.word	0x00000faf
     238:	42004400 	.word	0x42004400
     23c:	200002f8 	.word	0x200002f8
     240:	000005d5 	.word	0x000005d5

00000244 <SPI_0_PORT_init>:

void SPI_0_PORT_init(void)
{
     244:	b5f0      	push	{r4, r5, r6, r7, lr}
     246:	46c6      	mov	lr, r8
     248:	b500      	push	{lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     24a:	24c0      	movs	r4, #192	; 0xc0
     24c:	05e4      	lsls	r4, r4, #23
     24e:	2380      	movs	r3, #128	; 0x80
     250:	005b      	lsls	r3, r3, #1
     252:	6063      	str	r3, [r4, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	2382      	movs	r3, #130	; 0x82
     256:	05db      	lsls	r3, r3, #23
     258:	4a23      	ldr	r2, [pc, #140]	; (2e8 <SPI_0_PORT_init+0xa4>)
     25a:	629a      	str	r2, [r3, #40]	; 0x28
     25c:	4a23      	ldr	r2, [pc, #140]	; (2ec <SPI_0_PORT_init+0xa8>)
     25e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     260:	2148      	movs	r1, #72	; 0x48
     262:	5c5a      	ldrb	r2, [r3, r1]
     264:	2004      	movs	r0, #4
     266:	4382      	bics	r2, r0
     268:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     26a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     26c:	2601      	movs	r6, #1
     26e:	43b2      	bics	r2, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     270:	2501      	movs	r5, #1
     272:	432a      	orrs	r2, r5
     274:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     276:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     278:	3914      	subs	r1, #20
     27a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     27c:	300b      	adds	r0, #11
     27e:	4684      	mov	ip, r0
     280:	4382      	bics	r2, r0
	tmp |= PORT_PMUX_PMUXE(data);
     282:	2703      	movs	r7, #3
     284:	433a      	orrs	r2, r7
     286:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     288:	545a      	strb	r2, [r3, r1]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     28a:	2280      	movs	r2, #128	; 0x80
     28c:	00d2      	lsls	r2, r2, #3
     28e:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     290:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     292:	4a17      	ldr	r2, [pc, #92]	; (2f0 <SPI_0_PORT_init+0xac>)
     294:	629a      	str	r2, [r3, #40]	; 0x28
     296:	22c0      	movs	r2, #192	; 0xc0
     298:	0612      	lsls	r2, r2, #24
     29a:	4690      	mov	r8, r2
     29c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     29e:	3116      	adds	r1, #22
     2a0:	5c58      	ldrb	r0, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2a2:	43b0      	bics	r0, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2a4:	4328      	orrs	r0, r5
     2a6:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2a8:	5458      	strb	r0, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2aa:	2035      	movs	r0, #53	; 0x35
     2ac:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     2ae:	4662      	mov	r2, ip
     2b0:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     2b2:	4339      	orrs	r1, r7
     2b4:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2b6:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     2b8:	2180      	movs	r1, #128	; 0x80
     2ba:	0109      	lsls	r1, r1, #4
     2bc:	6161      	str	r1, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     2be:	60a1      	str	r1, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     2c0:	490c      	ldr	r1, [pc, #48]	; (2f4 <SPI_0_PORT_init+0xb0>)
     2c2:	6299      	str	r1, [r3, #40]	; 0x28
     2c4:	4642      	mov	r2, r8
     2c6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2c8:	214b      	movs	r1, #75	; 0x4b
     2ca:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2cc:	43b2      	bics	r2, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2ce:	432a      	orrs	r2, r5
     2d0:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2d2:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2d4:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     2d6:	393c      	subs	r1, #60	; 0x3c
     2d8:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     2da:	3121      	adds	r1, #33	; 0x21
     2dc:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2de:	541a      	strb	r2, [r3, r0]

	// Set pin direction to output
	gpio_set_pin_direction(spi_sck, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(spi_sck, PINMUX_PA11D_SERCOM2_PAD3);
}
     2e0:	bc04      	pop	{r2}
     2e2:	4690      	mov	r8, r2
     2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	40020100 	.word	0x40020100
     2ec:	c0020000 	.word	0xc0020000
     2f0:	40000400 	.word	0x40000400
     2f4:	40000800 	.word	0x40000800

000002f8 <SPI_0_CLOCK_init>:
     2f8:	4b05      	ldr	r3, [pc, #20]	; (310 <SPI_0_CLOCK_init+0x18>)
     2fa:	2241      	movs	r2, #65	; 0x41
     2fc:	21d4      	movs	r1, #212	; 0xd4
     2fe:	505a      	str	r2, [r3, r1]
     300:	390c      	subs	r1, #12
     302:	505a      	str	r2, [r3, r1]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM2;
     304:	4a03      	ldr	r2, [pc, #12]	; (314 <SPI_0_CLOCK_init+0x1c>)
     306:	69d3      	ldr	r3, [r2, #28]
     308:	39c0      	subs	r1, #192	; 0xc0
     30a:	430b      	orrs	r3, r1
     30c:	61d3      	str	r3, [r2, #28]
void SPI_0_CLOCK_init(void)
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM2_bit(MCLK);
}
     30e:	4770      	bx	lr
     310:	40001c00 	.word	0x40001c00
     314:	40000800 	.word	0x40000800

00000318 <SPI_0_init>:

void SPI_0_init(void)
{
     318:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
     31a:	4b04      	ldr	r3, [pc, #16]	; (32c <SPI_0_init+0x14>)
     31c:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM2);
     31e:	4904      	ldr	r1, [pc, #16]	; (330 <SPI_0_init+0x18>)
     320:	4804      	ldr	r0, [pc, #16]	; (334 <SPI_0_init+0x1c>)
     322:	4b05      	ldr	r3, [pc, #20]	; (338 <SPI_0_init+0x20>)
     324:	4798      	blx	r3
	SPI_0_PORT_init();
     326:	4b05      	ldr	r3, [pc, #20]	; (33c <SPI_0_init+0x24>)
     328:	4798      	blx	r3
}
     32a:	bd10      	pop	{r4, pc}
     32c:	000002f9 	.word	0x000002f9
     330:	42000c00 	.word	0x42000c00
     334:	200002fc 	.word	0x200002fc
     338:	0000080d 	.word	0x0000080d
     33c:	00000245 	.word	0x00000245

00000340 <USART_0_CLOCK_init>:
     340:	4b05      	ldr	r3, [pc, #20]	; (358 <USART_0_CLOCK_init+0x18>)
     342:	2241      	movs	r2, #65	; 0x41
     344:	21dc      	movs	r1, #220	; 0xdc
     346:	505a      	str	r2, [r3, r1]
     348:	3914      	subs	r1, #20
     34a:	505a      	str	r2, [r3, r1]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM4;
     34c:	4a03      	ldr	r2, [pc, #12]	; (35c <USART_0_CLOCK_init+0x1c>)
     34e:	69d3      	ldr	r3, [r2, #28]
     350:	39a8      	subs	r1, #168	; 0xa8
     352:	430b      	orrs	r3, r1
     354:	61d3      	str	r3, [r2, #28]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_CORE, CONF_GCLK_SERCOM4_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_SLOW, CONF_GCLK_SERCOM4_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM4_bit(MCLK);
}
     356:	4770      	bx	lr
     358:	40001c00 	.word	0x40001c00
     35c:	40000800 	.word	0x40000800

00000360 <USART_0_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_0_PORT_init()
{
     360:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     362:	2382      	movs	r3, #130	; 0x82
     364:	05db      	lsls	r3, r3, #23
     366:	22c8      	movs	r2, #200	; 0xc8
     368:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     36a:	2501      	movs	r5, #1
     36c:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     36e:	2401      	movs	r4, #1
     370:	4321      	orrs	r1, r4
     372:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     374:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     376:	20b4      	movs	r0, #180	; 0xb4
     378:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     37a:	3ab9      	subs	r2, #185	; 0xb9
     37c:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     37e:	3a0c      	subs	r2, #12
     380:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     382:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     384:	21c9      	movs	r1, #201	; 0xc9
     386:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     388:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     38a:	4322      	orrs	r2, r4
     38c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     38e:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     390:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     392:	39ba      	subs	r1, #186	; 0xba
     394:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     396:	3121      	adds	r1, #33	; 0x21
     398:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     39a:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(usb_tx, PINMUX_PB08D_SERCOM4_PAD0);

	gpio_set_pin_function(usb_rx, PINMUX_PB09D_SERCOM4_PAD1);
}
     39c:	bd30      	pop	{r4, r5, pc}
	...

000003a0 <USART_0_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_0_init(void)
{
     3a0:	b510      	push	{r4, lr}
     3a2:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     3a4:	4b06      	ldr	r3, [pc, #24]	; (3c0 <USART_0_init+0x20>)
     3a6:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM4, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     3a8:	2300      	movs	r3, #0
     3aa:	9300      	str	r3, [sp, #0]
     3ac:	3310      	adds	r3, #16
     3ae:	4a05      	ldr	r2, [pc, #20]	; (3c4 <USART_0_init+0x24>)
     3b0:	4905      	ldr	r1, [pc, #20]	; (3c8 <USART_0_init+0x28>)
     3b2:	4806      	ldr	r0, [pc, #24]	; (3cc <USART_0_init+0x2c>)
     3b4:	4c06      	ldr	r4, [pc, #24]	; (3d0 <USART_0_init+0x30>)
     3b6:	47a0      	blx	r4
	USART_0_PORT_init();
     3b8:	4b06      	ldr	r3, [pc, #24]	; (3d4 <USART_0_init+0x34>)
     3ba:	4798      	blx	r3
}
     3bc:	b002      	add	sp, #8
     3be:	bd10      	pop	{r4, pc}
     3c0:	00000341 	.word	0x00000341
     3c4:	20000180 	.word	0x20000180
     3c8:	42001400 	.word	0x42001400
     3cc:	20000314 	.word	0x20000314
     3d0:	00000b71 	.word	0x00000b71
     3d4:	00000361 	.word	0x00000361

000003d8 <CAN_0_PORT_init>:

void CAN_0_PORT_init(void)
{
     3d8:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3da:	2382      	movs	r3, #130	; 0x82
     3dc:	05db      	lsls	r3, r3, #23
     3de:	2259      	movs	r2, #89	; 0x59
     3e0:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3e2:	2501      	movs	r5, #1
     3e4:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e6:	2401      	movs	r4, #1
     3e8:	4321      	orrs	r1, r4
     3ea:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3ec:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3ee:	203c      	movs	r0, #60	; 0x3c
     3f0:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3f2:	3a4a      	subs	r2, #74	; 0x4a
     3f4:	4011      	ands	r1, r2
	tmp |= PORT_PMUX_PMUXO(data);
     3f6:	3251      	adds	r2, #81	; 0x51
     3f8:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3fa:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3fc:	2158      	movs	r1, #88	; 0x58
     3fe:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     400:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     402:	4322      	orrs	r2, r4
     404:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     406:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     408:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     40a:	3949      	subs	r1, #73	; 0x49
     40c:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
     40e:	3909      	subs	r1, #9
     410:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     412:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(can_rx, PINMUX_PA25G_CAN0_RX);

	gpio_set_pin_function(can_tx, PINMUX_PA24G_CAN0_TX);
}
     414:	bd30      	pop	{r4, r5, pc}
	...

00000418 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     418:	b510      	push	{r4, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN0;
     41a:	4a08      	ldr	r2, [pc, #32]	; (43c <CAN_0_init+0x24>)
     41c:	6911      	ldr	r1, [r2, #16]
     41e:	2380      	movs	r3, #128	; 0x80
     420:	005b      	lsls	r3, r3, #1
     422:	430b      	orrs	r3, r1
     424:	6113      	str	r3, [r2, #16]
     426:	2141      	movs	r1, #65	; 0x41
     428:	23e8      	movs	r3, #232	; 0xe8
     42a:	4a05      	ldr	r2, [pc, #20]	; (440 <CAN_0_init+0x28>)
     42c:	50d1      	str	r1, [r2, r3]
	hri_mclk_set_AHBMASK_CAN0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN0_GCLK_ID, CONF_GCLK_CAN0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN0);
     42e:	4905      	ldr	r1, [pc, #20]	; (444 <CAN_0_init+0x2c>)
     430:	4805      	ldr	r0, [pc, #20]	; (448 <CAN_0_init+0x30>)
     432:	4b06      	ldr	r3, [pc, #24]	; (44c <CAN_0_init+0x34>)
     434:	4798      	blx	r3
	CAN_0_PORT_init();
     436:	4b06      	ldr	r3, [pc, #24]	; (450 <CAN_0_init+0x38>)
     438:	4798      	blx	r3
}
     43a:	bd10      	pop	{r4, pc}
     43c:	40000800 	.word	0x40000800
     440:	40001c00 	.word	0x40001c00
     444:	42001c00 	.word	0x42001c00
     448:	200002cc 	.word	0x200002cc
     44c:	00000735 	.word	0x00000735
     450:	000003d9 	.word	0x000003d9

00000454 <TEMPERATURE_SENSOR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TSENS;
     454:	4a05      	ldr	r2, [pc, #20]	; (46c <TEMPERATURE_SENSOR_0_CLOCK_init+0x18>)
     456:	6951      	ldr	r1, [r2, #20]
     458:	2380      	movs	r3, #128	; 0x80
     45a:	015b      	lsls	r3, r3, #5
     45c:	430b      	orrs	r3, r1
     45e:	6153      	str	r3, [r2, #20]
     460:	2141      	movs	r1, #65	; 0x41
     462:	2394      	movs	r3, #148	; 0x94
     464:	4a02      	ldr	r2, [pc, #8]	; (470 <TEMPERATURE_SENSOR_0_CLOCK_init+0x1c>)
     466:	50d1      	str	r1, [r2, r3]
void TEMPERATURE_SENSOR_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_TSENS_bit(MCLK);

	hri_gclk_write_PCHCTRL_reg(GCLK, TSENS_GCLK_ID, CONF_GCLK_TSENS_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}
     468:	4770      	bx	lr
     46a:	46c0      	nop			; (mov r8, r8)
     46c:	40000800 	.word	0x40000800
     470:	40001c00 	.word	0x40001c00

00000474 <TEMPERATURE_SENSOR_0_init>:

void TEMPERATURE_SENSOR_0_init(void)
{
     474:	b510      	push	{r4, lr}
	TEMPERATURE_SENSOR_0_CLOCK_init();
     476:	4b03      	ldr	r3, [pc, #12]	; (484 <TEMPERATURE_SENSOR_0_init+0x10>)
     478:	4798      	blx	r3
	temp_sync_init(&TEMPERATURE_SENSOR_0, TSENS);
     47a:	4903      	ldr	r1, [pc, #12]	; (488 <TEMPERATURE_SENSOR_0_init+0x14>)
     47c:	4803      	ldr	r0, [pc, #12]	; (48c <TEMPERATURE_SENSOR_0_init+0x18>)
     47e:	4b04      	ldr	r3, [pc, #16]	; (490 <TEMPERATURE_SENSOR_0_init+0x1c>)
     480:	4798      	blx	r3
}
     482:	bd10      	pop	{r4, pc}
     484:	00000455 	.word	0x00000455
     488:	40003000 	.word	0x40003000
     48c:	200002f4 	.word	0x200002f4
     490:	00000979 	.word	0x00000979

00000494 <system_init>:

void system_init(void)
{
     494:	b5f0      	push	{r4, r5, r6, r7, lr}
     496:	46c6      	mov	lr, r8
     498:	b500      	push	{lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     49a:	4b3f      	ldr	r3, [pc, #252]	; (598 <system_init+0x104>)
     49c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     49e:	22c0      	movs	r2, #192	; 0xc0
     4a0:	05d2      	lsls	r2, r2, #23
     4a2:	2320      	movs	r3, #32
     4a4:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4a6:	6093      	str	r3, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4a8:	2382      	movs	r3, #130	; 0x82
     4aa:	05db      	lsls	r3, r3, #23
     4ac:	493b      	ldr	r1, [pc, #236]	; (59c <system_init+0x108>)
     4ae:	6299      	str	r1, [r3, #40]	; 0x28
     4b0:	24c0      	movs	r4, #192	; 0xc0
     4b2:	0624      	lsls	r4, r4, #24
     4b4:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4b6:	2545      	movs	r5, #69	; 0x45
     4b8:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ba:	2101      	movs	r1, #1
     4bc:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4be:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4c0:	2080      	movs	r0, #128	; 0x80
     4c2:	0080      	lsls	r0, r0, #2
     4c4:	6150      	str	r0, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4c6:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4c8:	4835      	ldr	r0, [pc, #212]	; (5a0 <system_init+0x10c>)
     4ca:	6298      	str	r0, [r3, #40]	; 0x28
     4cc:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4ce:	2449      	movs	r4, #73	; 0x49
     4d0:	5d18      	ldrb	r0, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4d2:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4d4:	5518      	strb	r0, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4d6:	2080      	movs	r0, #128	; 0x80
     4d8:	0500      	lsls	r0, r0, #20
     4da:	6150      	str	r0, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4dc:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4de:	2480      	movs	r4, #128	; 0x80
     4e0:	05e4      	lsls	r4, r4, #23
     4e2:	629c      	str	r4, [r3, #40]	; 0x28
     4e4:	482f      	ldr	r0, [pc, #188]	; (5a4 <system_init+0x110>)
     4e6:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4e8:	3516      	adds	r5, #22
     4ea:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ec:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4ee:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4f0:	2080      	movs	r0, #128	; 0x80
     4f2:	0540      	lsls	r0, r0, #21
     4f4:	6150      	str	r0, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4f6:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4f8:	629c      	str	r4, [r3, #40]	; 0x28
     4fa:	482b      	ldr	r0, [pc, #172]	; (5a8 <system_init+0x114>)
     4fc:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4fe:	3501      	adds	r5, #1
     500:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     502:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     504:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     506:	2084      	movs	r0, #132	; 0x84
     508:	4680      	mov	r8, r0
     50a:	2704      	movs	r7, #4
     50c:	5017      	str	r7, [r2, r0]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     50e:	3024      	adds	r0, #36	; 0x24
     510:	4d26      	ldr	r5, [pc, #152]	; (5ac <system_init+0x118>)
     512:	501d      	str	r5, [r3, r0]
     514:	4d26      	ldr	r5, [pc, #152]	; (5b0 <system_init+0x11c>)
     516:	46ac      	mov	ip, r5
     518:	501d      	str	r5, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     51a:	25c2      	movs	r5, #194	; 0xc2
     51c:	5d5e      	ldrb	r6, [r3, r5]
     51e:	43be      	bics	r6, r7
     520:	555e      	strb	r6, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     522:	5d5e      	ldrb	r6, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     524:	438e      	bics	r6, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     526:	555e      	strb	r6, [r3, r5]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     528:	3dba      	subs	r5, #186	; 0xba
     52a:	4646      	mov	r6, r8
     52c:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     52e:	4d21      	ldr	r5, [pc, #132]	; (5b4 <system_init+0x120>)
     530:	501d      	str	r5, [r3, r0]
     532:	4665      	mov	r5, ip
     534:	501d      	str	r5, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     536:	25c3      	movs	r5, #195	; 0xc3
     538:	5d5e      	ldrb	r6, [r3, r5]
     53a:	43be      	bics	r6, r7
     53c:	555e      	strb	r6, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     53e:	5d5e      	ldrb	r6, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     540:	438e      	bics	r6, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     542:	555e      	strb	r6, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     544:	3790      	adds	r7, #144	; 0x90
     546:	2580      	movs	r5, #128	; 0x80
     548:	03ed      	lsls	r5, r5, #15
     54a:	51d5      	str	r5, [r2, r7]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     54c:	2688      	movs	r6, #136	; 0x88
     54e:	46b0      	mov	r8, r6
     550:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     552:	501c      	str	r4, [r3, r0]
     554:	4d18      	ldr	r5, [pc, #96]	; (5b8 <system_init+0x124>)
     556:	501d      	str	r5, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     558:	25d6      	movs	r5, #214	; 0xd6
     55a:	46ac      	mov	ip, r5
     55c:	5d5d      	ldrb	r5, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     55e:	438d      	bics	r5, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     560:	4666      	mov	r6, ip
     562:	559d      	strb	r5, [r3, r6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     564:	2580      	movs	r5, #128	; 0x80
     566:	042d      	lsls	r5, r5, #16
     568:	51d5      	str	r5, [r2, r7]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     56a:	4646      	mov	r6, r8
     56c:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     56e:	501c      	str	r4, [r3, r0]
     570:	4a12      	ldr	r2, [pc, #72]	; (5bc <system_init+0x128>)
     572:	501a      	str	r2, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	302f      	adds	r0, #47	; 0x2f
     576:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	438a      	bics	r2, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     57a:	541a      	strb	r2, [r3, r0]
	// Set pin direction to output
	gpio_set_pin_direction(led_2, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(led_2, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     57c:	4b10      	ldr	r3, [pc, #64]	; (5c0 <system_init+0x12c>)
     57e:	4798      	blx	r3

	SPI_0_init();
     580:	4b10      	ldr	r3, [pc, #64]	; (5c4 <system_init+0x130>)
     582:	4798      	blx	r3
	USART_0_init();
     584:	4b10      	ldr	r3, [pc, #64]	; (5c8 <system_init+0x134>)
     586:	4798      	blx	r3
	CAN_0_init();
     588:	4b10      	ldr	r3, [pc, #64]	; (5cc <system_init+0x138>)
     58a:	4798      	blx	r3

	TEMPERATURE_SENSOR_0_init();
     58c:	4b10      	ldr	r3, [pc, #64]	; (5d0 <system_init+0x13c>)
     58e:	4798      	blx	r3
}
     590:	bc04      	pop	{r2}
     592:	4690      	mov	r8, r2
     594:	bdf0      	pop	{r4, r5, r6, r7, pc}
     596:	46c0      	nop			; (mov r8, r8)
     598:	00001159 	.word	0x00001159
     59c:	40000020 	.word	0x40000020
     5a0:	40000200 	.word	0x40000200
     5a4:	c0000800 	.word	0xc0000800
     5a8:	c0001000 	.word	0xc0001000
     5ac:	40020004 	.word	0x40020004
     5b0:	c0020000 	.word	0xc0020000
     5b4:	40020008 	.word	0x40020008
     5b8:	c0000040 	.word	0xc0000040
     5bc:	c0000080 	.word	0xc0000080
     5c0:	00000211 	.word	0x00000211
     5c4:	00000319 	.word	0x00000319
     5c8:	000003a1 	.word	0x000003a1
     5cc:	00000419 	.word	0x00000419
     5d0:	00000475 	.word	0x00000475

000005d4 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     5d4:	b570      	push	{r4, r5, r6, lr}
     5d6:	0004      	movs	r4, r0
     5d8:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     5da:	2800      	cmp	r0, #0
     5dc:	d00c      	beq.n	5f8 <adc_sync_init+0x24>
     5de:	0008      	movs	r0, r1
     5e0:	1e43      	subs	r3, r0, #1
     5e2:	4198      	sbcs	r0, r3
     5e4:	b2c0      	uxtb	r0, r0
     5e6:	2239      	movs	r2, #57	; 0x39
     5e8:	4904      	ldr	r1, [pc, #16]	; (5fc <adc_sync_init+0x28>)
     5ea:	4b05      	ldr	r3, [pc, #20]	; (600 <adc_sync_init+0x2c>)
     5ec:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     5ee:	0029      	movs	r1, r5
     5f0:	0020      	movs	r0, r4
     5f2:	4b04      	ldr	r3, [pc, #16]	; (604 <adc_sync_init+0x30>)
     5f4:	4798      	blx	r3
}
     5f6:	bd70      	pop	{r4, r5, r6, pc}
     5f8:	2000      	movs	r0, #0
     5fa:	e7f4      	b.n	5e6 <adc_sync_init+0x12>
     5fc:	00005b28 	.word	0x00005b28
     600:	00000cad 	.word	0x00000cad
     604:	00000f2d 	.word	0x00000f2d

00000608 <adc_sync_enable_channel>:

/**
 * \brief Enable ADC
 */
int32_t adc_sync_enable_channel(struct adc_sync_descriptor *const descr, const uint8_t channel)
{
     608:	b570      	push	{r4, r5, r6, lr}
     60a:	0004      	movs	r4, r0
     60c:	000d      	movs	r5, r1
	ASSERT(descr);
     60e:	1e43      	subs	r3, r0, #1
     610:	4198      	sbcs	r0, r3
     612:	b2c0      	uxtb	r0, r0
     614:	224e      	movs	r2, #78	; 0x4e
     616:	4904      	ldr	r1, [pc, #16]	; (628 <adc_sync_enable_channel+0x20>)
     618:	4b04      	ldr	r3, [pc, #16]	; (62c <adc_sync_enable_channel+0x24>)
     61a:	4798      	blx	r3
	_adc_sync_enable_channel(&descr->device, channel);
     61c:	0029      	movs	r1, r5
     61e:	0020      	movs	r0, r4
     620:	4b03      	ldr	r3, [pc, #12]	; (630 <adc_sync_enable_channel+0x28>)
     622:	4798      	blx	r3

	return ERR_NONE;
}
     624:	2000      	movs	r0, #0
     626:	bd70      	pop	{r4, r5, r6, pc}
     628:	00005b28 	.word	0x00005b28
     62c:	00000cad 	.word	0x00000cad
     630:	00000f65 	.word	0x00000f65

00000634 <adc_sync_read_channel>:
/*
 * \brief Read data from ADC
 */
int32_t adc_sync_read_channel(struct adc_sync_descriptor *const descr, const uint8_t channel, uint8_t *const buffer,
                              const uint16_t length)
{
     634:	b5f0      	push	{r4, r5, r6, r7, lr}
     636:	46de      	mov	lr, fp
     638:	4657      	mov	r7, sl
     63a:	464e      	mov	r6, r9
     63c:	4645      	mov	r5, r8
     63e:	b5e0      	push	{r5, r6, r7, lr}
     640:	b083      	sub	sp, #12
     642:	0006      	movs	r6, r0
     644:	000d      	movs	r5, r1
     646:	4691      	mov	r9, r2
     648:	9301      	str	r3, [sp, #4]
	uint8_t  data_size;
	uint16_t offset = 0;

	ASSERT(descr && buffer && length);
     64a:	2800      	cmp	r0, #0
     64c:	d01e      	beq.n	68c <adc_sync_read_channel+0x58>
     64e:	2a00      	cmp	r2, #0
     650:	d01e      	beq.n	690 <adc_sync_read_channel+0x5c>
     652:	0018      	movs	r0, r3
     654:	1e43      	subs	r3, r0, #1
     656:	4198      	sbcs	r0, r3
     658:	2267      	movs	r2, #103	; 0x67
     65a:	491f      	ldr	r1, [pc, #124]	; (6d8 <adc_sync_read_channel+0xa4>)
     65c:	4f1f      	ldr	r7, [pc, #124]	; (6dc <adc_sync_read_channel+0xa8>)
     65e:	47b8      	blx	r7
	data_size = _adc_sync_get_data_size(&descr->device);
     660:	0034      	movs	r4, r6
     662:	0030      	movs	r0, r6
     664:	4b1e      	ldr	r3, [pc, #120]	; (6e0 <adc_sync_read_channel+0xac>)
     666:	4798      	blx	r3
     668:	0001      	movs	r1, r0
     66a:	4680      	mov	r8, r0
	ASSERT(!(length % data_size));
     66c:	9801      	ldr	r0, [sp, #4]
     66e:	4b1d      	ldr	r3, [pc, #116]	; (6e4 <adc_sync_read_channel+0xb0>)
     670:	4798      	blx	r3
     672:	4248      	negs	r0, r1
     674:	4148      	adcs	r0, r1
     676:	b2c0      	uxtb	r0, r0
     678:	2269      	movs	r2, #105	; 0x69
     67a:	4917      	ldr	r1, [pc, #92]	; (6d8 <adc_sync_read_channel+0xa4>)
     67c:	47b8      	blx	r7
	uint16_t offset = 0;
     67e:	2700      	movs	r7, #0

	do {
		uint16_t result;
		_adc_sync_convert(&descr->device);
     680:	4b19      	ldr	r3, [pc, #100]	; (6e8 <adc_sync_read_channel+0xb4>)
     682:	469b      	mov	fp, r3

		while (!_adc_sync_is_channel_conversion_done(&descr->device, channel))
     684:	4e19      	ldr	r6, [pc, #100]	; (6ec <adc_sync_read_channel+0xb8>)
			;

		result         = _adc_sync_read_channel_data(&descr->device, channel);
     686:	4b1a      	ldr	r3, [pc, #104]	; (6f0 <adc_sync_read_channel+0xbc>)
     688:	469a      	mov	sl, r3
     68a:	e008      	b.n	69e <adc_sync_read_channel+0x6a>
	ASSERT(descr && buffer && length);
     68c:	2000      	movs	r0, #0
     68e:	e7e3      	b.n	658 <adc_sync_read_channel+0x24>
     690:	2000      	movs	r0, #0
     692:	e7e1      	b.n	658 <adc_sync_read_channel+0x24>
     694:	4447      	add	r7, r8
     696:	b2bf      	uxth	r7, r7
		buffer[offset] = result;
		if (1 < data_size) {
			buffer[offset + 1] = result >> 8;
		}
		offset += data_size;
	} while (offset < length);
     698:	9b01      	ldr	r3, [sp, #4]
     69a:	42bb      	cmp	r3, r7
     69c:	d913      	bls.n	6c6 <adc_sync_read_channel+0x92>
		_adc_sync_convert(&descr->device);
     69e:	0020      	movs	r0, r4
     6a0:	47d8      	blx	fp
		while (!_adc_sync_is_channel_conversion_done(&descr->device, channel))
     6a2:	0029      	movs	r1, r5
     6a4:	0020      	movs	r0, r4
     6a6:	47b0      	blx	r6
     6a8:	2800      	cmp	r0, #0
     6aa:	d0fa      	beq.n	6a2 <adc_sync_read_channel+0x6e>
		result         = _adc_sync_read_channel_data(&descr->device, channel);
     6ac:	0029      	movs	r1, r5
     6ae:	0020      	movs	r0, r4
     6b0:	47d0      	blx	sl
		buffer[offset] = result;
     6b2:	464b      	mov	r3, r9
     6b4:	55d8      	strb	r0, [r3, r7]
		if (1 < data_size) {
     6b6:	4643      	mov	r3, r8
     6b8:	2b01      	cmp	r3, #1
     6ba:	d9eb      	bls.n	694 <adc_sync_read_channel+0x60>
			buffer[offset + 1] = result >> 8;
     6bc:	464b      	mov	r3, r9
     6be:	19db      	adds	r3, r3, r7
     6c0:	0a00      	lsrs	r0, r0, #8
     6c2:	7058      	strb	r0, [r3, #1]
     6c4:	e7e6      	b.n	694 <adc_sync_read_channel+0x60>

	return offset;
}
     6c6:	0038      	movs	r0, r7
     6c8:	b003      	add	sp, #12
     6ca:	bc3c      	pop	{r2, r3, r4, r5}
     6cc:	4690      	mov	r8, r2
     6ce:	4699      	mov	r9, r3
     6d0:	46a2      	mov	sl, r4
     6d2:	46ab      	mov	fp, r5
     6d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6d6:	46c0      	nop			; (mov r8, r8)
     6d8:	00005b28 	.word	0x00005b28
     6dc:	00000cad 	.word	0x00000cad
     6e0:	00000f79 	.word	0x00000f79
     6e4:	00001211 	.word	0x00001211
     6e8:	00000f95 	.word	0x00000f95
     6ec:	00000f8b 	.word	0x00000f8b
     6f0:	00000fa7 	.word	0x00000fa7

000006f4 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     6f4:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     6f8:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     6fa:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     6fc:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     700:	4770      	bx	lr

00000702 <atomic_leave_critical>:
     702:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     706:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     708:	f383 8810 	msr	PRIMASK, r3
}
     70c:	4770      	bx	lr

0000070e <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
     70e:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
     710:	69c3      	ldr	r3, [r0, #28]
     712:	2b00      	cmp	r3, #0
     714:	d000      	beq.n	718 <can_tx_done+0xa>
		descr->cb.tx_done(descr);
     716:	4798      	blx	r3
	}
}
     718:	bd10      	pop	{r4, pc}

0000071a <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
     71a:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
     71c:	6a03      	ldr	r3, [r0, #32]
     71e:	2b00      	cmp	r3, #0
     720:	d000      	beq.n	724 <can_rx_done+0xa>
		descr->cb.rx_done(descr);
     722:	4798      	blx	r3
	}
}
     724:	bd10      	pop	{r4, pc}

00000726 <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
     726:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
     728:	6a43      	ldr	r3, [r0, #36]	; 0x24
     72a:	2b00      	cmp	r3, #0
     72c:	d000      	beq.n	730 <can_irq_handler+0xa>
		descr->cb.irq_handler(descr, type);
     72e:	4798      	blx	r3
	}
}
     730:	bd10      	pop	{r4, pc}
	...

00000734 <can_async_init>:
{
     734:	b570      	push	{r4, r5, r6, lr}
     736:	0005      	movs	r5, r0
     738:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     73a:	2800      	cmp	r0, #0
     73c:	d014      	beq.n	768 <can_async_init+0x34>
     73e:	0008      	movs	r0, r1
     740:	1e43      	subs	r3, r0, #1
     742:	4198      	sbcs	r0, r3
     744:	b2c0      	uxtb	r0, r0
     746:	2241      	movs	r2, #65	; 0x41
     748:	4908      	ldr	r1, [pc, #32]	; (76c <can_async_init+0x38>)
     74a:	4b09      	ldr	r3, [pc, #36]	; (770 <can_async_init+0x3c>)
     74c:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
     74e:	0021      	movs	r1, r4
     750:	0028      	movs	r0, r5
     752:	4b08      	ldr	r3, [pc, #32]	; (774 <can_async_init+0x40>)
     754:	4798      	blx	r3
	if (rc) {
     756:	2800      	cmp	r0, #0
     758:	d105      	bne.n	766 <can_async_init+0x32>
	descr->dev.cb.tx_done     = can_tx_done;
     75a:	4b07      	ldr	r3, [pc, #28]	; (778 <can_async_init+0x44>)
     75c:	606b      	str	r3, [r5, #4]
	descr->dev.cb.rx_done     = can_rx_done;
     75e:	4b07      	ldr	r3, [pc, #28]	; (77c <can_async_init+0x48>)
     760:	60ab      	str	r3, [r5, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
     762:	4b07      	ldr	r3, [pc, #28]	; (780 <can_async_init+0x4c>)
     764:	60eb      	str	r3, [r5, #12]
}
     766:	bd70      	pop	{r4, r5, r6, pc}
     768:	2000      	movs	r0, #0
     76a:	e7ec      	b.n	746 <can_async_init+0x12>
     76c:	00005b44 	.word	0x00005b44
     770:	00000cad 	.word	0x00000cad
     774:	00000fb5 	.word	0x00000fb5
     778:	0000070f 	.word	0x0000070f
     77c:	0000071b 	.word	0x0000071b
     780:	00000727 	.word	0x00000727

00000784 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     784:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     786:	4b04      	ldr	r3, [pc, #16]	; (798 <delay_ms+0x14>)
     788:	681c      	ldr	r4, [r3, #0]
     78a:	4b04      	ldr	r3, [pc, #16]	; (79c <delay_ms+0x18>)
     78c:	4798      	blx	r3
     78e:	0001      	movs	r1, r0
     790:	0020      	movs	r0, r4
     792:	4b03      	ldr	r3, [pc, #12]	; (7a0 <delay_ms+0x1c>)
     794:	4798      	blx	r3
}
     796:	bd10      	pop	{r4, pc}
     798:	20000190 	.word	0x20000190
     79c:	00001131 	.word	0x00001131
     7a0:	00001151 	.word	0x00001151

000007a4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     7a4:	b570      	push	{r4, r5, r6, lr}
     7a6:	0006      	movs	r6, r0
     7a8:	000c      	movs	r4, r1
     7aa:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     7ac:	2800      	cmp	r0, #0
     7ae:	d00d      	beq.n	7cc <io_write+0x28>
     7b0:	0008      	movs	r0, r1
     7b2:	1e43      	subs	r3, r0, #1
     7b4:	4198      	sbcs	r0, r3
     7b6:	b2c0      	uxtb	r0, r0
     7b8:	2234      	movs	r2, #52	; 0x34
     7ba:	4905      	ldr	r1, [pc, #20]	; (7d0 <io_write+0x2c>)
     7bc:	4b05      	ldr	r3, [pc, #20]	; (7d4 <io_write+0x30>)
     7be:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     7c0:	6833      	ldr	r3, [r6, #0]
     7c2:	002a      	movs	r2, r5
     7c4:	0021      	movs	r1, r4
     7c6:	0030      	movs	r0, r6
     7c8:	4798      	blx	r3
}
     7ca:	bd70      	pop	{r4, r5, r6, pc}
     7cc:	2000      	movs	r0, #0
     7ce:	e7f3      	b.n	7b8 <io_write+0x14>
     7d0:	00005b60 	.word	0x00005b60
     7d4:	00000cad 	.word	0x00000cad

000007d8 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     7d8:	b570      	push	{r4, r5, r6, lr}
     7da:	0006      	movs	r6, r0
     7dc:	000c      	movs	r4, r1
     7de:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     7e0:	2800      	cmp	r0, #0
     7e2:	d00d      	beq.n	800 <io_read+0x28>
     7e4:	0008      	movs	r0, r1
     7e6:	1e43      	subs	r3, r0, #1
     7e8:	4198      	sbcs	r0, r3
     7ea:	b2c0      	uxtb	r0, r0
     7ec:	223d      	movs	r2, #61	; 0x3d
     7ee:	4905      	ldr	r1, [pc, #20]	; (804 <io_read+0x2c>)
     7f0:	4b05      	ldr	r3, [pc, #20]	; (808 <io_read+0x30>)
     7f2:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     7f4:	6873      	ldr	r3, [r6, #4]
     7f6:	002a      	movs	r2, r5
     7f8:	0021      	movs	r1, r4
     7fa:	0030      	movs	r0, r6
     7fc:	4798      	blx	r3
}
     7fe:	bd70      	pop	{r4, r5, r6, pc}
     800:	2000      	movs	r0, #0
     802:	e7f3      	b.n	7ec <io_read+0x14>
     804:	00005b60 	.word	0x00005b60
     808:	00000cad 	.word	0x00000cad

0000080c <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     80c:	b570      	push	{r4, r5, r6, lr}
     80e:	0004      	movs	r4, r0
     810:	000d      	movs	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
     812:	2800      	cmp	r0, #0
     814:	d016      	beq.n	844 <spi_m_sync_init+0x38>
     816:	0008      	movs	r0, r1
     818:	1e43      	subs	r3, r0, #1
     81a:	4198      	sbcs	r0, r3
     81c:	b2c0      	uxtb	r0, r0
     81e:	2240      	movs	r2, #64	; 0x40
     820:	4909      	ldr	r1, [pc, #36]	; (848 <spi_m_sync_init+0x3c>)
     822:	4b0a      	ldr	r3, [pc, #40]	; (84c <spi_m_sync_init+0x40>)
     824:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     826:	6065      	str	r5, [r4, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     828:	1d20      	adds	r0, r4, #4
     82a:	0029      	movs	r1, r5
     82c:	4b08      	ldr	r3, [pc, #32]	; (850 <spi_m_sync_init+0x44>)
     82e:	4798      	blx	r3

	if (rc < 0) {
     830:	2800      	cmp	r0, #0
     832:	db06      	blt.n	842 <spi_m_sync_init+0x36>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
     834:	4b07      	ldr	r3, [pc, #28]	; (854 <spi_m_sync_init+0x48>)
     836:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
     838:	4b07      	ldr	r3, [pc, #28]	; (858 <spi_m_sync_init+0x4c>)
     83a:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
     83c:	4b07      	ldr	r3, [pc, #28]	; (85c <spi_m_sync_init+0x50>)
     83e:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
     840:	2000      	movs	r0, #0
}
     842:	bd70      	pop	{r4, r5, r6, pc}
     844:	2000      	movs	r0, #0
     846:	e7ea      	b.n	81e <spi_m_sync_init+0x12>
     848:	00005b74 	.word	0x00005b74
     84c:	00000cad 	.word	0x00000cad
     850:	00001569 	.word	0x00001569
     854:	ffff8000 	.word	0xffff8000
     858:	0000090d 	.word	0x0000090d
     85c:	000008d1 	.word	0x000008d1

00000860 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
     860:	b510      	push	{r4, lr}
     862:	0004      	movs	r4, r0
	ASSERT(spi);
     864:	1e43      	subs	r3, r0, #1
     866:	4198      	sbcs	r0, r3
     868:	b2c0      	uxtb	r0, r0
     86a:	2257      	movs	r2, #87	; 0x57
     86c:	4903      	ldr	r1, [pc, #12]	; (87c <spi_m_sync_enable+0x1c>)
     86e:	4b04      	ldr	r3, [pc, #16]	; (880 <spi_m_sync_enable+0x20>)
     870:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
     872:	1d20      	adds	r0, r4, #4
     874:	4b03      	ldr	r3, [pc, #12]	; (884 <spi_m_sync_enable+0x24>)
     876:	4798      	blx	r3
}
     878:	bd10      	pop	{r4, pc}
     87a:	46c0      	nop			; (mov r8, r8)
     87c:	00005b74 	.word	0x00005b74
     880:	00000cad 	.word	0x00000cad
     884:	00001661 	.word	0x00001661

00000888 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
     888:	b530      	push	{r4, r5, lr}
     88a:	b087      	sub	sp, #28
     88c:	0004      	movs	r4, r0
     88e:	000d      	movs	r5, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
     890:	2800      	cmp	r0, #0
     892:	d014      	beq.n	8be <spi_m_sync_transfer+0x36>
     894:	0008      	movs	r0, r1
     896:	1e43      	subs	r3, r0, #1
     898:	4198      	sbcs	r0, r3
     89a:	b2c0      	uxtb	r0, r0
     89c:	22b3      	movs	r2, #179	; 0xb3
     89e:	4909      	ldr	r1, [pc, #36]	; (8c4 <spi_m_sync_transfer+0x3c>)
     8a0:	4b09      	ldr	r3, [pc, #36]	; (8c8 <spi_m_sync_transfer+0x40>)
     8a2:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
     8a4:	682b      	ldr	r3, [r5, #0]
     8a6:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
     8a8:	686b      	ldr	r3, [r5, #4]
     8aa:	9304      	str	r3, [sp, #16]
	msg.size  = p_xfer->size;
     8ac:	68ab      	ldr	r3, [r5, #8]
     8ae:	9301      	str	r3, [sp, #4]
     8b0:	9305      	str	r3, [sp, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
     8b2:	1d20      	adds	r0, r4, #4
     8b4:	a903      	add	r1, sp, #12
     8b6:	4b05      	ldr	r3, [pc, #20]	; (8cc <spi_m_sync_transfer+0x44>)
     8b8:	4798      	blx	r3
}
     8ba:	b007      	add	sp, #28
     8bc:	bd30      	pop	{r4, r5, pc}
     8be:	2000      	movs	r0, #0
     8c0:	e7ec      	b.n	89c <spi_m_sync_transfer+0x14>
     8c2:	46c0      	nop			; (mov r8, r8)
     8c4:	00005b74 	.word	0x00005b74
     8c8:	00000cad 	.word	0x00000cad
     8cc:	00001695 	.word	0x00001695

000008d0 <_spi_m_sync_io_write>:
{
     8d0:	b570      	push	{r4, r5, r6, lr}
     8d2:	b084      	sub	sp, #16
     8d4:	0004      	movs	r4, r0
     8d6:	000e      	movs	r6, r1
     8d8:	0015      	movs	r5, r2
	ASSERT(io);
     8da:	1e43      	subs	r3, r0, #1
     8dc:	4198      	sbcs	r0, r3
     8de:	b2c0      	uxtb	r0, r0
     8e0:	22a3      	movs	r2, #163	; 0xa3
     8e2:	4907      	ldr	r1, [pc, #28]	; (900 <_spi_m_sync_io_write+0x30>)
     8e4:	4b07      	ldr	r3, [pc, #28]	; (904 <_spi_m_sync_io_write+0x34>)
     8e6:	4798      	blx	r3
	xfer.rxbuf = 0;
     8e8:	2300      	movs	r3, #0
     8ea:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
     8ec:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
     8ee:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     8f0:	0020      	movs	r0, r4
     8f2:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     8f4:	a901      	add	r1, sp, #4
     8f6:	4b04      	ldr	r3, [pc, #16]	; (908 <_spi_m_sync_io_write+0x38>)
     8f8:	4798      	blx	r3
}
     8fa:	b004      	add	sp, #16
     8fc:	bd70      	pop	{r4, r5, r6, pc}
     8fe:	46c0      	nop			; (mov r8, r8)
     900:	00005b74 	.word	0x00005b74
     904:	00000cad 	.word	0x00000cad
     908:	00000889 	.word	0x00000889

0000090c <_spi_m_sync_io_read>:
{
     90c:	b570      	push	{r4, r5, r6, lr}
     90e:	b084      	sub	sp, #16
     910:	0004      	movs	r4, r0
     912:	000e      	movs	r6, r1
     914:	0015      	movs	r5, r2
	ASSERT(io);
     916:	1e43      	subs	r3, r0, #1
     918:	4198      	sbcs	r0, r3
     91a:	b2c0      	uxtb	r0, r0
     91c:	2287      	movs	r2, #135	; 0x87
     91e:	4907      	ldr	r1, [pc, #28]	; (93c <_spi_m_sync_io_read+0x30>)
     920:	4b07      	ldr	r3, [pc, #28]	; (940 <_spi_m_sync_io_read+0x34>)
     922:	4798      	blx	r3
	xfer.rxbuf = buf;
     924:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
     926:	2300      	movs	r3, #0
     928:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
     92a:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     92c:	0020      	movs	r0, r4
     92e:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     930:	a901      	add	r1, sp, #4
     932:	4b04      	ldr	r3, [pc, #16]	; (944 <_spi_m_sync_io_read+0x38>)
     934:	4798      	blx	r3
}
     936:	b004      	add	sp, #16
     938:	bd70      	pop	{r4, r5, r6, pc}
     93a:	46c0      	nop			; (mov r8, r8)
     93c:	00005b74 	.word	0x00005b74
     940:	00000cad 	.word	0x00000cad
     944:	00000889 	.word	0x00000889

00000948 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
     948:	b570      	push	{r4, r5, r6, lr}
     94a:	0004      	movs	r4, r0
     94c:	000d      	movs	r5, r1
	ASSERT(spi && io);
     94e:	2800      	cmp	r0, #0
     950:	d00b      	beq.n	96a <spi_m_sync_get_io_descriptor+0x22>
     952:	0008      	movs	r0, r1
     954:	1e43      	subs	r3, r0, #1
     956:	4198      	sbcs	r0, r3
     958:	b2c0      	uxtb	r0, r0
     95a:	22bd      	movs	r2, #189	; 0xbd
     95c:	4904      	ldr	r1, [pc, #16]	; (970 <spi_m_sync_get_io_descriptor+0x28>)
     95e:	4b05      	ldr	r3, [pc, #20]	; (974 <spi_m_sync_get_io_descriptor+0x2c>)
     960:	4798      	blx	r3
	*io = &spi->io;
     962:	340c      	adds	r4, #12
     964:	602c      	str	r4, [r5, #0]
	return 0;
}
     966:	2000      	movs	r0, #0
     968:	bd70      	pop	{r4, r5, r6, pc}
     96a:	2000      	movs	r0, #0
     96c:	e7f5      	b.n	95a <spi_m_sync_get_io_descriptor+0x12>
     96e:	46c0      	nop			; (mov r8, r8)
     970:	00005b74 	.word	0x00005b74
     974:	00000cad 	.word	0x00000cad

00000978 <temp_sync_init>:

/**
 * \brief              Initialize Temperature Descriptor
 */
int32_t temp_sync_init(struct temp_sync_descriptor *const descr, void *const hw)
{
     978:	b570      	push	{r4, r5, r6, lr}
     97a:	0004      	movs	r4, r0
     97c:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     97e:	2800      	cmp	r0, #0
     980:	d00c      	beq.n	99c <temp_sync_init+0x24>
     982:	0008      	movs	r0, r1
     984:	1e43      	subs	r3, r0, #1
     986:	4198      	sbcs	r0, r3
     988:	b2c0      	uxtb	r0, r0
     98a:	222b      	movs	r2, #43	; 0x2b
     98c:	4904      	ldr	r1, [pc, #16]	; (9a0 <temp_sync_init+0x28>)
     98e:	4b05      	ldr	r3, [pc, #20]	; (9a4 <temp_sync_init+0x2c>)
     990:	4798      	blx	r3
	return _temp_sync_init(&descr->dev, hw);
     992:	0029      	movs	r1, r5
     994:	0020      	movs	r0, r4
     996:	4b04      	ldr	r3, [pc, #16]	; (9a8 <temp_sync_init+0x30>)
     998:	4798      	blx	r3
}
     99a:	bd70      	pop	{r4, r5, r6, pc}
     99c:	2000      	movs	r0, #0
     99e:	e7f4      	b.n	98a <temp_sync_init+0x12>
     9a0:	00005b90 	.word	0x00005b90
     9a4:	00000cad 	.word	0x00000cad
     9a8:	000017a5 	.word	0x000017a5

000009ac <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
     9ac:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     9ae:	3808      	subs	r0, #8

	descr->stat = 0;
     9b0:	2300      	movs	r3, #0
     9b2:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
     9b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
     9b6:	2b00      	cmp	r3, #0
     9b8:	d000      	beq.n	9bc <usart_transmission_complete+0x10>
		descr->usart_cb.tx_done(descr);
     9ba:	4798      	blx	r3
	}
}
     9bc:	bd10      	pop	{r4, pc}

000009be <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
     9be:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     9c0:	3808      	subs	r0, #8

	descr->stat = 0;
     9c2:	2300      	movs	r3, #0
     9c4:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.error) {
     9c6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
     9c8:	2b00      	cmp	r3, #0
     9ca:	d000      	beq.n	9ce <usart_error+0x10>
		descr->usart_cb.error(descr);
     9cc:	4798      	blx	r3
	}
}
     9ce:	bd10      	pop	{r4, pc}

000009d0 <usart_fill_rx_buffer>:
{
     9d0:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     9d2:	0004      	movs	r4, r0
	ringbuffer_put(&descr->rx, data);
     9d4:	302c      	adds	r0, #44	; 0x2c
     9d6:	4b04      	ldr	r3, [pc, #16]	; (9e8 <usart_fill_rx_buffer+0x18>)
     9d8:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
     9da:	6a23      	ldr	r3, [r4, #32]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     9dc:	3c08      	subs	r4, #8
	if (descr->usart_cb.rx_done) {
     9de:	2b00      	cmp	r3, #0
     9e0:	d001      	beq.n	9e6 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
     9e2:	0020      	movs	r0, r4
     9e4:	4798      	blx	r3
}
     9e6:	bd10      	pop	{r4, pc}
     9e8:	00000d51 	.word	0x00000d51

000009ec <usart_async_write>:
{
     9ec:	b570      	push	{r4, r5, r6, lr}
     9ee:	0004      	movs	r4, r0
     9f0:	000e      	movs	r6, r1
     9f2:	0015      	movs	r5, r2
	ASSERT(descr && buf && length);
     9f4:	2800      	cmp	r0, #0
     9f6:	d01d      	beq.n	a34 <usart_async_write+0x48>
     9f8:	2900      	cmp	r1, #0
     9fa:	d01d      	beq.n	a38 <usart_async_write+0x4c>
     9fc:	0010      	movs	r0, r2
     9fe:	1e43      	subs	r3, r0, #1
     a00:	4198      	sbcs	r0, r3
     a02:	223c      	movs	r2, #60	; 0x3c
     a04:	32ff      	adds	r2, #255	; 0xff
     a06:	490f      	ldr	r1, [pc, #60]	; (a44 <usart_async_write+0x58>)
     a08:	4b0f      	ldr	r3, [pc, #60]	; (a48 <usart_async_write+0x5c>)
     a0a:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
     a0c:	2344      	movs	r3, #68	; 0x44
     a0e:	5ae2      	ldrh	r2, [r4, r3]
     a10:	3308      	adds	r3, #8
     a12:	5ae3      	ldrh	r3, [r4, r3]
     a14:	429a      	cmp	r2, r3
     a16:	d111      	bne.n	a3c <usart_async_write+0x50>
	descr->tx_buffer        = (uint8_t *)buf;
     a18:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
     a1a:	234c      	movs	r3, #76	; 0x4c
     a1c:	52e5      	strh	r5, [r4, r3]
	descr->tx_por           = 0;
     a1e:	2200      	movs	r2, #0
     a20:	3b08      	subs	r3, #8
     a22:	52e2      	strh	r2, [r4, r3]
	descr->stat             = USART_ASYNC_STATUS_BUSY;
     a24:	3b43      	subs	r3, #67	; 0x43
     a26:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
     a28:	0020      	movs	r0, r4
     a2a:	3008      	adds	r0, #8
     a2c:	4b07      	ldr	r3, [pc, #28]	; (a4c <usart_async_write+0x60>)
     a2e:	4798      	blx	r3
	return (int32_t)length;
     a30:	0028      	movs	r0, r5
}
     a32:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
     a34:	2000      	movs	r0, #0
     a36:	e7e4      	b.n	a02 <usart_async_write+0x16>
     a38:	2000      	movs	r0, #0
     a3a:	e7e2      	b.n	a02 <usart_async_write+0x16>
		return ERR_NO_RESOURCE;
     a3c:	201c      	movs	r0, #28
     a3e:	4240      	negs	r0, r0
     a40:	e7f7      	b.n	a32 <usart_async_write+0x46>
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	00005bac 	.word	0x00005bac
     a48:	00000cad 	.word	0x00000cad
     a4c:	00001479 	.word	0x00001479

00000a50 <usart_process_byte_sent>:
{
     a50:	b570      	push	{r4, r5, r6, lr}
     a52:	0004      	movs	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
     a54:	0001      	movs	r1, r0
     a56:	3908      	subs	r1, #8
     a58:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
     a5a:	224c      	movs	r2, #76	; 0x4c
     a5c:	5a8a      	ldrh	r2, [r1, r2]
     a5e:	429a      	cmp	r2, r3
     a60:	d00c      	beq.n	a7c <usart_process_byte_sent+0x2c>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
     a62:	000a      	movs	r2, r1
     a64:	6c89      	ldr	r1, [r1, #72]	; 0x48
     a66:	1c5d      	adds	r5, r3, #1
     a68:	2044      	movs	r0, #68	; 0x44
     a6a:	5215      	strh	r5, [r2, r0]
     a6c:	5cc9      	ldrb	r1, [r1, r3]
     a6e:	0020      	movs	r0, r4
     a70:	4b04      	ldr	r3, [pc, #16]	; (a84 <usart_process_byte_sent+0x34>)
     a72:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
     a74:	0020      	movs	r0, r4
     a76:	4b04      	ldr	r3, [pc, #16]	; (a88 <usart_process_byte_sent+0x38>)
     a78:	4798      	blx	r3
}
     a7a:	bd70      	pop	{r4, r5, r6, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
     a7c:	4b03      	ldr	r3, [pc, #12]	; (a8c <usart_process_byte_sent+0x3c>)
     a7e:	4798      	blx	r3
}
     a80:	e7fb      	b.n	a7a <usart_process_byte_sent+0x2a>
     a82:	46c0      	nop			; (mov r8, r8)
     a84:	00001471 	.word	0x00001471
     a88:	00001479 	.word	0x00001479
     a8c:	00001481 	.word	0x00001481

00000a90 <usart_async_read>:
{
     a90:	b5f0      	push	{r4, r5, r6, r7, lr}
     a92:	46ce      	mov	lr, r9
     a94:	4647      	mov	r7, r8
     a96:	b580      	push	{r7, lr}
     a98:	b085      	sub	sp, #20
     a9a:	0005      	movs	r5, r0
     a9c:	000e      	movs	r6, r1
     a9e:	0017      	movs	r7, r2
	ASSERT(descr && buf && length);
     aa0:	2800      	cmp	r0, #0
     aa2:	d015      	beq.n	ad0 <usart_async_read+0x40>
     aa4:	2900      	cmp	r1, #0
     aa6:	d013      	beq.n	ad0 <usart_async_read+0x40>
     aa8:	2a00      	cmp	r2, #0
     aaa:	d12a      	bne.n	b02 <usart_async_read+0x72>
     aac:	22ac      	movs	r2, #172	; 0xac
     aae:	0052      	lsls	r2, r2, #1
     ab0:	4929      	ldr	r1, [pc, #164]	; (b58 <usart_async_read+0xc8>)
     ab2:	2000      	movs	r0, #0
     ab4:	4b29      	ldr	r3, [pc, #164]	; (b5c <usart_async_read+0xcc>)
     ab6:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     ab8:	a803      	add	r0, sp, #12
     aba:	4b29      	ldr	r3, [pc, #164]	; (b60 <usart_async_read+0xd0>)
     abc:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     abe:	0028      	movs	r0, r5
     ac0:	3034      	adds	r0, #52	; 0x34
     ac2:	4b28      	ldr	r3, [pc, #160]	; (b64 <usart_async_read+0xd4>)
     ac4:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
     ac6:	a803      	add	r0, sp, #12
     ac8:	4b27      	ldr	r3, [pc, #156]	; (b68 <usart_async_read+0xd8>)
     aca:	4798      	blx	r3
	uint16_t                       was_read = 0;
     acc:	2500      	movs	r5, #0
	return (int32_t)was_read;
     ace:	e03c      	b.n	b4a <usart_async_read+0xba>
	ASSERT(descr && buf && length);
     ad0:	22ac      	movs	r2, #172	; 0xac
     ad2:	0052      	lsls	r2, r2, #1
     ad4:	4920      	ldr	r1, [pc, #128]	; (b58 <usart_async_read+0xc8>)
     ad6:	2000      	movs	r0, #0
     ad8:	4b20      	ldr	r3, [pc, #128]	; (b5c <usart_async_read+0xcc>)
     ada:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     adc:	a803      	add	r0, sp, #12
     ade:	4b20      	ldr	r3, [pc, #128]	; (b60 <usart_async_read+0xd0>)
     ae0:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     ae2:	3534      	adds	r5, #52	; 0x34
     ae4:	0028      	movs	r0, r5
     ae6:	9501      	str	r5, [sp, #4]
     ae8:	4b1e      	ldr	r3, [pc, #120]	; (b64 <usart_async_read+0xd4>)
     aea:	4798      	blx	r3
     aec:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
     aee:	a803      	add	r0, sp, #12
     af0:	4b1d      	ldr	r3, [pc, #116]	; (b68 <usart_async_read+0xd8>)
     af2:	4798      	blx	r3
	uint16_t                       was_read = 0;
     af4:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
     af6:	4643      	mov	r3, r8
     af8:	2b00      	cmp	r3, #0
     afa:	d026      	beq.n	b4a <usart_async_read+0xba>
     afc:	2f00      	cmp	r7, #0
     afe:	d116      	bne.n	b2e <usart_async_read+0x9e>
     b00:	e023      	b.n	b4a <usart_async_read+0xba>
	ASSERT(descr && buf && length);
     b02:	22ac      	movs	r2, #172	; 0xac
     b04:	0052      	lsls	r2, r2, #1
     b06:	4914      	ldr	r1, [pc, #80]	; (b58 <usart_async_read+0xc8>)
     b08:	2001      	movs	r0, #1
     b0a:	4b14      	ldr	r3, [pc, #80]	; (b5c <usart_async_read+0xcc>)
     b0c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     b0e:	a803      	add	r0, sp, #12
     b10:	4b13      	ldr	r3, [pc, #76]	; (b60 <usart_async_read+0xd0>)
     b12:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     b14:	3534      	adds	r5, #52	; 0x34
     b16:	0028      	movs	r0, r5
     b18:	9501      	str	r5, [sp, #4]
     b1a:	4b12      	ldr	r3, [pc, #72]	; (b64 <usart_async_read+0xd4>)
     b1c:	4798      	blx	r3
     b1e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
     b20:	a803      	add	r0, sp, #12
     b22:	4b11      	ldr	r3, [pc, #68]	; (b68 <usart_async_read+0xd8>)
     b24:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
     b26:	4643      	mov	r3, r8
	uint16_t                       was_read = 0;
     b28:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
     b2a:	2b00      	cmp	r3, #0
     b2c:	d00d      	beq.n	b4a <usart_async_read+0xba>
{
     b2e:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
     b30:	4b0e      	ldr	r3, [pc, #56]	; (b6c <usart_async_read+0xdc>)
     b32:	4699      	mov	r9, r3
     b34:	1c65      	adds	r5, r4, #1
     b36:	b2ad      	uxth	r5, r5
     b38:	1931      	adds	r1, r6, r4
     b3a:	9801      	ldr	r0, [sp, #4]
     b3c:	47c8      	blx	r9
     b3e:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
     b40:	4544      	cmp	r4, r8
     b42:	d202      	bcs.n	b4a <usart_async_read+0xba>
     b44:	b2a3      	uxth	r3, r4
     b46:	429f      	cmp	r7, r3
     b48:	d8f4      	bhi.n	b34 <usart_async_read+0xa4>
}
     b4a:	0028      	movs	r0, r5
     b4c:	b005      	add	sp, #20
     b4e:	bc0c      	pop	{r2, r3}
     b50:	4690      	mov	r8, r2
     b52:	4699      	mov	r9, r3
     b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b56:	46c0      	nop			; (mov r8, r8)
     b58:	00005bac 	.word	0x00005bac
     b5c:	00000cad 	.word	0x00000cad
     b60:	000006f5 	.word	0x000006f5
     b64:	00000d91 	.word	0x00000d91
     b68:	00000703 	.word	0x00000703
     b6c:	00000d09 	.word	0x00000d09

00000b70 <usart_async_init>:
{
     b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b72:	0004      	movs	r4, r0
     b74:	000d      	movs	r5, r1
     b76:	0016      	movs	r6, r2
     b78:	001f      	movs	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
     b7a:	2800      	cmp	r0, #0
     b7c:	d026      	beq.n	bcc <usart_async_init+0x5c>
     b7e:	2900      	cmp	r1, #0
     b80:	d026      	beq.n	bd0 <usart_async_init+0x60>
     b82:	2a00      	cmp	r2, #0
     b84:	d026      	beq.n	bd4 <usart_async_init+0x64>
     b86:	0018      	movs	r0, r3
     b88:	1e43      	subs	r3, r0, #1
     b8a:	4198      	sbcs	r0, r3
     b8c:	223a      	movs	r2, #58	; 0x3a
     b8e:	4914      	ldr	r1, [pc, #80]	; (be0 <usart_async_init+0x70>)
     b90:	4b14      	ldr	r3, [pc, #80]	; (be4 <usart_async_init+0x74>)
     b92:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
     b94:	0020      	movs	r0, r4
     b96:	3034      	adds	r0, #52	; 0x34
     b98:	003a      	movs	r2, r7
     b9a:	0031      	movs	r1, r6
     b9c:	4b12      	ldr	r3, [pc, #72]	; (be8 <usart_async_init+0x78>)
     b9e:	4798      	blx	r3
     ba0:	2800      	cmp	r0, #0
     ba2:	d119      	bne.n	bd8 <usart_async_init+0x68>
	init_status = _usart_async_init(&descr->device, hw);
     ba4:	0020      	movs	r0, r4
     ba6:	3008      	adds	r0, #8
     ba8:	0029      	movs	r1, r5
     baa:	4b10      	ldr	r3, [pc, #64]	; (bec <usart_async_init+0x7c>)
     bac:	4798      	blx	r3
	if (init_status) {
     bae:	2800      	cmp	r0, #0
     bb0:	d10b      	bne.n	bca <usart_async_init+0x5a>
	descr->io.read  = usart_async_read;
     bb2:	4b0f      	ldr	r3, [pc, #60]	; (bf0 <usart_async_init+0x80>)
     bb4:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_async_write;
     bb6:	4b0f      	ldr	r3, [pc, #60]	; (bf4 <usart_async_init+0x84>)
     bb8:	6023      	str	r3, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
     bba:	4b0f      	ldr	r3, [pc, #60]	; (bf8 <usart_async_init+0x88>)
     bbc:	60a3      	str	r3, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
     bbe:	4b0f      	ldr	r3, [pc, #60]	; (bfc <usart_async_init+0x8c>)
     bc0:	60e3      	str	r3, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
     bc2:	4b0f      	ldr	r3, [pc, #60]	; (c00 <usart_async_init+0x90>)
     bc4:	6123      	str	r3, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
     bc6:	4b0f      	ldr	r3, [pc, #60]	; (c04 <usart_async_init+0x94>)
     bc8:	6163      	str	r3, [r4, #20]
}
     bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
     bcc:	2000      	movs	r0, #0
     bce:	e7dd      	b.n	b8c <usart_async_init+0x1c>
     bd0:	2000      	movs	r0, #0
     bd2:	e7db      	b.n	b8c <usart_async_init+0x1c>
     bd4:	2000      	movs	r0, #0
     bd6:	e7d9      	b.n	b8c <usart_async_init+0x1c>
		return ERR_INVALID_ARG;
     bd8:	200d      	movs	r0, #13
     bda:	4240      	negs	r0, r0
     bdc:	e7f5      	b.n	bca <usart_async_init+0x5a>
     bde:	46c0      	nop			; (mov r8, r8)
     be0:	00005bac 	.word	0x00005bac
     be4:	00000cad 	.word	0x00000cad
     be8:	00000cb5 	.word	0x00000cb5
     bec:	000013e1 	.word	0x000013e1
     bf0:	00000a91 	.word	0x00000a91
     bf4:	000009ed 	.word	0x000009ed
     bf8:	00000a51 	.word	0x00000a51
     bfc:	000009d1 	.word	0x000009d1
     c00:	000009ad 	.word	0x000009ad
     c04:	000009bf 	.word	0x000009bf

00000c08 <usart_async_enable>:
{
     c08:	b510      	push	{r4, lr}
     c0a:	0004      	movs	r4, r0
	ASSERT(descr);
     c0c:	1e43      	subs	r3, r0, #1
     c0e:	4198      	sbcs	r0, r3
     c10:	b2c0      	uxtb	r0, r0
     c12:	2261      	movs	r2, #97	; 0x61
     c14:	4904      	ldr	r1, [pc, #16]	; (c28 <usart_async_enable+0x20>)
     c16:	4b05      	ldr	r3, [pc, #20]	; (c2c <usart_async_enable+0x24>)
     c18:	4798      	blx	r3
	_usart_async_enable(&descr->device);
     c1a:	0020      	movs	r0, r4
     c1c:	3008      	adds	r0, #8
     c1e:	4b04      	ldr	r3, [pc, #16]	; (c30 <usart_async_enable+0x28>)
     c20:	4798      	blx	r3
}
     c22:	2000      	movs	r0, #0
     c24:	bd10      	pop	{r4, pc}
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	00005bac 	.word	0x00005bac
     c2c:	00000cad 	.word	0x00000cad
     c30:	0000145d 	.word	0x0000145d

00000c34 <usart_async_register_callback>:
{
     c34:	b570      	push	{r4, r5, r6, lr}
     c36:	0005      	movs	r5, r0
     c38:	000e      	movs	r6, r1
     c3a:	0014      	movs	r4, r2
	ASSERT(descr);
     c3c:	1e43      	subs	r3, r0, #1
     c3e:	4198      	sbcs	r0, r3
     c40:	b2c0      	uxtb	r0, r0
     c42:	2283      	movs	r2, #131	; 0x83
     c44:	4916      	ldr	r1, [pc, #88]	; (ca0 <usart_async_register_callback+0x6c>)
     c46:	4b17      	ldr	r3, [pc, #92]	; (ca4 <usart_async_register_callback+0x70>)
     c48:	4798      	blx	r3
	switch (type) {
     c4a:	2e01      	cmp	r6, #1
     c4c:	d011      	beq.n	c72 <usart_async_register_callback+0x3e>
     c4e:	2e00      	cmp	r6, #0
     c50:	d004      	beq.n	c5c <usart_async_register_callback+0x28>
     c52:	2e02      	cmp	r6, #2
     c54:	d018      	beq.n	c88 <usart_async_register_callback+0x54>
		return ERR_INVALID_ARG;
     c56:	200d      	movs	r0, #13
     c58:	4240      	negs	r0, r0
     c5a:	e009      	b.n	c70 <usart_async_register_callback+0x3c>
		descr->usart_cb.rx_done = cb;
     c5c:	62ac      	str	r4, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
     c5e:	1e62      	subs	r2, r4, #1
     c60:	4194      	sbcs	r4, r2
     c62:	b2e2      	uxtb	r2, r4
     c64:	0028      	movs	r0, r5
     c66:	3008      	adds	r0, #8
     c68:	2101      	movs	r1, #1
     c6a:	4b0f      	ldr	r3, [pc, #60]	; (ca8 <usart_async_register_callback+0x74>)
     c6c:	4798      	blx	r3
	return ERR_NONE;
     c6e:	2000      	movs	r0, #0
}
     c70:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
     c72:	626c      	str	r4, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
     c74:	1e62      	subs	r2, r4, #1
     c76:	4194      	sbcs	r4, r2
     c78:	b2e2      	uxtb	r2, r4
     c7a:	0028      	movs	r0, r5
     c7c:	3008      	adds	r0, #8
     c7e:	2102      	movs	r1, #2
     c80:	4b09      	ldr	r3, [pc, #36]	; (ca8 <usart_async_register_callback+0x74>)
     c82:	4798      	blx	r3
	return ERR_NONE;
     c84:	2000      	movs	r0, #0
		break;
     c86:	e7f3      	b.n	c70 <usart_async_register_callback+0x3c>
		descr->usart_cb.error = cb;
     c88:	62ec      	str	r4, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
     c8a:	1e62      	subs	r2, r4, #1
     c8c:	4194      	sbcs	r4, r2
     c8e:	b2e2      	uxtb	r2, r4
     c90:	0028      	movs	r0, r5
     c92:	3008      	adds	r0, #8
     c94:	2103      	movs	r1, #3
     c96:	4b04      	ldr	r3, [pc, #16]	; (ca8 <usart_async_register_callback+0x74>)
     c98:	4798      	blx	r3
	return ERR_NONE;
     c9a:	2000      	movs	r0, #0
		break;
     c9c:	e7e8      	b.n	c70 <usart_async_register_callback+0x3c>
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	00005bac 	.word	0x00005bac
     ca4:	00000cad 	.word	0x00000cad
     ca8:	00001489 	.word	0x00001489

00000cac <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     cac:	2800      	cmp	r0, #0
     cae:	d100      	bne.n	cb2 <assert+0x6>
		__asm("BKPT #0");
     cb0:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     cb2:	4770      	bx	lr

00000cb4 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
     cb4:	b570      	push	{r4, r5, r6, lr}
     cb6:	0004      	movs	r4, r0
     cb8:	000e      	movs	r6, r1
     cba:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
     cbc:	2800      	cmp	r0, #0
     cbe:	d00b      	beq.n	cd8 <ringbuffer_init+0x24>
     cc0:	2900      	cmp	r1, #0
     cc2:	d018      	beq.n	cf6 <ringbuffer_init+0x42>
     cc4:	2001      	movs	r0, #1
     cc6:	2a00      	cmp	r2, #0
     cc8:	d107      	bne.n	cda <ringbuffer_init+0x26>
     cca:	2228      	movs	r2, #40	; 0x28
     ccc:	490c      	ldr	r1, [pc, #48]	; (d00 <ringbuffer_init+0x4c>)
     cce:	2000      	movs	r0, #0
     cd0:	4b0c      	ldr	r3, [pc, #48]	; (d04 <ringbuffer_init+0x50>)
     cd2:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
     cd4:	1e6b      	subs	r3, r5, #1
     cd6:	e007      	b.n	ce8 <ringbuffer_init+0x34>
	ASSERT(rb && buf && size);
     cd8:	2000      	movs	r0, #0
     cda:	2228      	movs	r2, #40	; 0x28
     cdc:	4908      	ldr	r1, [pc, #32]	; (d00 <ringbuffer_init+0x4c>)
     cde:	4b09      	ldr	r3, [pc, #36]	; (d04 <ringbuffer_init+0x50>)
     ce0:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
     ce2:	1e6b      	subs	r3, r5, #1
     ce4:	422b      	tst	r3, r5
     ce6:	d108      	bne.n	cfa <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
     ce8:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
     cea:	2300      	movs	r3, #0
     cec:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
     cee:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
     cf0:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
     cf2:	2000      	movs	r0, #0
}
     cf4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
     cf6:	2000      	movs	r0, #0
     cf8:	e7ef      	b.n	cda <ringbuffer_init+0x26>
		return ERR_INVALID_ARG;
     cfa:	200d      	movs	r0, #13
     cfc:	4240      	negs	r0, r0
     cfe:	e7f9      	b.n	cf4 <ringbuffer_init+0x40>
     d00:	00005bcc 	.word	0x00005bcc
     d04:	00000cad 	.word	0x00000cad

00000d08 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
     d08:	b570      	push	{r4, r5, r6, lr}
     d0a:	0004      	movs	r4, r0
     d0c:	000d      	movs	r5, r1
	ASSERT(rb && data);
     d0e:	2800      	cmp	r0, #0
     d10:	d015      	beq.n	d3e <ringbuffer_get+0x36>
     d12:	0008      	movs	r0, r1
     d14:	1e43      	subs	r3, r0, #1
     d16:	4198      	sbcs	r0, r3
     d18:	b2c0      	uxtb	r0, r0
     d1a:	2240      	movs	r2, #64	; 0x40
     d1c:	490a      	ldr	r1, [pc, #40]	; (d48 <ringbuffer_get+0x40>)
     d1e:	4b0b      	ldr	r3, [pc, #44]	; (d4c <ringbuffer_get+0x44>)
     d20:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
     d22:	68a3      	ldr	r3, [r4, #8]
     d24:	68e2      	ldr	r2, [r4, #12]
     d26:	429a      	cmp	r2, r3
     d28:	d00b      	beq.n	d42 <ringbuffer_get+0x3a>
		*data = rb->buf[rb->read_index & rb->size];
     d2a:	6862      	ldr	r2, [r4, #4]
     d2c:	4013      	ands	r3, r2
     d2e:	6822      	ldr	r2, [r4, #0]
     d30:	5cd3      	ldrb	r3, [r2, r3]
     d32:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
     d34:	68a3      	ldr	r3, [r4, #8]
     d36:	3301      	adds	r3, #1
     d38:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
     d3a:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
     d3c:	bd70      	pop	{r4, r5, r6, pc}
     d3e:	2000      	movs	r0, #0
     d40:	e7eb      	b.n	d1a <ringbuffer_get+0x12>
	return ERR_NOT_FOUND;
     d42:	200a      	movs	r0, #10
     d44:	4240      	negs	r0, r0
     d46:	e7f9      	b.n	d3c <ringbuffer_get+0x34>
     d48:	00005bcc 	.word	0x00005bcc
     d4c:	00000cad 	.word	0x00000cad

00000d50 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
     d50:	b570      	push	{r4, r5, r6, lr}
     d52:	0004      	movs	r4, r0
     d54:	000d      	movs	r5, r1
	ASSERT(rb);
     d56:	1e43      	subs	r3, r0, #1
     d58:	4198      	sbcs	r0, r3
     d5a:	b2c0      	uxtb	r0, r0
     d5c:	2251      	movs	r2, #81	; 0x51
     d5e:	490a      	ldr	r1, [pc, #40]	; (d88 <ringbuffer_put+0x38>)
     d60:	4b0a      	ldr	r3, [pc, #40]	; (d8c <ringbuffer_put+0x3c>)
     d62:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
     d64:	6863      	ldr	r3, [r4, #4]
     d66:	68e2      	ldr	r2, [r4, #12]
     d68:	4013      	ands	r3, r2
     d6a:	6822      	ldr	r2, [r4, #0]
     d6c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
     d6e:	68e3      	ldr	r3, [r4, #12]
     d70:	6861      	ldr	r1, [r4, #4]
     d72:	68a2      	ldr	r2, [r4, #8]
     d74:	1a9a      	subs	r2, r3, r2
     d76:	428a      	cmp	r2, r1
     d78:	d901      	bls.n	d7e <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
     d7a:	1a59      	subs	r1, r3, r1
     d7c:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
     d7e:	3301      	adds	r3, #1
     d80:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
     d82:	2000      	movs	r0, #0
     d84:	bd70      	pop	{r4, r5, r6, pc}
     d86:	46c0      	nop			; (mov r8, r8)
     d88:	00005bcc 	.word	0x00005bcc
     d8c:	00000cad 	.word	0x00000cad

00000d90 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
     d90:	b510      	push	{r4, lr}
     d92:	0004      	movs	r4, r0
	ASSERT(rb);
     d94:	1e43      	subs	r3, r0, #1
     d96:	4198      	sbcs	r0, r3
     d98:	b2c0      	uxtb	r0, r0
     d9a:	2267      	movs	r2, #103	; 0x67
     d9c:	4903      	ldr	r1, [pc, #12]	; (dac <ringbuffer_num+0x1c>)
     d9e:	4b04      	ldr	r3, [pc, #16]	; (db0 <ringbuffer_num+0x20>)
     da0:	4798      	blx	r3

	return rb->write_index - rb->read_index;
     da2:	68e0      	ldr	r0, [r4, #12]
     da4:	68a3      	ldr	r3, [r4, #8]
     da6:	1ac0      	subs	r0, r0, r3
}
     da8:	bd10      	pop	{r4, pc}
     daa:	46c0      	nop			; (mov r8, r8)
     dac:	00005bcc 	.word	0x00005bcc
     db0:	00000cad 	.word	0x00000cad

00000db4 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
     db4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
     db6:	4a06      	ldr	r2, [pc, #24]	; (dd0 <_sbrk+0x1c>)
     db8:	6812      	ldr	r2, [r2, #0]
     dba:	2a00      	cmp	r2, #0
     dbc:	d004      	beq.n	dc8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
     dbe:	4a04      	ldr	r2, [pc, #16]	; (dd0 <_sbrk+0x1c>)
     dc0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
     dc2:	18c3      	adds	r3, r0, r3
     dc4:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
     dc6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
     dc8:	4902      	ldr	r1, [pc, #8]	; (dd4 <_sbrk+0x20>)
     dca:	4a01      	ldr	r2, [pc, #4]	; (dd0 <_sbrk+0x1c>)
     dcc:	6011      	str	r1, [r2, #0]
     dce:	e7f6      	b.n	dbe <_sbrk+0xa>
     dd0:	20000194 	.word	0x20000194
     dd4:	200023a8 	.word	0x200023a8

00000dd8 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     dd8:	b510      	push	{r4, lr}
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
     dda:	8c03      	ldrh	r3, [r0, #32]

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
     ddc:	07db      	lsls	r3, r3, #31
     dde:	d418      	bmi.n	e12 <_adc_init+0x3a>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     de0:	2203      	movs	r2, #3
     de2:	8c03      	ldrh	r3, [r0, #32]
     de4:	4213      	tst	r3, r2
     de6:	d1fc      	bne.n	de2 <_adc_init+0xa>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
     de8:	7803      	ldrb	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     dea:	079b      	lsls	r3, r3, #30
     dec:	d50b      	bpl.n	e06 <_adc_init+0x2e>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     dee:	7803      	ldrb	r3, [r0, #0]
     df0:	2202      	movs	r2, #2
     df2:	4393      	bics	r3, r2
     df4:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     df6:	3201      	adds	r2, #1
     df8:	8c03      	ldrh	r3, [r0, #32]
     dfa:	4213      	tst	r3, r2
     dfc:	d1fc      	bne.n	df8 <_adc_init+0x20>
     dfe:	2202      	movs	r2, #2
     e00:	8c03      	ldrh	r3, [r0, #32]
     e02:	4213      	tst	r3, r2
     e04:	d1fc      	bne.n	e00 <_adc_init+0x28>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     e06:	2301      	movs	r3, #1
     e08:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e0a:	2203      	movs	r2, #3
     e0c:	8c03      	ldrh	r3, [r0, #32]
     e0e:	4213      	tst	r3, r2
     e10:	d1fc      	bne.n	e0c <_adc_init+0x34>
     e12:	2201      	movs	r2, #1
     e14:	8c03      	ldrh	r3, [r0, #32]
     e16:	4213      	tst	r3, r2
     e18:	d1fc      	bne.n	e14 <_adc_init+0x3c>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     e1a:	00ca      	lsls	r2, r1, #3
     e1c:	1a52      	subs	r2, r2, r1
     e1e:	0092      	lsls	r2, r2, #2
     e20:	4b36      	ldr	r3, [pc, #216]	; (efc <_adc_init+0x124>)
     e22:	189b      	adds	r3, r3, r2
     e24:	789a      	ldrb	r2, [r3, #2]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
     e26:	7042      	strb	r2, [r0, #1]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     e28:	78da      	ldrb	r2, [r3, #3]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
     e2a:	7082      	strb	r2, [r0, #2]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     e2c:	791a      	ldrb	r2, [r3, #4]
}

static inline void hri_adc_write_EVCTRL_reg(const void *const hw, hri_adc_evctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->EVCTRL.reg = data;
     e2e:	70c2      	strb	r2, [r0, #3]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
     e30:	88db      	ldrh	r3, [r3, #6]
}

static inline void hri_adc_write_INPUTCTRL_reg(const void *const hw, hri_adc_inputctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->INPUTCTRL.reg = data;
     e32:	8103      	strh	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e34:	8c03      	ldrh	r3, [r0, #32]
     e36:	055b      	lsls	r3, r3, #21
     e38:	d1fc      	bne.n	e34 <_adc_init+0x5c>
	hri_adc_write_CTRLC_reg(hw, _adcs[i].ctrl_c);
     e3a:	00cb      	lsls	r3, r1, #3
     e3c:	1a5b      	subs	r3, r3, r1
     e3e:	009b      	lsls	r3, r3, #2
     e40:	4a2e      	ldr	r2, [pc, #184]	; (efc <_adc_init+0x124>)
     e42:	18d3      	adds	r3, r2, r3
     e44:	891b      	ldrh	r3, [r3, #8]
}

static inline void hri_adc_write_CTRLC_reg(const void *const hw, hri_adc_ctrlc_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLC.reg = data;
     e46:	8143      	strh	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e48:	8c03      	ldrh	r3, [r0, #32]
     e4a:	055b      	lsls	r3, r3, #21
     e4c:	d1fc      	bne.n	e48 <_adc_init+0x70>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     e4e:	00cb      	lsls	r3, r1, #3
     e50:	1a5b      	subs	r3, r3, r1
     e52:	009b      	lsls	r3, r3, #2
     e54:	4a29      	ldr	r2, [pc, #164]	; (efc <_adc_init+0x124>)
     e56:	18d3      	adds	r3, r2, r3
     e58:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
     e5a:	7303      	strb	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e5c:	8c03      	ldrh	r3, [r0, #32]
     e5e:	055b      	lsls	r3, r3, #21
     e60:	d1fc      	bne.n	e5c <_adc_init+0x84>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     e62:	00cb      	lsls	r3, r1, #3
     e64:	1a5b      	subs	r3, r3, r1
     e66:	009b      	lsls	r3, r3, #2
     e68:	4a24      	ldr	r2, [pc, #144]	; (efc <_adc_init+0x124>)
     e6a:	18d3      	adds	r3, r2, r3
     e6c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
     e6e:	7343      	strb	r3, [r0, #13]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e70:	8c03      	ldrh	r3, [r0, #32]
     e72:	055b      	lsls	r3, r3, #21
     e74:	d1fc      	bne.n	e70 <_adc_init+0x98>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     e76:	00cb      	lsls	r3, r1, #3
     e78:	1a5b      	subs	r3, r3, r1
     e7a:	009b      	lsls	r3, r3, #2
     e7c:	4a1f      	ldr	r2, [pc, #124]	; (efc <_adc_init+0x124>)
     e7e:	18d3      	adds	r3, r2, r3
     e80:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
     e82:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e84:	2240      	movs	r2, #64	; 0x40
     e86:	8c03      	ldrh	r3, [r0, #32]
     e88:	4213      	tst	r3, r2
     e8a:	d1fc      	bne.n	e86 <_adc_init+0xae>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     e8c:	00cb      	lsls	r3, r1, #3
     e8e:	1a5b      	subs	r3, r3, r1
     e90:	009b      	lsls	r3, r3, #2
     e92:	4a1a      	ldr	r2, [pc, #104]	; (efc <_adc_init+0x124>)
     e94:	18d3      	adds	r3, r2, r3
     e96:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
     e98:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e9a:	2280      	movs	r2, #128	; 0x80
     e9c:	8c03      	ldrh	r3, [r0, #32]
     e9e:	4213      	tst	r3, r2
     ea0:	d1fc      	bne.n	e9c <_adc_init+0xc4>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     ea2:	00cb      	lsls	r3, r1, #3
     ea4:	1a5b      	subs	r3, r3, r1
     ea6:	009b      	lsls	r3, r3, #2
     ea8:	4a14      	ldr	r2, [pc, #80]	; (efc <_adc_init+0x124>)
     eaa:	18d3      	adds	r3, r2, r3
     eac:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
     eae:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     eb0:	2280      	movs	r2, #128	; 0x80
     eb2:	0052      	lsls	r2, r2, #1
     eb4:	8c03      	ldrh	r3, [r0, #32]
     eb6:	4213      	tst	r3, r2
     eb8:	d1fc      	bne.n	eb4 <_adc_init+0xdc>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     eba:	00cb      	lsls	r3, r1, #3
     ebc:	1a5b      	subs	r3, r3, r1
     ebe:	009b      	lsls	r3, r3, #2
     ec0:	4a0e      	ldr	r2, [pc, #56]	; (efc <_adc_init+0x124>)
     ec2:	18d3      	adds	r3, r2, r3
     ec4:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
     ec6:	8283      	strh	r3, [r0, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     ec8:	2280      	movs	r2, #128	; 0x80
     eca:	0092      	lsls	r2, r2, #2
     ecc:	8c03      	ldrh	r3, [r0, #32]
     ece:	4213      	tst	r3, r2
     ed0:	d1fc      	bne.n	ecc <_adc_init+0xf4>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     ed2:	4c0a      	ldr	r4, [pc, #40]	; (efc <_adc_init+0x124>)
     ed4:	00cb      	lsls	r3, r1, #3
     ed6:	1a5a      	subs	r2, r3, r1
     ed8:	0092      	lsls	r2, r2, #2
     eda:	18a2      	adds	r2, r4, r2
     edc:	7d12      	ldrb	r2, [r2, #20]
}

static inline void hri_adc_write_DBGCTRL_reg(const void *const hw, hri_adc_dbgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->DBGCTRL.reg = data;
     ede:	7702      	strb	r2, [r0, #28]
}

static inline void hri_adc_write_SEQCTRL_reg(const void *const hw, hri_adc_seqctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SEQCTRL.reg = data;
     ee0:	2200      	movs	r2, #0
     ee2:	6282      	str	r2, [r0, #40]	; 0x28
	hri_adc_write_SEQCTRL_reg(hw, _adcs[i].seq_ctrl);
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     ee4:	1a59      	subs	r1, r3, r1
     ee6:	0089      	lsls	r1, r1, #2
     ee8:	1861      	adds	r1, r4, r1
     eea:	784b      	ldrb	r3, [r1, #1]
	((Adc *)hw)->CTRLA.reg = data;
     eec:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     eee:	3203      	adds	r2, #3
     ef0:	8c03      	ldrh	r3, [r0, #32]
     ef2:	4213      	tst	r3, r2
     ef4:	d1fc      	bne.n	ef0 <_adc_init+0x118>

	return ERR_NONE;
}
     ef6:	2000      	movs	r0, #0
     ef8:	bd10      	pop	{r4, pc}
     efa:	46c0      	nop			; (mov r8, r8)
     efc:	00005bf0 	.word	0x00005bf0

00000f00 <_adc_get_regs>:
{
     f00:	b510      	push	{r4, lr}
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
     f02:	4b07      	ldr	r3, [pc, #28]	; (f20 <_adc_get_regs+0x20>)
     f04:	469c      	mov	ip, r3
     f06:	4460      	add	r0, ip
     f08:	0a80      	lsrs	r0, r0, #10
		if (_adcs[i].number == n) {
     f0a:	b2c0      	uxtb	r0, r0
     f0c:	2800      	cmp	r0, #0
     f0e:	d004      	beq.n	f1a <_adc_get_regs+0x1a>
	ASSERT(false);
     f10:	228d      	movs	r2, #141	; 0x8d
     f12:	4904      	ldr	r1, [pc, #16]	; (f24 <_adc_get_regs+0x24>)
     f14:	2000      	movs	r0, #0
     f16:	4b04      	ldr	r3, [pc, #16]	; (f28 <_adc_get_regs+0x28>)
     f18:	4798      	blx	r3
}
     f1a:	2000      	movs	r0, #0
     f1c:	bd10      	pop	{r4, pc}
     f1e:	46c0      	nop			; (mov r8, r8)
     f20:	bdffbc00 	.word	0xbdffbc00
     f24:	00005c0c 	.word	0x00005c0c
     f28:	00000cad 	.word	0x00000cad

00000f2c <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
     f2c:	b570      	push	{r4, r5, r6, lr}
     f2e:	0005      	movs	r5, r0
     f30:	000c      	movs	r4, r1
	ASSERT(device);
     f32:	1e43      	subs	r3, r0, #1
     f34:	4198      	sbcs	r0, r3
     f36:	b2c0      	uxtb	r0, r0
     f38:	22d4      	movs	r2, #212	; 0xd4
     f3a:	4906      	ldr	r1, [pc, #24]	; (f54 <_adc_sync_init+0x28>)
     f3c:	4b06      	ldr	r3, [pc, #24]	; (f58 <_adc_sync_init+0x2c>)
     f3e:	4798      	blx	r3

	device->hw = hw;
     f40:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
     f42:	0020      	movs	r0, r4
     f44:	4b05      	ldr	r3, [pc, #20]	; (f5c <_adc_sync_init+0x30>)
     f46:	4798      	blx	r3
     f48:	0001      	movs	r1, r0
     f4a:	0020      	movs	r0, r4
     f4c:	4b04      	ldr	r3, [pc, #16]	; (f60 <_adc_sync_init+0x34>)
     f4e:	4798      	blx	r3
}
     f50:	bd70      	pop	{r4, r5, r6, pc}
     f52:	46c0      	nop			; (mov r8, r8)
     f54:	00005c0c 	.word	0x00005c0c
     f58:	00000cad 	.word	0x00000cad
     f5c:	00000f01 	.word	0x00000f01
     f60:	00000dd9 	.word	0x00000dd9

00000f64 <_adc_sync_enable_channel>:
 */
void _adc_sync_enable_channel(struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
     f64:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
     f66:	7813      	ldrb	r3, [r2, #0]
     f68:	2102      	movs	r1, #2
     f6a:	430b      	orrs	r3, r1
     f6c:	7013      	strb	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     f6e:	3101      	adds	r1, #1
     f70:	8c13      	ldrh	r3, [r2, #32]
     f72:	420b      	tst	r3, r1
     f74:	d1fc      	bne.n	f70 <_adc_sync_enable_channel+0xc>
}
     f76:	4770      	bx	lr

00000f78 <_adc_sync_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_sync_get_data_size(const struct _adc_sync_device *const device)
{
	return hri_adc_read_CTRLC_RESSEL_bf(device->hw) == ADC_CTRLC_RESSEL_8BIT_Val ? 1 : 2;
     f78:	6803      	ldr	r3, [r0, #0]
	tmp = ((Adc *)hw)->CTRLC.reg;
     f7a:	8958      	ldrh	r0, [r3, #10]
	tmp = (tmp & ADC_CTRLC_RESSEL_Msk) >> ADC_CTRLC_RESSEL_Pos;
     f7c:	0680      	lsls	r0, r0, #26
     f7e:	0f80      	lsrs	r0, r0, #30
     f80:	3803      	subs	r0, #3
     f82:	1e43      	subs	r3, r0, #1
     f84:	4198      	sbcs	r0, r3
     f86:	3001      	adds	r0, #1
}
     f88:	4770      	bx	lr

00000f8a <_adc_sync_is_channel_conversion_done>:
 */
bool _adc_sync_is_channel_conversion_done(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_get_interrupt_RESRDY_bit(device->hw);
     f8a:	6803      	ldr	r3, [r0, #0]
	return (((Adc *)hw)->INTFLAG.reg & ADC_INTFLAG_RESRDY) >> ADC_INTFLAG_RESRDY_Pos;
     f8c:	7998      	ldrb	r0, [r3, #6]
     f8e:	2301      	movs	r3, #1
     f90:	4018      	ands	r0, r3
}
     f92:	4770      	bx	lr

00000f94 <_adc_sync_convert>:
/**
 * \brief Make conversion
 */
void _adc_sync_convert(struct _adc_sync_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
     f94:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
     f96:	7e13      	ldrb	r3, [r2, #24]
     f98:	2102      	movs	r1, #2
     f9a:	430b      	orrs	r3, r1
     f9c:	7613      	strb	r3, [r2, #24]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     f9e:	8c13      	ldrh	r3, [r2, #32]
     fa0:	055b      	lsls	r3, r3, #21
     fa2:	d1fc      	bne.n	f9e <_adc_sync_convert+0xa>
}
     fa4:	4770      	bx	lr

00000fa6 <_adc_sync_read_channel_data>:
 */
uint16_t _adc_sync_read_channel_data(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_read_RESULT_reg(device->hw);
     fa6:	6803      	ldr	r3, [r0, #0]
	return ((Adc *)hw)->RESULT.reg;
     fa8:	8c98      	ldrh	r0, [r3, #36]	; 0x24
     faa:	b280      	uxth	r0, r0
}
     fac:	4770      	bx	lr

00000fae <_adc_get_adc_sync>:
 * \brief Retrieve ADC sync helper functions
 */
void *_adc_get_adc_sync(void)
{
	return (void *)NULL;
}
     fae:	2000      	movs	r0, #0
     fb0:	4770      	bx	lr
	...

00000fb4 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
     fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
	dev->hw = hw;
     fb6:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
     fb8:	698b      	ldr	r3, [r1, #24]
     fba:	2201      	movs	r2, #1
     fbc:	4313      	orrs	r3, r2
     fbe:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
     fc0:	6802      	ldr	r2, [r0, #0]

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
     fc2:	2401      	movs	r4, #1
	tmp = ((Can *)hw)->CCCR.reg;
     fc4:	6993      	ldr	r3, [r2, #24]
     fc6:	421c      	tst	r4, r3
     fc8:	d0fc      	beq.n	fc4 <_can_async_init+0x10>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
     fca:	6993      	ldr	r3, [r2, #24]
     fcc:	2402      	movs	r4, #2
     fce:	4323      	orrs	r3, r4
     fd0:	6193      	str	r3, [r2, #24]
		;
	hri_can_set_CCCR_CCE_bit(dev->hw);

#ifdef CONF_CAN0_ENABLED
	if (hw == CAN0) {
     fd2:	4b34      	ldr	r3, [pc, #208]	; (10a4 <_can_async_init+0xf0>)
     fd4:	4299      	cmp	r1, r3
     fd6:	d010      	beq.n	ffa <_can_async_init+0x46>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
     fd8:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
     fda:	6993      	ldr	r3, [r2, #24]
     fdc:	2102      	movs	r1, #2
     fde:	438b      	bics	r3, r1
     fe0:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
     fe2:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
     fe4:	6993      	ldr	r3, [r2, #24]
     fe6:	3901      	subs	r1, #1
     fe8:	438b      	bics	r3, r1
     fea:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
     fec:	6801      	ldr	r1, [r0, #0]
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
     fee:	2201      	movs	r2, #1
	tmp = ((Can *)hw)->CCCR.reg;
     ff0:	698b      	ldr	r3, [r1, #24]
     ff2:	421a      	tst	r2, r3
     ff4:	d1fc      	bne.n	ff0 <_can_async_init+0x3c>
	};

	return ERR_NONE;
}
     ff6:	2000      	movs	r0, #0
     ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_can0_dev    = dev;
     ffa:	4b2b      	ldr	r3, [pc, #172]	; (10a8 <_can_async_init+0xf4>)
     ffc:	001a      	movs	r2, r3
     ffe:	c201      	stmia	r2!, {r0}
		dev->context = (void *)&_can0_context;
    1000:	492a      	ldr	r1, [pc, #168]	; (10ac <_can_async_init+0xf8>)
    1002:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN0_CCCR_REG);
    1004:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
    1006:	698c      	ldr	r4, [r1, #24]
    1008:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN0_MRCFG_REG);
    100a:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    100c:	2400      	movs	r4, #0
    100e:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN0_BTP_REG);
    1010:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
    1012:	4d27      	ldr	r5, [pc, #156]	; (10b0 <_can_async_init+0xfc>)
    1014:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN0_DBTP_REG);
    1016:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    1018:	4d26      	ldr	r5, [pc, #152]	; (10b4 <_can_async_init+0x100>)
    101a:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN0_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo));
    101c:	4d26      	ldr	r5, [pc, #152]	; (10b8 <_can_async_init+0x104>)
    101e:	042d      	lsls	r5, r5, #16
    1020:	0c2d      	lsrs	r5, r5, #16
    1022:	2180      	movs	r1, #128	; 0x80
    1024:	0289      	lsls	r1, r1, #10
    1026:	430d      	orrs	r5, r1
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
    1028:	26a0      	movs	r6, #160	; 0xa0
    102a:	6807      	ldr	r7, [r0, #0]
    102c:	51bd      	str	r5, [r7, r6]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    102e:	25bc      	movs	r5, #188	; 0xbc
    1030:	6806      	ldr	r6, [r0, #0]
    1032:	5174      	str	r4, [r6, r5]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    1034:	350c      	adds	r5, #12
    1036:	6806      	ldr	r6, [r0, #0]
    1038:	5174      	str	r4, [r6, r5]
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN0_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can0_tx_fifo));
    103a:	4d20      	ldr	r5, [pc, #128]	; (10bc <_can_async_init+0x108>)
    103c:	042d      	lsls	r5, r5, #16
    103e:	0c2d      	lsrs	r5, r5, #16
    1040:	2680      	movs	r6, #128	; 0x80
    1042:	04b6      	lsls	r6, r6, #18
    1044:	4335      	orrs	r5, r6
	((Can *)hw)->TXBC.reg = data;
    1046:	26c0      	movs	r6, #192	; 0xc0
    1048:	6807      	ldr	r7, [r0, #0]
    104a:	51bd      	str	r5, [r7, r6]
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN0_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo));
    104c:	0412      	lsls	r2, r2, #16
    104e:	0c12      	lsrs	r2, r2, #16
    1050:	430a      	orrs	r2, r1
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    1052:	25f0      	movs	r5, #240	; 0xf0
    1054:	6806      	ldr	r6, [r0, #0]
    1056:	5172      	str	r2, [r6, r5]
	((Can *)hw)->GFC.reg = data;
    1058:	3d70      	subs	r5, #112	; 0x70
    105a:	2228      	movs	r2, #40	; 0x28
    105c:	6806      	ldr	r6, [r0, #0]
    105e:	5172      	str	r2, [r6, r5]
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN0_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can0_rx_std_filter));
    1060:	001a      	movs	r2, r3
    1062:	3214      	adds	r2, #20
    1064:	0412      	lsls	r2, r2, #16
    1066:	0c12      	lsrs	r2, r2, #16
    1068:	430a      	orrs	r2, r1
	((Can *)hw)->SIDFC.reg = data;
    106a:	2684      	movs	r6, #132	; 0x84
    106c:	6807      	ldr	r7, [r0, #0]
    106e:	51ba      	str	r2, [r7, r6]
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN0_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can0_rx_ext_filter));
    1070:	331c      	adds	r3, #28
    1072:	041b      	lsls	r3, r3, #16
    1074:	0c1b      	lsrs	r3, r3, #16
    1076:	430b      	orrs	r3, r1
	((Can *)hw)->XIDFC.reg = data;
    1078:	2288      	movs	r2, #136	; 0x88
    107a:	6801      	ldr	r1, [r0, #0]
    107c:	508b      	str	r3, [r1, r2]
	((Can *)hw)->XIDAM.reg = data;
    107e:	2390      	movs	r3, #144	; 0x90
    1080:	6802      	ldr	r2, [r0, #0]
    1082:	50d4      	str	r4, [r2, r3]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1084:	4b0e      	ldr	r3, [pc, #56]	; (10c0 <_can_async_init+0x10c>)
    1086:	2280      	movs	r2, #128	; 0x80
    1088:	0212      	lsls	r2, r2, #8
    108a:	515a      	str	r2, [r3, r5]
  __ASM volatile ("dsb 0xF":::"memory");
    108c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1090:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1094:	21c0      	movs	r1, #192	; 0xc0
    1096:	0049      	lsls	r1, r1, #1
    1098:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    109a:	601a      	str	r2, [r3, #0]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    109c:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    109e:	2201      	movs	r2, #1
    10a0:	65da      	str	r2, [r3, #92]	; 0x5c
    10a2:	e799      	b.n	fd8 <_can_async_init+0x24>
    10a4:	42001c00 	.word	0x42001c00
    10a8:	20000198 	.word	0x20000198
    10ac:	20000000 	.word	0x20000000
    10b0:	06020a07 	.word	0x06020a07
    10b4:	00000a33 	.word	0x00000a33
    10b8:	20000364 	.word	0x20000364
    10bc:	20000384 	.word	0x20000384
    10c0:	e000e100 	.word	0xe000e100

000010c4 <CAN0_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN0_Handler(void)
{
    10c4:	b570      	push	{r4, r5, r6, lr}
	struct _can_async_device *dev = _can0_dev;
    10c6:	4b19      	ldr	r3, [pc, #100]	; (112c <CAN0_Handler+0x68>)
    10c8:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    10ca:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    10cc:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    10ce:	07e3      	lsls	r3, r4, #31
    10d0:	d414      	bmi.n	10fc <CAN0_Handler+0x38>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    10d2:	05a3      	lsls	r3, r4, #22
    10d4:	d416      	bmi.n	1104 <CAN0_Handler+0x40>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    10d6:	01a3      	lsls	r3, r4, #6
    10d8:	d418      	bmi.n	110c <CAN0_Handler+0x48>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    10da:	01e3      	lsls	r3, r4, #7
    10dc:	d41b      	bmi.n	1116 <CAN0_Handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    10de:	0223      	lsls	r3, r4, #8
    10e0:	d507      	bpl.n	10f2 <CAN0_Handler+0x2e>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    10e2:	682b      	ldr	r3, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    10e4:	6c59      	ldr	r1, [r3, #68]	; 0x44
    10e6:	0689      	lsls	r1, r1, #26
    10e8:	0fc9      	lsrs	r1, r1, #31
    10ea:	3101      	adds	r1, #1
    10ec:	0028      	movs	r0, r5
    10ee:	68eb      	ldr	r3, [r5, #12]
    10f0:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    10f2:	0723      	lsls	r3, r4, #28
    10f4:	d414      	bmi.n	1120 <CAN0_Handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    10f6:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    10f8:	651c      	str	r4, [r3, #80]	; 0x50
}
    10fa:	bd70      	pop	{r4, r5, r6, pc}
		dev->cb.rx_done(dev);
    10fc:	0028      	movs	r0, r5
    10fe:	68ab      	ldr	r3, [r5, #8]
    1100:	4798      	blx	r3
    1102:	e7e6      	b.n	10d2 <CAN0_Handler+0xe>
		dev->cb.tx_done(dev);
    1104:	0028      	movs	r0, r5
    1106:	686b      	ldr	r3, [r5, #4]
    1108:	4798      	blx	r3
    110a:	e7e4      	b.n	10d6 <CAN0_Handler+0x12>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    110c:	2103      	movs	r1, #3
    110e:	0028      	movs	r0, r5
    1110:	68eb      	ldr	r3, [r5, #12]
    1112:	4798      	blx	r3
    1114:	e7e1      	b.n	10da <CAN0_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    1116:	2100      	movs	r1, #0
    1118:	0028      	movs	r0, r5
    111a:	68eb      	ldr	r3, [r5, #12]
    111c:	4798      	blx	r3
    111e:	e7de      	b.n	10de <CAN0_Handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    1120:	2104      	movs	r1, #4
    1122:	0028      	movs	r0, r5
    1124:	68eb      	ldr	r3, [r5, #12]
    1126:	4798      	blx	r3
    1128:	e7e5      	b.n	10f6 <CAN0_Handler+0x32>
    112a:	46c0      	nop			; (mov r8, r8)
    112c:	20000198 	.word	0x20000198

00001130 <_get_cycles_for_ms>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
    1130:	b510      	push	{r4, lr}
    1132:	0003      	movs	r3, r0
		return (ms * (freq / 10000) + 2) / 3 * 10;
    1134:	20c8      	movs	r0, #200	; 0xc8
    1136:	0080      	lsls	r0, r0, #2
    1138:	4358      	muls	r0, r3
    113a:	3002      	adds	r0, #2
    113c:	2103      	movs	r1, #3
    113e:	4b03      	ldr	r3, [pc, #12]	; (114c <_get_cycles_for_ms+0x1c>)
    1140:	4798      	blx	r3
    1142:	0003      	movs	r3, r0
    1144:	0080      	lsls	r0, r0, #2
    1146:	18c0      	adds	r0, r0, r3
    1148:	0040      	lsls	r0, r0, #1
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    114a:	bd10      	pop	{r4, pc}
    114c:	000011db 	.word	0x000011db

00001150 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
    1150:	3901      	subs	r1, #1
    1152:	d8fd      	bhi.n	1150 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
    1154:	4770      	bx	lr
	...

00001158 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1158:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
    115a:	4b08      	ldr	r3, [pc, #32]	; (117c <_init_chip+0x24>)
    115c:	685a      	ldr	r2, [r3, #4]
    115e:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    1160:	4b07      	ldr	r3, [pc, #28]	; (1180 <_init_chip+0x28>)
    1162:	4798      	blx	r3
	_oscctrl_init_sources();
    1164:	4b07      	ldr	r3, [pc, #28]	; (1184 <_init_chip+0x2c>)
    1166:	4798      	blx	r3
	_mclk_init();
    1168:	4b07      	ldr	r3, [pc, #28]	; (1188 <_init_chip+0x30>)
    116a:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    116c:	4b07      	ldr	r3, [pc, #28]	; (118c <_init_chip+0x34>)
    116e:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    1170:	20ff      	movs	r0, #255	; 0xff
    1172:	4b07      	ldr	r3, [pc, #28]	; (1190 <_init_chip+0x38>)
    1174:	4798      	blx	r3

	_div_init();
    1176:	4b07      	ldr	r3, [pc, #28]	; (1194 <_init_chip+0x3c>)
    1178:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
    117a:	bd10      	pop	{r4, pc}
    117c:	41004000 	.word	0x41004000
    1180:	000012c9 	.word	0x000012c9
    1184:	000012e1 	.word	0x000012e1
    1188:	000012bd 	.word	0x000012bd
    118c:	00001321 	.word	0x00001321
    1190:	00001281 	.word	0x00001281
    1194:	00001199 	.word	0x00001199

00001198 <_div_init>:

static inline void hri_divas_write_CTRLA_DLZ_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	DIVAS_CRITICAL_SECTION_ENTER();
	tmp = ((Divas *)hw)->CTRLA.reg;
    1198:	2290      	movs	r2, #144	; 0x90
    119a:	05d2      	lsls	r2, r2, #23
    119c:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~DIVAS_CTRLA_DLZ;
    119e:	2102      	movs	r1, #2
    11a0:	438b      	bics	r3, r1
	tmp |= value << DIVAS_CTRLA_DLZ_Pos;
	((Divas *)hw)->CTRLA.reg = tmp;
    11a2:	7013      	strb	r3, [r2, #0]
 * \brief Initialize hardware for division operation
 */
void _div_init(void)
{
	hri_divas_write_CTRLA_DLZ_bit(DIVAS, CONF_DIVAS_DLZ);
}
    11a4:	4770      	bx	lr

000011a6 <__aeabi_idiv>:

/**
 * \brief Do signed division
 */
int32_t __aeabi_idiv(int32_t numerator, int32_t denominator)
{
    11a6:	b510      	push	{r4, lr}
    11a8:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    11aa:	f3ef 8310 	mrs	r3, PRIMASK
	int32_t res;
	_DIVAS_CRITICAL_ENTER();
    11ae:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    11b0:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    11b2:	2390      	movs	r3, #144	; 0x90
    11b4:	05db      	lsls	r3, r3, #23
    11b6:	781a      	ldrb	r2, [r3, #0]
    11b8:	2401      	movs	r4, #1
    11ba:	4322      	orrs	r2, r4
    11bc:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    11be:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    11c0:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    11c2:	001a      	movs	r2, r3
    11c4:	7913      	ldrb	r3, [r2, #4]
    11c6:	07db      	lsls	r3, r3, #31
    11c8:	d4fc      	bmi.n	11c4 <__aeabi_idiv+0x1e>
	_divas_div(1, numerator, denominator);
	res = _divas_result32();
    11ca:	2390      	movs	r3, #144	; 0x90
    11cc:	05db      	lsls	r3, r3, #23
    11ce:	6918      	ldr	r0, [r3, #16]
	_DIVAS_CRITICAL_LEAVE();
    11d0:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    11d2:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    11d6:	b002      	add	sp, #8
    11d8:	bd10      	pop	{r4, pc}

000011da <__aeabi_uidiv>:

/**
 * \brief Do unsigned division
 */
uint32_t __aeabi_uidiv(uint32_t numerator, uint32_t denominator)
{
    11da:	b510      	push	{r4, lr}
    11dc:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    11de:	f3ef 8310 	mrs	r3, PRIMASK
	uint32_t res;
	_DIVAS_CRITICAL_ENTER();
    11e2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    11e4:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    11e6:	2390      	movs	r3, #144	; 0x90
    11e8:	05db      	lsls	r3, r3, #23
    11ea:	781a      	ldrb	r2, [r3, #0]
    11ec:	2401      	movs	r4, #1
    11ee:	43a2      	bics	r2, r4
    11f0:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    11f2:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    11f4:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    11f6:	001a      	movs	r2, r3
    11f8:	7913      	ldrb	r3, [r2, #4]
    11fa:	07db      	lsls	r3, r3, #31
    11fc:	d4fc      	bmi.n	11f8 <__aeabi_uidiv+0x1e>
	_divas_div(0, numerator, denominator);
	res = _divas_result32();
    11fe:	2390      	movs	r3, #144	; 0x90
    1200:	05db      	lsls	r3, r3, #23
    1202:	6918      	ldr	r0, [r3, #16]
	_DIVAS_CRITICAL_LEAVE();
    1204:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1206:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    120a:	b002      	add	sp, #8
    120c:	bd10      	pop	{r4, pc}
	...

00001210 <__aeabi_idivmod>:

/**
 * \brief Do signed division, return result and remainder
 */
uint64_t __aeabi_idivmod(int numerator, int denominator)
{
    1210:	b510      	push	{r4, lr}
    1212:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1214:	f3ef 8310 	mrs	r3, PRIMASK
	uint64_t res;
	_DIVAS_CRITICAL_ENTER();
    1218:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    121a:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    121c:	2390      	movs	r3, #144	; 0x90
    121e:	05db      	lsls	r3, r3, #23
    1220:	781a      	ldrb	r2, [r3, #0]
    1222:	2401      	movs	r4, #1
    1224:	4322      	orrs	r2, r4
    1226:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    1228:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    122a:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    122c:	001a      	movs	r2, r3
    122e:	7913      	ldrb	r3, [r2, #4]
    1230:	07db      	lsls	r3, r3, #31
    1232:	d4fc      	bmi.n	122e <__aeabi_idivmod+0x1e>
	_divas_div(1, numerator, denominator);
	res = _divas_result64();
    1234:	4b03      	ldr	r3, [pc, #12]	; (1244 <__aeabi_idivmod+0x34>)
    1236:	6818      	ldr	r0, [r3, #0]
    1238:	6859      	ldr	r1, [r3, #4]
	_DIVAS_CRITICAL_LEAVE();
    123a:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    123c:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    1240:	b002      	add	sp, #8
    1242:	bd10      	pop	{r4, pc}
    1244:	48000010 	.word	0x48000010

00001248 <__aeabi_uidivmod>:

/**
 * \brief Do unsigned division, return result and remainder
 */
uint64_t __aeabi_uidivmod(unsigned numerator, unsigned denominator)
{
    1248:	b510      	push	{r4, lr}
    124a:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    124c:	f3ef 8310 	mrs	r3, PRIMASK
	uint64_t res;
	_DIVAS_CRITICAL_ENTER();
    1250:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1252:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    1254:	2390      	movs	r3, #144	; 0x90
    1256:	05db      	lsls	r3, r3, #23
    1258:	781a      	ldrb	r2, [r3, #0]
    125a:	2401      	movs	r4, #1
    125c:	43a2      	bics	r2, r4
    125e:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    1260:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    1262:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    1264:	001a      	movs	r2, r3
    1266:	7913      	ldrb	r3, [r2, #4]
    1268:	07db      	lsls	r3, r3, #31
    126a:	d4fc      	bmi.n	1266 <__aeabi_uidivmod+0x1e>
	_divas_div(0, numerator, denominator);
	res = _divas_result64();
    126c:	4b03      	ldr	r3, [pc, #12]	; (127c <__aeabi_uidivmod+0x34>)
    126e:	6818      	ldr	r0, [r3, #0]
    1270:	6859      	ldr	r1, [r3, #4]
	_DIVAS_CRITICAL_LEAVE();
    1272:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1274:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    1278:	b002      	add	sp, #8
    127a:	bd10      	pop	{r4, pc}
    127c:	48000010 	.word	0x48000010

00001280 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1280:	07c3      	lsls	r3, r0, #31
    1282:	d507      	bpl.n	1294 <_gclk_init_generators_by_fref+0x14>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1284:	4a09      	ldr	r2, [pc, #36]	; (12ac <_gclk_init_generators_by_fref+0x2c>)
    1286:	4b0a      	ldr	r3, [pc, #40]	; (12b0 <_gclk_init_generators_by_fref+0x30>)
    1288:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    128a:	0019      	movs	r1, r3
    128c:	4a09      	ldr	r2, [pc, #36]	; (12b4 <_gclk_init_generators_by_fref+0x34>)
    128e:	684b      	ldr	r3, [r1, #4]
    1290:	4213      	tst	r3, r2
    1292:	d1fc      	bne.n	128e <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    1294:	0783      	lsls	r3, r0, #30
    1296:	d507      	bpl.n	12a8 <_gclk_init_generators_by_fref+0x28>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1298:	4a07      	ldr	r2, [pc, #28]	; (12b8 <_gclk_init_generators_by_fref+0x38>)
    129a:	4b05      	ldr	r3, [pc, #20]	; (12b0 <_gclk_init_generators_by_fref+0x30>)
    129c:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    129e:	0019      	movs	r1, r3
    12a0:	4a04      	ldr	r2, [pc, #16]	; (12b4 <_gclk_init_generators_by_fref+0x34>)
    12a2:	684b      	ldr	r3, [r1, #4]
    12a4:	4213      	tst	r3, r2
    12a6:	d1fc      	bne.n	12a2 <_gclk_init_generators_by_fref+0x22>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
    12a8:	4770      	bx	lr
    12aa:	46c0      	nop			; (mov r8, r8)
    12ac:	00010106 	.word	0x00010106
    12b0:	40001c00 	.word	0x40001c00
    12b4:	000007fd 	.word	0x000007fd
    12b8:	00080106 	.word	0x00080106

000012bc <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    12bc:	2201      	movs	r2, #1
    12be:	4b01      	ldr	r3, [pc, #4]	; (12c4 <_mclk_init+0x8>)
    12c0:	711a      	strb	r2, [r3, #4]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
    12c2:	4770      	bx	lr
    12c4:	40000800 	.word	0x40000800

000012c8 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    12c8:	4b04      	ldr	r3, [pc, #16]	; (12dc <_osc32kctrl_init_sources+0x14>)
    12ca:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    12cc:	21f8      	movs	r1, #248	; 0xf8
    12ce:	0149      	lsls	r1, r1, #5
    12d0:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    12d2:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    12d4:	2201      	movs	r2, #1
    12d6:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
    12d8:	4770      	bx	lr
    12da:	46c0      	nop			; (mov r8, r8)
    12dc:	40001400 	.word	0x40001400

000012e0 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC48MCTRL_reg(const void *const hw, hri_oscctrl_osc48mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MCTRL.reg = data;
    12e0:	4b0e      	ldr	r3, [pc, #56]	; (131c <_oscctrl_init_sources+0x3c>)
    12e2:	2202      	movs	r2, #2
    12e4:	751a      	strb	r2, [r3, #20]
}

static inline void hri_oscctrl_write_OSC48MDIV_reg(const void *const hw, hri_oscctrl_osc48mdiv_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MDIV.reg = data;
    12e6:	3203      	adds	r2, #3
    12e8:	755a      	strb	r2, [r3, #21]
	while (((Oscctrl *)hw)->OSC48MSYNCBUSY.reg & reg) {
    12ea:	0019      	movs	r1, r3
    12ec:	3a01      	subs	r2, #1
    12ee:	698b      	ldr	r3, [r1, #24]
    12f0:	421a      	tst	r2, r3
    12f2:	d1fc      	bne.n	12ee <_oscctrl_init_sources+0xe>
	return (((Oscctrl *)hw)->OSC48MSYNCBUSY.reg & OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV)
    12f4:	4909      	ldr	r1, [pc, #36]	; (131c <_oscctrl_init_sources+0x3c>)
#if CONF_OSC48M_CONFIG == 1
	hri_oscctrl_write_OSC48MCTRL_reg(hw,
	                                 (CONF_OSC48M_RUNSTDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos)
	                                     | (CONF_OSC48M_ENABLE << OSCCTRL_OSC48MCTRL_ENABLE_Pos));
	hri_oscctrl_write_OSC48MDIV_reg(hw, OSCCTRL_OSC48MDIV_DIV(CONF_OSC48M_DIV));
	while (hri_oscctrl_get_OSC48MSYNCBUSY_OSC48MDIV_bit(hw))
    12f6:	2204      	movs	r2, #4
    12f8:	698b      	ldr	r3, [r1, #24]
    12fa:	421a      	tst	r2, r3
    12fc:	d1fc      	bne.n	12f8 <_oscctrl_init_sources+0x18>
}

static inline void hri_oscctrl_write_OSC48MSTUP_reg(const void *const hw, hri_oscctrl_osc48mstup_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MSTUP.reg = data;
    12fe:	2207      	movs	r2, #7
    1300:	4b06      	ldr	r3, [pc, #24]	; (131c <_oscctrl_init_sources+0x3c>)
    1302:	759a      	strb	r2, [r3, #22]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC48MRDY) >> OSCCTRL_STATUS_OSC48MRDY_Pos;
    1304:	0019      	movs	r1, r3
#endif
#endif

#if CONF_OSC48M_CONFIG == 1
#if CONF_OSC48M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC48MRDY_bit(hw))
    1306:	3209      	adds	r2, #9
    1308:	68cb      	ldr	r3, [r1, #12]
    130a:	421a      	tst	r2, r3
    130c:	d0fc      	beq.n	1308 <_oscctrl_init_sources+0x28>
	((Oscctrl *)hw)->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ONDEMAND;
    130e:	4a03      	ldr	r2, [pc, #12]	; (131c <_oscctrl_init_sources+0x3c>)
    1310:	7d13      	ldrb	r3, [r2, #20]
    1312:	2180      	movs	r1, #128	; 0x80
    1314:	430b      	orrs	r3, r1
    1316:	7513      	strb	r3, [r2, #20]
#if CONF_OSC48M_ONDEMAND == 1
	hri_oscctrl_set_OSC48MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    1318:	4770      	bx	lr
    131a:	46c0      	nop			; (mov r8, r8)
    131c:	40001000 	.word	0x40001000

00001320 <_oscctrl_init_referenced_generators>:
#if CONF_DPLL_ONDEMAND == 1
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    1320:	4770      	bx	lr

00001322 <_spi_sync_enable>:
	};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1322:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    1324:	07db      	lsls	r3, r3, #31
    1326:	d409      	bmi.n	133c <_spi_sync_enable+0x1a>
}

static inline void hri_sercomspi_set_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1328:	6803      	ldr	r3, [r0, #0]
    132a:	2202      	movs	r2, #2
    132c:	4313      	orrs	r3, r2
    132e:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1330:	3201      	adds	r2, #1
    1332:	69c3      	ldr	r3, [r0, #28]
    1334:	421a      	tst	r2, r3
    1336:	d1fc      	bne.n	1332 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    1338:	2000      	movs	r0, #0
}
    133a:	4770      	bx	lr
		return ERR_BUSY;
    133c:	2004      	movs	r0, #4
    133e:	4240      	negs	r0, r0
    1340:	e7fb      	b.n	133a <_spi_sync_enable+0x18>
	...

00001344 <_usart_init>:
{
    1344:	b510      	push	{r4, lr}
    1346:	0004      	movs	r4, r0
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1348:	4b1f      	ldr	r3, [pc, #124]	; (13c8 <_usart_init+0x84>)
    134a:	18c3      	adds	r3, r0, r3
    134c:	0a9b      	lsrs	r3, r3, #10
		if (_usarts[i].number == sercom_offset) {
    134e:	b2db      	uxtb	r3, r3
    1350:	2b04      	cmp	r3, #4
    1352:	d004      	beq.n	135e <_usart_init+0x1a>
	ASSERT(false);
    1354:	4a1d      	ldr	r2, [pc, #116]	; (13cc <_usart_init+0x88>)
    1356:	491e      	ldr	r1, [pc, #120]	; (13d0 <_usart_init+0x8c>)
    1358:	2000      	movs	r0, #0
    135a:	4b1e      	ldr	r3, [pc, #120]	; (13d4 <_usart_init+0x90>)
    135c:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    135e:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    1360:	07db      	lsls	r3, r3, #31
    1362:	d418      	bmi.n	1396 <_usart_init+0x52>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1364:	2203      	movs	r2, #3
    1366:	69e3      	ldr	r3, [r4, #28]
    1368:	421a      	tst	r2, r3
    136a:	d1fc      	bne.n	1366 <_usart_init+0x22>
static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    136c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    136e:	079b      	lsls	r3, r3, #30
    1370:	d50b      	bpl.n	138a <_usart_init+0x46>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    1372:	6823      	ldr	r3, [r4, #0]
    1374:	2202      	movs	r2, #2
    1376:	4393      	bics	r3, r2
    1378:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    137a:	3201      	adds	r2, #1
    137c:	69e3      	ldr	r3, [r4, #28]
    137e:	421a      	tst	r2, r3
    1380:	d1fc      	bne.n	137c <_usart_init+0x38>
    1382:	2202      	movs	r2, #2
    1384:	69e3      	ldr	r3, [r4, #28]
    1386:	421a      	tst	r2, r3
    1388:	d1fc      	bne.n	1384 <_usart_init+0x40>
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    138a:	2305      	movs	r3, #5
    138c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    138e:	2203      	movs	r2, #3
    1390:	69e3      	ldr	r3, [r4, #28]
    1392:	421a      	tst	r2, r3
    1394:	d1fc      	bne.n	1390 <_usart_init+0x4c>
    1396:	2201      	movs	r2, #1
    1398:	69e3      	ldr	r3, [r4, #28]
    139a:	421a      	tst	r2, r3
    139c:	d1fc      	bne.n	1398 <_usart_init+0x54>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    139e:	4b0e      	ldr	r3, [pc, #56]	; (13d8 <_usart_init+0x94>)
    13a0:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    13a2:	2203      	movs	r2, #3
    13a4:	69e3      	ldr	r3, [r4, #28]
    13a6:	421a      	tst	r2, r3
    13a8:	d1fc      	bne.n	13a4 <_usart_init+0x60>
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    13aa:	23c0      	movs	r3, #192	; 0xc0
    13ac:	029b      	lsls	r3, r3, #10
    13ae:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    13b0:	2207      	movs	r2, #7
    13b2:	69e3      	ldr	r3, [r4, #28]
    13b4:	421a      	tst	r2, r3
    13b6:	d1fc      	bne.n	13b2 <_usart_init+0x6e>
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    13b8:	4b08      	ldr	r3, [pc, #32]	; (13dc <_usart_init+0x98>)
    13ba:	81a3      	strh	r3, [r4, #12]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    13bc:	2300      	movs	r3, #0
    13be:	73a3      	strb	r3, [r4, #14]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    13c0:	2230      	movs	r2, #48	; 0x30
    13c2:	54a3      	strb	r3, [r4, r2]
}
    13c4:	2000      	movs	r0, #0
    13c6:	bd10      	pop	{r4, pc}
    13c8:	bdfffc00 	.word	0xbdfffc00
    13cc:	0000025e 	.word	0x0000025e
    13d0:	00005c24 	.word	0x00005c24
    13d4:	00000cad 	.word	0x00000cad
    13d8:	40100004 	.word	0x40100004
    13dc:	ffffd8ad 	.word	0xffffd8ad

000013e0 <_usart_async_init>:
{
    13e0:	b570      	push	{r4, r5, r6, lr}
    13e2:	0005      	movs	r5, r0
    13e4:	000c      	movs	r4, r1
	ASSERT(device);
    13e6:	1e43      	subs	r3, r0, #1
    13e8:	4198      	sbcs	r0, r3
    13ea:	b2c0      	uxtb	r0, r0
    13ec:	22c4      	movs	r2, #196	; 0xc4
    13ee:	4914      	ldr	r1, [pc, #80]	; (1440 <_usart_async_init+0x60>)
    13f0:	4b14      	ldr	r3, [pc, #80]	; (1444 <_usart_async_init+0x64>)
    13f2:	4798      	blx	r3
	init_status = _usart_init(hw);
    13f4:	0020      	movs	r0, r4
    13f6:	4b14      	ldr	r3, [pc, #80]	; (1448 <_usart_async_init+0x68>)
    13f8:	4798      	blx	r3
	if (init_status) {
    13fa:	2800      	cmp	r0, #0
    13fc:	d000      	beq.n	1400 <_usart_async_init+0x20>
}
    13fe:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    1400:	61ac      	str	r4, [r5, #24]
	if (hw == SERCOM4) {
    1402:	4b12      	ldr	r3, [pc, #72]	; (144c <_usart_async_init+0x6c>)
    1404:	429c      	cmp	r4, r3
    1406:	d017      	beq.n	1438 <_usart_async_init+0x58>
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1408:	4b11      	ldr	r3, [pc, #68]	; (1450 <_usart_async_init+0x70>)
    140a:	469c      	mov	ip, r3
    140c:	4464      	add	r4, ip
    140e:	0aa4      	lsrs	r4, r4, #10
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    1410:	3409      	adds	r4, #9
  if ((int32_t)(IRQn) >= 0)
    1412:	b2e3      	uxtb	r3, r4
    1414:	0622      	lsls	r2, r4, #24
    1416:	d4f2      	bmi.n	13fe <_usart_async_init+0x1e>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1418:	221f      	movs	r2, #31
    141a:	401a      	ands	r2, r3
    141c:	2301      	movs	r3, #1
    141e:	4093      	lsls	r3, r2
    1420:	4a0c      	ldr	r2, [pc, #48]	; (1454 <_usart_async_init+0x74>)
    1422:	2180      	movs	r1, #128	; 0x80
    1424:	5053      	str	r3, [r2, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    1426:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    142a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    142e:	3101      	adds	r1, #1
    1430:	31ff      	adds	r1, #255	; 0xff
    1432:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1434:	6013      	str	r3, [r2, #0]
    1436:	e7e2      	b.n	13fe <_usart_async_init+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    1438:	4b07      	ldr	r3, [pc, #28]	; (1458 <_usart_async_init+0x78>)
    143a:	601d      	str	r5, [r3, #0]
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    143c:	230d      	movs	r3, #13
    143e:	e7eb      	b.n	1418 <_usart_async_init+0x38>
    1440:	00005c24 	.word	0x00005c24
    1444:	00000cad 	.word	0x00000cad
    1448:	00001345 	.word	0x00001345
    144c:	42001400 	.word	0x42001400
    1450:	bdfffc00 	.word	0xbdfffc00
    1454:	e000e100 	.word	0xe000e100
    1458:	200001c4 	.word	0x200001c4

0000145c <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    145c:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    145e:	6813      	ldr	r3, [r2, #0]
    1460:	2102      	movs	r1, #2
    1462:	430b      	orrs	r3, r1
    1464:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1466:	3101      	adds	r1, #1
    1468:	69d3      	ldr	r3, [r2, #28]
    146a:	4219      	tst	r1, r3
    146c:	d1fc      	bne.n	1468 <_usart_async_enable+0xc>
}
    146e:	4770      	bx	lr

00001470 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1470:	6983      	ldr	r3, [r0, #24]
    1472:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    1474:	8519      	strh	r1, [r3, #40]	; 0x28
}
    1476:	4770      	bx	lr

00001478 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    1478:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    147a:	2201      	movs	r2, #1
    147c:	759a      	strb	r2, [r3, #22]
}
    147e:	4770      	bx	lr

00001480 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    1480:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    1482:	2202      	movs	r2, #2
    1484:	759a      	strb	r2, [r3, #22]
}
    1486:	4770      	bx	lr

00001488 <_usart_async_set_irq_state>:
{
    1488:	b570      	push	{r4, r5, r6, lr}
    148a:	0004      	movs	r4, r0
    148c:	000d      	movs	r5, r1
    148e:	0016      	movs	r6, r2
	ASSERT(device);
    1490:	1e43      	subs	r3, r0, #1
    1492:	4198      	sbcs	r0, r3
    1494:	b2c0      	uxtb	r0, r0
    1496:	4a16      	ldr	r2, [pc, #88]	; (14f0 <_usart_async_set_irq_state+0x68>)
    1498:	4916      	ldr	r1, [pc, #88]	; (14f4 <_usart_async_set_irq_state+0x6c>)
    149a:	4b17      	ldr	r3, [pc, #92]	; (14f8 <_usart_async_set_irq_state+0x70>)
    149c:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    149e:	2302      	movs	r3, #2
    14a0:	002a      	movs	r2, r5
    14a2:	439a      	bics	r2, r3
    14a4:	d10e      	bne.n	14c4 <_usart_async_set_irq_state+0x3c>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    14a6:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    14a8:	2e00      	cmp	r6, #0
    14aa:	d105      	bne.n	14b8 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    14ac:	2201      	movs	r2, #1
    14ae:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    14b0:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    14b2:	3201      	adds	r2, #1
    14b4:	751a      	strb	r2, [r3, #20]
}
    14b6:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    14b8:	2201      	movs	r2, #1
    14ba:	759a      	strb	r2, [r3, #22]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    14bc:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    14be:	3201      	adds	r2, #1
    14c0:	759a      	strb	r2, [r3, #22]
    14c2:	e7f8      	b.n	14b6 <_usart_async_set_irq_state+0x2e>
	} else if (USART_ASYNC_RX_DONE == type) {
    14c4:	2d01      	cmp	r5, #1
    14c6:	d007      	beq.n	14d8 <_usart_async_set_irq_state+0x50>
	} else if (USART_ASYNC_ERROR == type) {
    14c8:	2d03      	cmp	r5, #3
    14ca:	d1f4      	bne.n	14b6 <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    14cc:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    14ce:	2e00      	cmp	r6, #0
    14d0:	d00b      	beq.n	14ea <_usart_async_set_irq_state+0x62>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    14d2:	2280      	movs	r2, #128	; 0x80
    14d4:	759a      	strb	r2, [r3, #22]
}
    14d6:	e7ee      	b.n	14b6 <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    14d8:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    14da:	2e00      	cmp	r6, #0
    14dc:	d102      	bne.n	14e4 <_usart_async_set_irq_state+0x5c>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    14de:	2204      	movs	r2, #4
    14e0:	751a      	strb	r2, [r3, #20]
    14e2:	e7e8      	b.n	14b6 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    14e4:	2204      	movs	r2, #4
    14e6:	759a      	strb	r2, [r3, #22]
    14e8:	e7e5      	b.n	14b6 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    14ea:	2280      	movs	r2, #128	; 0x80
    14ec:	751a      	strb	r2, [r3, #20]
    14ee:	e7e2      	b.n	14b6 <_usart_async_set_irq_state+0x2e>
    14f0:	0000021e 	.word	0x0000021e
    14f4:	00005c24 	.word	0x00005c24
    14f8:	00000cad 	.word	0x00000cad

000014fc <SERCOM4_Handler>:

	return NULL;
}

void SERCOM4_Handler(void)
{
    14fc:	b510      	push	{r4, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    14fe:	4b19      	ldr	r3, [pc, #100]	; (1564 <SERCOM4_Handler+0x68>)
    1500:	6818      	ldr	r0, [r3, #0]
	void *hw = device->hw;
    1502:	6984      	ldr	r4, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1504:	7e23      	ldrb	r3, [r4, #24]
	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    1506:	07db      	lsls	r3, r3, #31
    1508:	d502      	bpl.n	1510 <SERCOM4_Handler+0x14>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    150a:	7da3      	ldrb	r3, [r4, #22]
    150c:	07db      	lsls	r3, r3, #31
    150e:	d40f      	bmi.n	1530 <SERCOM4_Handler+0x34>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1510:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    1512:	079b      	lsls	r3, r3, #30
    1514:	d502      	bpl.n	151c <SERCOM4_Handler+0x20>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    1516:	7da3      	ldrb	r3, [r4, #22]
    1518:	079b      	lsls	r3, r3, #30
    151a:	d40e      	bmi.n	153a <SERCOM4_Handler+0x3e>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    151c:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    151e:	075b      	lsls	r3, r3, #29
    1520:	d515      	bpl.n	154e <SERCOM4_Handler+0x52>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    1522:	8b62      	ldrh	r2, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    1524:	2337      	movs	r3, #55	; 0x37
    1526:	421a      	tst	r2, r3
    1528:	d00c      	beq.n	1544 <SERCOM4_Handler+0x48>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    152a:	3348      	adds	r3, #72	; 0x48
    152c:	8363      	strh	r3, [r4, #26]
}
    152e:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    1530:	2301      	movs	r3, #1
    1532:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    1534:	6803      	ldr	r3, [r0, #0]
    1536:	4798      	blx	r3
    1538:	e7f9      	b.n	152e <SERCOM4_Handler+0x32>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    153a:	2302      	movs	r3, #2
    153c:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    153e:	6883      	ldr	r3, [r0, #8]
    1540:	4798      	blx	r3
    1542:	e7f4      	b.n	152e <SERCOM4_Handler+0x32>
	return ((Sercom *)hw)->USART.DATA.reg;
    1544:	8d21      	ldrh	r1, [r4, #40]	; 0x28
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    1546:	b2c9      	uxtb	r1, r1
    1548:	6843      	ldr	r3, [r0, #4]
    154a:	4798      	blx	r3
    154c:	e7ef      	b.n	152e <SERCOM4_Handler+0x32>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    154e:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    1550:	09db      	lsrs	r3, r3, #7
    1552:	d0ec      	beq.n	152e <SERCOM4_Handler+0x32>
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    1554:	2380      	movs	r3, #128	; 0x80
    1556:	7623      	strb	r3, [r4, #24]
		device->usart_cb.error_cb(device);
    1558:	68c3      	ldr	r3, [r0, #12]
    155a:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    155c:	8b63      	ldrh	r3, [r4, #26]
    155e:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    1560:	8363      	strh	r3, [r4, #26]
}
    1562:	e7e4      	b.n	152e <SERCOM4_Handler+0x32>
    1564:	200001c4 	.word	0x200001c4

00001568 <_spi_m_sync_init>:

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    1568:	b570      	push	{r4, r5, r6, lr}
    156a:	0005      	movs	r5, r0
    156c:	000c      	movs	r4, r1
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    156e:	4b35      	ldr	r3, [pc, #212]	; (1644 <_spi_m_sync_init+0xdc>)
    1570:	18cb      	adds	r3, r1, r3
    1572:	0a9b      	lsrs	r3, r3, #10
		if (sercomspi_regs[i].n == n) {
    1574:	b2db      	uxtb	r3, r3
    1576:	2b02      	cmp	r3, #2
    1578:	d00b      	beq.n	1592 <_spi_m_sync_init+0x2a>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    157a:	2800      	cmp	r0, #0
    157c:	d051      	beq.n	1622 <_spi_m_sync_init+0xba>
    157e:	1e60      	subs	r0, r4, #1
    1580:	4184      	sbcs	r4, r0
    1582:	b2e0      	uxtb	r0, r4
    1584:	4a30      	ldr	r2, [pc, #192]	; (1648 <_spi_m_sync_init+0xe0>)
    1586:	4931      	ldr	r1, [pc, #196]	; (164c <_spi_m_sync_init+0xe4>)
    1588:	4b31      	ldr	r3, [pc, #196]	; (1650 <_spi_m_sync_init+0xe8>)
    158a:	4798      	blx	r3

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    158c:	200d      	movs	r0, #13
    158e:	4240      	negs	r0, r0
    1590:	e046      	b.n	1620 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    1592:	2800      	cmp	r0, #0
    1594:	d14d      	bne.n	1632 <_spi_m_sync_init+0xca>
    1596:	4a2c      	ldr	r2, [pc, #176]	; (1648 <_spi_m_sync_init+0xe0>)
    1598:	492c      	ldr	r1, [pc, #176]	; (164c <_spi_m_sync_init+0xe4>)
    159a:	2000      	movs	r0, #0
    159c:	4b2c      	ldr	r3, [pc, #176]	; (1650 <_spi_m_sync_init+0xe8>)
    159e:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    15a0:	69e3      	ldr	r3, [r4, #28]
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    15a2:	07db      	lsls	r3, r3, #31
    15a4:	d418      	bmi.n	15d8 <_spi_m_sync_init+0x70>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    15a6:	2203      	movs	r2, #3
    15a8:	69e3      	ldr	r3, [r4, #28]
    15aa:	421a      	tst	r2, r3
    15ac:	d1fc      	bne.n	15a8 <_spi_m_sync_init+0x40>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    15ae:	6823      	ldr	r3, [r4, #0]
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    15b0:	079b      	lsls	r3, r3, #30
    15b2:	d50b      	bpl.n	15cc <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    15b4:	6823      	ldr	r3, [r4, #0]
    15b6:	2202      	movs	r2, #2
    15b8:	4393      	bics	r3, r2
    15ba:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    15bc:	3201      	adds	r2, #1
    15be:	69e3      	ldr	r3, [r4, #28]
    15c0:	421a      	tst	r2, r3
    15c2:	d1fc      	bne.n	15be <_spi_m_sync_init+0x56>
    15c4:	2202      	movs	r2, #2
    15c6:	69e3      	ldr	r3, [r4, #28]
    15c8:	421a      	tst	r2, r3
    15ca:	d1fc      	bne.n	15c6 <_spi_m_sync_init+0x5e>
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    15cc:	230d      	movs	r3, #13
    15ce:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    15d0:	2203      	movs	r2, #3
    15d2:	69e3      	ldr	r3, [r4, #28]
    15d4:	421a      	tst	r2, r3
    15d6:	d1fc      	bne.n	15d2 <_spi_m_sync_init+0x6a>
    15d8:	2201      	movs	r2, #1
    15da:	69e3      	ldr	r3, [r4, #28]
    15dc:	421a      	tst	r2, r3
    15de:	d1fc      	bne.n	15da <_spi_m_sync_init+0x72>
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    15e0:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    15e2:	0020      	movs	r0, r4
    15e4:	1e43      	subs	r3, r0, #1
    15e6:	4198      	sbcs	r0, r3
    15e8:	b2c0      	uxtb	r0, r0
    15ea:	4a1a      	ldr	r2, [pc, #104]	; (1654 <_spi_m_sync_init+0xec>)
    15ec:	4917      	ldr	r1, [pc, #92]	; (164c <_spi_m_sync_init+0xe4>)
    15ee:	4b18      	ldr	r3, [pc, #96]	; (1650 <_spi_m_sync_init+0xe8>)
    15f0:	4798      	blx	r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    15f2:	4b19      	ldr	r3, [pc, #100]	; (1658 <_spi_m_sync_init+0xf0>)
    15f4:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    15f6:	2203      	movs	r2, #3
    15f8:	69e3      	ldr	r3, [r4, #28]
    15fa:	421a      	tst	r2, r3
    15fc:	d1fc      	bne.n	15f8 <_spi_m_sync_init+0x90>
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    15fe:	2380      	movs	r3, #128	; 0x80
    1600:	029b      	lsls	r3, r3, #10
    1602:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1604:	2207      	movs	r2, #7
    1606:	69e3      	ldr	r3, [r4, #28]
    1608:	421a      	tst	r2, r3
    160a:	d1fc      	bne.n	1606 <_spi_m_sync_init+0x9e>
	((Sercom *)hw)->SPI.BAUD.reg = data;
    160c:	2309      	movs	r3, #9
    160e:	7323      	strb	r3, [r4, #12]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    1610:	2200      	movs	r2, #0
    1612:	3327      	adds	r3, #39	; 0x27
    1614:	54e2      	strb	r2, [r4, r3]
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    1616:	3b2f      	subs	r3, #47	; 0x2f
    1618:	712b      	strb	r3, [r5, #4]

	dev->dummy_byte = regs->dummy_byte;
    161a:	4b10      	ldr	r3, [pc, #64]	; (165c <_spi_m_sync_init+0xf4>)
    161c:	80eb      	strh	r3, [r5, #6]

	return ERR_NONE;
    161e:	2000      	movs	r0, #0
}
    1620:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    1622:	4a09      	ldr	r2, [pc, #36]	; (1648 <_spi_m_sync_init+0xe0>)
    1624:	4909      	ldr	r1, [pc, #36]	; (164c <_spi_m_sync_init+0xe4>)
    1626:	2000      	movs	r0, #0
    1628:	4b09      	ldr	r3, [pc, #36]	; (1650 <_spi_m_sync_init+0xe8>)
    162a:	4798      	blx	r3
		return ERR_INVALID_ARG;
    162c:	200d      	movs	r0, #13
    162e:	4240      	negs	r0, r0
    1630:	e7f6      	b.n	1620 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    1632:	0008      	movs	r0, r1
    1634:	1e43      	subs	r3, r0, #1
    1636:	4198      	sbcs	r0, r3
    1638:	b2c0      	uxtb	r0, r0
    163a:	4a03      	ldr	r2, [pc, #12]	; (1648 <_spi_m_sync_init+0xe0>)
    163c:	4903      	ldr	r1, [pc, #12]	; (164c <_spi_m_sync_init+0xe4>)
    163e:	4b04      	ldr	r3, [pc, #16]	; (1650 <_spi_m_sync_init+0xe8>)
    1640:	4798      	blx	r3
    1642:	e7ad      	b.n	15a0 <_spi_m_sync_init+0x38>
    1644:	bdfffc00 	.word	0xbdfffc00
    1648:	00000948 	.word	0x00000948
    164c:	00005c24 	.word	0x00005c24
    1650:	00000cad 	.word	0x00000cad
    1654:	0000090d 	.word	0x0000090d
    1658:	0001000c 	.word	0x0001000c
    165c:	000001ff 	.word	0x000001ff

00001660 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    1660:	b510      	push	{r4, lr}
    1662:	1e04      	subs	r4, r0, #0
	ASSERT(dev && dev->prvt);
    1664:	d00b      	beq.n	167e <_spi_m_sync_enable+0x1e>
    1666:	6800      	ldr	r0, [r0, #0]
    1668:	1e43      	subs	r3, r0, #1
    166a:	4198      	sbcs	r0, r3
    166c:	b2c0      	uxtb	r0, r0
    166e:	4a05      	ldr	r2, [pc, #20]	; (1684 <_spi_m_sync_enable+0x24>)
    1670:	4905      	ldr	r1, [pc, #20]	; (1688 <_spi_m_sync_enable+0x28>)
    1672:	4b06      	ldr	r3, [pc, #24]	; (168c <_spi_m_sync_enable+0x2c>)
    1674:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    1676:	6820      	ldr	r0, [r4, #0]
    1678:	4b05      	ldr	r3, [pc, #20]	; (1690 <_spi_m_sync_enable+0x30>)
    167a:	4798      	blx	r3
}
    167c:	bd10      	pop	{r4, pc}
    167e:	2000      	movs	r0, #0
    1680:	e7f5      	b.n	166e <_spi_m_sync_enable+0xe>
    1682:	46c0      	nop			; (mov r8, r8)
    1684:	000009a3 	.word	0x000009a3
    1688:	00005c24 	.word	0x00005c24
    168c:	00000cad 	.word	0x00000cad
    1690:	00001323 	.word	0x00001323

00001694 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    1694:	b5f0      	push	{r4, r5, r6, r7, lr}
    1696:	46de      	mov	lr, fp
    1698:	4657      	mov	r7, sl
    169a:	464e      	mov	r6, r9
    169c:	4645      	mov	r5, r8
    169e:	b5e0      	push	{r5, r6, r7, lr}
    16a0:	b083      	sub	sp, #12
    16a2:	4681      	mov	r9, r0
    16a4:	000e      	movs	r6, r1
	void *                 hw   = dev->prvt;
    16a6:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    16a8:	680b      	ldr	r3, [r1, #0]
    16aa:	4698      	mov	r8, r3
    16ac:	684d      	ldr	r5, [r1, #4]
    16ae:	7903      	ldrb	r3, [r0, #4]
    16b0:	9301      	str	r3, [sp, #4]

	ASSERT(dev && hw);
    16b2:	2800      	cmp	r0, #0
    16b4:	d015      	beq.n	16e2 <_spi_m_sync_trans+0x4e>
    16b6:	0020      	movs	r0, r4
    16b8:	1e43      	subs	r3, r0, #1
    16ba:	4198      	sbcs	r0, r3
    16bc:	b2c0      	uxtb	r0, r0
    16be:	4a36      	ldr	r2, [pc, #216]	; (1798 <_spi_m_sync_trans+0x104>)
    16c0:	4936      	ldr	r1, [pc, #216]	; (179c <_spi_m_sync_trans+0x108>)
    16c2:	4b37      	ldr	r3, [pc, #220]	; (17a0 <_spi_m_sync_trans+0x10c>)
    16c4:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    16c6:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    16c8:	075b      	lsls	r3, r3, #29
    16ca:	d13f      	bne.n	174c <_spi_m_sync_trans+0xb8>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    16cc:	2303      	movs	r3, #3
    16ce:	69e0      	ldr	r0, [r4, #28]
    16d0:	4018      	ands	r0, r3
    16d2:	d1fc      	bne.n	16ce <_spi_m_sync_trans+0x3a>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    16d4:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    16d6:	079b      	lsls	r3, r3, #30
    16d8:	d53b      	bpl.n	1752 <_spi_m_sync_trans+0xbe>
    16da:	0002      	movs	r2, r0
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    16dc:	2301      	movs	r3, #1
    16de:	469c      	mov	ip, r3
    16e0:	e009      	b.n	16f6 <_spi_m_sync_trans+0x62>
    16e2:	2000      	movs	r0, #0
    16e4:	e7eb      	b.n	16be <_spi_m_sync_trans+0x2a>
		*ctrl->rxbuf++ = (uint8_t)data;
    16e6:	3501      	adds	r5, #1
	ctrl->rxcnt++;
    16e8:	3201      	adds	r2, #1
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    16ea:	b25b      	sxtb	r3, r3
    16ec:	2b00      	cmp	r3, #0
    16ee:	db16      	blt.n	171e <_spi_m_sync_trans+0x8a>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    16f0:	68b3      	ldr	r3, [r6, #8]
    16f2:	4283      	cmp	r3, r0
    16f4:	d927      	bls.n	1746 <_spi_m_sync_trans+0xb2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    16f6:	7e23      	ldrb	r3, [r4, #24]
    16f8:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    16fa:	2104      	movs	r1, #4
    16fc:	4219      	tst	r1, r3
    16fe:	d02b      	beq.n	1758 <_spi_m_sync_trans+0xc4>
	return ((Sercom *)hw)->SPI.DATA.reg;
    1700:	6aa7      	ldr	r7, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    1702:	2d00      	cmp	r5, #0
    1704:	d0f0      	beq.n	16e8 <_spi_m_sync_trans+0x54>
		*ctrl->rxbuf++ = (uint8_t)data;
    1706:	702f      	strb	r7, [r5, #0]
		if (ctrl->char_size > 1) {
    1708:	9901      	ldr	r1, [sp, #4]
    170a:	2901      	cmp	r1, #1
    170c:	d9eb      	bls.n	16e6 <_spi_m_sync_trans+0x52>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    170e:	0a3f      	lsrs	r7, r7, #8
    1710:	706f      	strb	r7, [r5, #1]
    1712:	3502      	adds	r5, #2
    1714:	e7e8      	b.n	16e8 <_spi_m_sync_trans+0x54>
		data = *ctrl->txbuf++;
    1716:	2101      	movs	r1, #1
    1718:	468b      	mov	fp, r1
    171a:	44d8      	add	r8, fp
    171c:	e037      	b.n	178e <_spi_m_sync_trans+0xfa>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    171e:	2301      	movs	r3, #1
    1720:	425b      	negs	r3, r3
    1722:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    1724:	3381      	adds	r3, #129	; 0x81
    1726:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    1728:	2013      	movs	r0, #19
    172a:	4240      	negs	r0, r0
	tmp &= mask;
    172c:	2203      	movs	r2, #3
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    172e:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    1730:	4213      	tst	r3, r2
    1732:	d0fc      	beq.n	172e <_spi_m_sync_trans+0x9a>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    1734:	2303      	movs	r3, #3
    1736:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    1738:	b003      	add	sp, #12
    173a:	bc3c      	pop	{r2, r3, r4, r5}
    173c:	4690      	mov	r8, r2
    173e:	4699      	mov	r9, r3
    1740:	46a2      	mov	sl, r4
    1742:	46ab      	mov	fp, r5
    1744:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    1746:	4293      	cmp	r3, r2
    1748:	d8d5      	bhi.n	16f6 <_spi_m_sync_trans+0x62>
    174a:	e7ef      	b.n	172c <_spi_m_sync_trans+0x98>
		return ERR_BUSY;
    174c:	2004      	movs	r0, #4
    174e:	4240      	negs	r0, r0
    1750:	e7f2      	b.n	1738 <_spi_m_sync_trans+0xa4>
		return ERR_NOT_INITIALIZED;
    1752:	2014      	movs	r0, #20
    1754:	4240      	negs	r0, r0
    1756:	e7ef      	b.n	1738 <_spi_m_sync_trans+0xa4>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    1758:	4290      	cmp	r0, r2
    175a:	d8c6      	bhi.n	16ea <_spi_m_sync_trans+0x56>
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    175c:	4667      	mov	r7, ip
    175e:	421f      	tst	r7, r3
    1760:	d0c3      	beq.n	16ea <_spi_m_sync_trans+0x56>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    1762:	464f      	mov	r7, r9
    1764:	88ff      	ldrh	r7, [r7, #6]
    1766:	46ba      	mov	sl, r7
	if (ctrl->txbuf) {
    1768:	4647      	mov	r7, r8
    176a:	2f00      	cmp	r7, #0
    176c:	d00f      	beq.n	178e <_spi_m_sync_trans+0xfa>
		data = *ctrl->txbuf++;
    176e:	783f      	ldrb	r7, [r7, #0]
    1770:	46ba      	mov	sl, r7
		if (ctrl->char_size > 1) {
    1772:	9901      	ldr	r1, [sp, #4]
    1774:	2901      	cmp	r1, #1
    1776:	d9ce      	bls.n	1716 <_spi_m_sync_trans+0x82>
			data |= (*ctrl->txbuf) << 8;
    1778:	4647      	mov	r7, r8
    177a:	787f      	ldrb	r7, [r7, #1]
    177c:	023f      	lsls	r7, r7, #8
    177e:	46bb      	mov	fp, r7
    1780:	4657      	mov	r7, sl
    1782:	4659      	mov	r1, fp
    1784:	430f      	orrs	r7, r1
    1786:	46ba      	mov	sl, r7
			ctrl->txbuf++;
    1788:	2102      	movs	r1, #2
    178a:	468b      	mov	fp, r1
    178c:	44d8      	add	r8, fp
	ctrl->txcnt++;
    178e:	3001      	adds	r0, #1
	((Sercom *)hw)->SPI.DATA.reg = data;
    1790:	4657      	mov	r7, sl
    1792:	62a7      	str	r7, [r4, #40]	; 0x28
    1794:	e7a9      	b.n	16ea <_spi_m_sync_trans+0x56>
    1796:	46c0      	nop			; (mov r8, r8)
    1798:	00000aa8 	.word	0x00000aa8
    179c:	00005c24 	.word	0x00005c24
    17a0:	00000cad 	.word	0x00000cad

000017a4 <_temp_sync_init>:

/**
 * \brief              Initialize Temperature Sensor
 */
int32_t _temp_sync_init(struct _temp_sync_device *const dev, void *const hw)
{
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	0005      	movs	r5, r0
    17a8:	000c      	movs	r4, r1
	};
}

static inline bool hri_tsens_is_syncing(const void *const hw, hri_tsens_syncbusy_reg_t reg)
{
	return ((Tsens *)hw)->SYNCBUSY.reg & reg;
    17aa:	688b      	ldr	r3, [r1, #8]
 *
 * \param[in] dev      The pointer to device instance
 */
static inline int32_t _temp_init_calibration(void *const hw)
{
	if (!hri_tsens_is_syncing(hw, TSENS_SYNCBUSY_SWRST)) {
    17ac:	07db      	lsls	r3, r3, #31
    17ae:	d52d      	bpl.n	180c <_temp_sync_init+0x68>
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    17b0:	2201      	movs	r2, #1
    17b2:	68a3      	ldr	r3, [r4, #8]
    17b4:	421a      	tst	r2, r3
    17b6:	d1fc      	bne.n	17b2 <_temp_sync_init+0xe>
		}
		hri_tsens_write_CTRLA_reg(hw, TSENS_CTRLA_SWRST);
	}
	hri_tsens_wait_for_sync(hw, TSENS_SYNCBUSY_SWRST);

	hri_tsens_write_CAL_reg(hw, TSENS_CAL_TCAL(CONF_TSENS_CAL_TCAL) | TSENS_CAL_FCAL(CONF_TSENS_CAL_FCAL));
    17b8:	4921      	ldr	r1, [pc, #132]	; (1840 <_temp_sync_init+0x9c>)
    17ba:	680b      	ldr	r3, [r1, #0]
    17bc:	021a      	lsls	r2, r3, #8
    17be:	20fc      	movs	r0, #252	; 0xfc
    17c0:	0180      	lsls	r0, r0, #6
    17c2:	4002      	ands	r2, r0
    17c4:	051b      	lsls	r3, r3, #20
    17c6:	0e9b      	lsrs	r3, r3, #26
    17c8:	4313      	orrs	r3, r2
}

static inline void hri_tsens_write_CAL_reg(const void *const hw, hri_tsens_cal_reg_t data)
{
	TSENS_CRITICAL_SECTION_ENTER();
	((Tsens *)hw)->CAL.reg = data;
    17ca:	6223      	str	r3, [r4, #32]
	hri_tsens_write_GAIN_reg(hw, CONF_TSENS_CAL_GAIN);
    17cc:	4e1d      	ldr	r6, [pc, #116]	; (1844 <_temp_sync_init+0xa0>)
    17ce:	6833      	ldr	r3, [r6, #0]
    17d0:	0518      	lsls	r0, r3, #20
    17d2:	23f0      	movs	r3, #240	; 0xf0
    17d4:	041b      	lsls	r3, r3, #16
    17d6:	4018      	ands	r0, r3
    17d8:	680b      	ldr	r3, [r1, #0]
    17da:	0b1b      	lsrs	r3, r3, #12
    17dc:	4318      	orrs	r0, r3
    17de:	4b1a      	ldr	r3, [pc, #104]	; (1848 <_temp_sync_init+0xa4>)
    17e0:	4798      	blx	r3
    17e2:	491a      	ldr	r1, [pc, #104]	; (184c <_temp_sync_init+0xa8>)
    17e4:	4b1a      	ldr	r3, [pc, #104]	; (1850 <_temp_sync_init+0xac>)
    17e6:	4798      	blx	r3
    17e8:	4b1a      	ldr	r3, [pc, #104]	; (1854 <_temp_sync_init+0xb0>)
    17ea:	4798      	blx	r3
	((Tsens *)hw)->GAIN.reg = data;
    17ec:	61a0      	str	r0, [r4, #24]
	hri_tsens_write_OFFSET_reg(hw, CONF_TSENS_CAL_OFFSET);
    17ee:	6833      	ldr	r3, [r6, #0]
    17f0:	011b      	lsls	r3, r3, #4
    17f2:	0a1b      	lsrs	r3, r3, #8
	((Tsens *)hw)->OFFSET.reg = data;
    17f4:	61e3      	str	r3, [r4, #28]
	dev->hw = hw;
    17f6:	602c      	str	r4, [r5, #0]
	((Tsens *)hw)->CTRLA.reg = data;
    17f8:	2300      	movs	r3, #0
    17fa:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    17fc:	2203      	movs	r2, #3
    17fe:	68a3      	ldr	r3, [r4, #8]
    1800:	421a      	tst	r2, r3
    1802:	d1fc      	bne.n	17fe <_temp_sync_init+0x5a>
	((Tsens *)hw)->CTRLC.reg = data;
    1804:	2300      	movs	r3, #0
    1806:	70a3      	strb	r3, [r4, #2]
}
    1808:	2000      	movs	r0, #0
    180a:	bd70      	pop	{r4, r5, r6, pc}
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    180c:	2203      	movs	r2, #3
    180e:	68a3      	ldr	r3, [r4, #8]
    1810:	421a      	tst	r2, r3
    1812:	d1fc      	bne.n	180e <_temp_sync_init+0x6a>
	tmp = ((Tsens *)hw)->CTRLA.reg;
    1814:	7823      	ldrb	r3, [r4, #0]
		if (hri_tsens_get_CTRLA_reg(hw, TSENS_CTRLA_ENABLE)) {
    1816:	079b      	lsls	r3, r3, #30
    1818:	d50b      	bpl.n	1832 <_temp_sync_init+0x8e>
	((Tsens *)hw)->CTRLA.reg &= ~TSENS_CTRLA_ENABLE;
    181a:	7823      	ldrb	r3, [r4, #0]
    181c:	2202      	movs	r2, #2
    181e:	4393      	bics	r3, r2
    1820:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    1822:	3201      	adds	r2, #1
    1824:	68a3      	ldr	r3, [r4, #8]
    1826:	421a      	tst	r2, r3
    1828:	d1fc      	bne.n	1824 <_temp_sync_init+0x80>
    182a:	2202      	movs	r2, #2
    182c:	68a3      	ldr	r3, [r4, #8]
    182e:	421a      	tst	r2, r3
    1830:	d1fc      	bne.n	182c <_temp_sync_init+0x88>
	((Tsens *)hw)->CTRLA.reg = data;
    1832:	2301      	movs	r3, #1
    1834:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    1836:	2203      	movs	r2, #3
    1838:	68a3      	ldr	r3, [r4, #8]
    183a:	421a      	tst	r2, r3
    183c:	d1fc      	bne.n	1838 <_temp_sync_init+0x94>
    183e:	e7b7      	b.n	17b0 <_temp_sync_init+0xc>
    1840:	00806030 	.word	0x00806030
    1844:	00806034 	.word	0x00806034
    1848:	00002511 	.word	0x00002511
    184c:	3caaaaab 	.word	0x3caaaaab
    1850:	00001f59 	.word	0x00001f59
    1854:	00001c99 	.word	0x00001c99

00001858 <main>:
#include "utils.h"



int main(void)
{
    1858:	b570      	push	{r4, r5, r6, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    185a:	4b0d      	ldr	r3, [pc, #52]	; (1890 <main+0x38>)
    185c:	4798      	blx	r3
	uart_init();
    185e:	4b0d      	ldr	r3, [pc, #52]	; (1894 <main+0x3c>)
    1860:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1862:	24c0      	movs	r4, #192	; 0xc0
    1864:	05e4      	lsls	r4, r4, #23
    1866:	2320      	movs	r3, #32
    1868:	61a3      	str	r3, [r4, #24]

	gpio_set_pin_level(relay_signal, true);

	//ADC
	adc_sync_enable_channel(&ADC_0, 0);
    186a:	2100      	movs	r1, #0
    186c:	480a      	ldr	r0, [pc, #40]	; (1898 <main+0x40>)
    186e:	4b0b      	ldr	r3, [pc, #44]	; (189c <main+0x44>)
    1870:	4798      	blx	r3
    1872:	2380      	movs	r3, #128	; 0x80
    1874:	009b      	lsls	r3, r3, #2
    1876:	61a3      	str	r3, [r4, #24]
	//spi

	
	/* Replace with your application code */
	while (1) {
		if(serial_receiving == 1)
    1878:	4c09      	ldr	r4, [pc, #36]	; (18a0 <main+0x48>)
		{
			if(serial_complete == 1)
    187a:	4d0a      	ldr	r5, [pc, #40]	; (18a4 <main+0x4c>)
			{
				usart_done();
    187c:	4e0a      	ldr	r6, [pc, #40]	; (18a8 <main+0x50>)
		if(serial_receiving == 1)
    187e:	7823      	ldrb	r3, [r4, #0]
    1880:	2b01      	cmp	r3, #1
    1882:	d1fc      	bne.n	187e <main+0x26>
			if(serial_complete == 1)
    1884:	782b      	ldrb	r3, [r5, #0]
    1886:	2b01      	cmp	r3, #1
    1888:	d1f9      	bne.n	187e <main+0x26>
				usart_done();
    188a:	47b0      	blx	r6
    188c:	e7f7      	b.n	187e <main+0x26>
    188e:	46c0      	nop			; (mov r8, r8)
    1890:	0000011d 	.word	0x0000011d
    1894:	00001c65 	.word	0x00001c65
    1898:	200002f8 	.word	0x200002f8
    189c:	00000609 	.word	0x00000609
    18a0:	200001f4 	.word	0x200001f4
    18a4:	200002c0 	.word	0x200002c0
    18a8:	00001975 	.word	0x00001975

000018ac <SPI_test>:
#include "driver_init.h"
#include "utils.h"


void SPI_test(void)
{
    18ac:	b530      	push	{r4, r5, lr}
    18ae:	b083      	sub	sp, #12

	static uint8_t example_SPI_0[4] = {0b11011111, 0b0, 0b11111111, 0b0};
	
	struct io_descriptor *spi_io;
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_io);
    18b0:	4c0a      	ldr	r4, [pc, #40]	; (18dc <SPI_test+0x30>)
    18b2:	a901      	add	r1, sp, #4
    18b4:	0020      	movs	r0, r4
    18b6:	4b0a      	ldr	r3, [pc, #40]	; (18e0 <SPI_test+0x34>)
    18b8:	4798      	blx	r3




	spi_m_sync_enable(&SPI_0);
    18ba:	0020      	movs	r0, r4
    18bc:	4b09      	ldr	r3, [pc, #36]	; (18e4 <SPI_test+0x38>)
    18be:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    18c0:	24c0      	movs	r4, #192	; 0xc0
    18c2:	05e4      	lsls	r4, r4, #23
    18c4:	2580      	movs	r5, #128	; 0x80
    18c6:	00ad      	lsls	r5, r5, #2
    18c8:	6165      	str	r5, [r4, #20]
		
		
	gpio_set_pin_level(spi_cs, false);
	io_write(spi_io, example_SPI_0, 4);
    18ca:	2204      	movs	r2, #4
    18cc:	4906      	ldr	r1, [pc, #24]	; (18e8 <SPI_test+0x3c>)
    18ce:	9801      	ldr	r0, [sp, #4]
    18d0:	4b06      	ldr	r3, [pc, #24]	; (18ec <SPI_test+0x40>)
    18d2:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    18d4:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(spi_cs, true);	
		
		
		
		
    18d6:	b003      	add	sp, #12
    18d8:	bd30      	pop	{r4, r5, pc}
    18da:	46c0      	nop			; (mov r8, r8)
    18dc:	200002fc 	.word	0x200002fc
    18e0:	00000949 	.word	0x00000949
    18e4:	00000861 	.word	0x00000861
    18e8:	20000014 	.word	0x20000014
    18ec:	000007a5 	.word	0x000007a5

000018f0 <usart_return>:
	 	serial_complete = 0;
}

//sends an the rx array on usart
void usart_return(uint8_t rx[], uint8_t tx[])
{
    18f0:	b570      	push	{r4, r5, r6, lr}
    18f2:	0005      	movs	r5, r0
    18f4:	000c      	movs	r4, r1
		//copy message to tx buffer
		memcpy(&tx[17], &rx[0], SERIAL_BUF_SIZE);
    18f6:	0008      	movs	r0, r1
    18f8:	3011      	adds	r0, #17
    18fa:	22c8      	movs	r2, #200	; 0xc8
    18fc:	0029      	movs	r1, r5
    18fe:	4b06      	ldr	r3, [pc, #24]	; (1918 <usart_return+0x28>)
    1900:	4798      	blx	r3

		//print
		io_write(&USART_0.io, tx, strlen(rx) + 17);
    1902:	0028      	movs	r0, r5
    1904:	4b05      	ldr	r3, [pc, #20]	; (191c <usart_return+0x2c>)
    1906:	4798      	blx	r3
    1908:	3011      	adds	r0, #17
    190a:	b282      	uxth	r2, r0
    190c:	0021      	movs	r1, r4
    190e:	4804      	ldr	r0, [pc, #16]	; (1920 <usart_return+0x30>)
    1910:	4b04      	ldr	r3, [pc, #16]	; (1924 <usart_return+0x34>)
    1912:	4798      	blx	r3
		
		//clear memory
		memset(&rx, 0x00, SERIAL_BUF_SIZE);
		memset(&tx, 0x00, SERIAL_BUF_SIZE+18);
		
}
    1914:	bd70      	pop	{r4, r5, r6, pc}
    1916:	46c0      	nop			; (mov r8, r8)
    1918:	00003e41 	.word	0x00003e41
    191c:	00003e63 	.word	0x00003e63
    1920:	20000314 	.word	0x20000314
    1924:	000007a5 	.word	0x000007a5

00001928 <usart_send>:

//sends a the string on usart (might work with arrays aswell)
void usart_send(uint8_t *str1)
{
    1928:	b570      	push	{r4, r5, r6, lr}
    192a:	0005      	movs	r5, r0
	//Copy the string to the tx_buffer, so that it can be sent using io_write
	memcpy(&tx_buffer[17], &str1[0], SERIAL_BUF_SIZE);
    192c:	4c0a      	ldr	r4, [pc, #40]	; (1958 <usart_send+0x30>)
    192e:	22c8      	movs	r2, #200	; 0xc8
    1930:	0001      	movs	r1, r0
    1932:	0020      	movs	r0, r4
    1934:	4b09      	ldr	r3, [pc, #36]	; (195c <usart_send+0x34>)
    1936:	4798      	blx	r3
	
	//print to the serialcom port
	io_write(&USART_0.io, tx_buffer, (17  + strlen(str1)));
    1938:	0028      	movs	r0, r5
    193a:	4b09      	ldr	r3, [pc, #36]	; (1960 <usart_send+0x38>)
    193c:	4798      	blx	r3
    193e:	3011      	adds	r0, #17
    1940:	b282      	uxth	r2, r0
    1942:	0021      	movs	r1, r4
    1944:	3911      	subs	r1, #17
    1946:	4807      	ldr	r0, [pc, #28]	; (1964 <usart_send+0x3c>)
    1948:	4b07      	ldr	r3, [pc, #28]	; (1968 <usart_send+0x40>)
    194a:	4798      	blx	r3
	//io_write(&USART_0.io, msg, total_bytes + 16);
	
	//clear memory, so that there is a clean buffer for next message
	memset(&rx_buffer, 0x00, SERIAL_BUF_SIZE);
    194c:	22c8      	movs	r2, #200	; 0xc8
    194e:	2100      	movs	r1, #0
    1950:	4806      	ldr	r0, [pc, #24]	; (196c <usart_send+0x44>)
    1952:	4b07      	ldr	r3, [pc, #28]	; (1970 <usart_send+0x48>)
    1954:	4798      	blx	r3
	
}
    1956:	bd70      	pop	{r4, r5, r6, pc}
    1958:	20000035 	.word	0x20000035
    195c:	00003e41 	.word	0x00003e41
    1960:	00003e63 	.word	0x00003e63
    1964:	20000314 	.word	0x20000314
    1968:	000007a5 	.word	0x000007a5
    196c:	200001f8 	.word	0x200001f8
    1970:	00003e53 	.word	0x00003e53

00001974 <usart_done>:
{
    1974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1976:	46ce      	mov	lr, r9
    1978:	4647      	mov	r7, r8
    197a:	b580      	push	{r7, lr}
	if(rx_buffer[0] == 'o' && rx_buffer[1] == 'n'){
    197c:	4b7c      	ldr	r3, [pc, #496]	; (1b70 <usart_done+0x1fc>)
    197e:	781b      	ldrb	r3, [r3, #0]
    1980:	2b6f      	cmp	r3, #111	; 0x6f
    1982:	d034      	beq.n	19ee <usart_done+0x7a>
	else if(rx_buffer[0] == 'o' && rx_buffer[1] == 'f' && rx_buffer[2] =='f'){
    1984:	4b7a      	ldr	r3, [pc, #488]	; (1b70 <usart_done+0x1fc>)
    1986:	781b      	ldrb	r3, [r3, #0]
    1988:	2b6f      	cmp	r3, #111	; 0x6f
    198a:	d041      	beq.n	1a10 <usart_done+0x9c>
	 else if (rx_buffer[0] == 'a' && rx_buffer[1] == 'd' && rx_buffer[2] =='c'){
    198c:	4b78      	ldr	r3, [pc, #480]	; (1b70 <usart_done+0x1fc>)
    198e:	781b      	ldrb	r3, [r3, #0]
    1990:	2b61      	cmp	r3, #97	; 0x61
    1992:	d04a      	beq.n	1a2a <usart_done+0xb6>
	 else if (rx_buffer[0] == 't' && rx_buffer[1] == 'e' && rx_buffer[2] =='s'){
    1994:	4b76      	ldr	r3, [pc, #472]	; (1b70 <usart_done+0x1fc>)
    1996:	781b      	ldrb	r3, [r3, #0]
    1998:	2b74      	cmp	r3, #116	; 0x74
    199a:	d059      	beq.n	1a50 <usart_done+0xdc>
	 else if (rx_buffer[0] == '1'){
    199c:	4b74      	ldr	r3, [pc, #464]	; (1b70 <usart_done+0x1fc>)
    199e:	781b      	ldrb	r3, [r3, #0]
    19a0:	2b31      	cmp	r3, #49	; 0x31
    19a2:	d064      	beq.n	1a6e <usart_done+0xfa>
	  else if (rx_buffer[0] == '2'){
    19a4:	4b72      	ldr	r3, [pc, #456]	; (1b70 <usart_done+0x1fc>)
    19a6:	781b      	ldrb	r3, [r3, #0]
    19a8:	2b32      	cmp	r3, #50	; 0x32
    19aa:	d100      	bne.n	19ae <usart_done+0x3a>
    19ac:	e06e      	b.n	1a8c <usart_done+0x118>
	 else if (rx_buffer[0] == '3'){
    19ae:	4b70      	ldr	r3, [pc, #448]	; (1b70 <usart_done+0x1fc>)
    19b0:	781b      	ldrb	r3, [r3, #0]
    19b2:	2b33      	cmp	r3, #51	; 0x33
    19b4:	d100      	bne.n	19b8 <usart_done+0x44>
    19b6:	e0a8      	b.n	1b0a <usart_done+0x196>
	 else if(rx_buffer[0] == '4'){
    19b8:	4b6d      	ldr	r3, [pc, #436]	; (1b70 <usart_done+0x1fc>)
    19ba:	781b      	ldrb	r3, [r3, #0]
    19bc:	2b34      	cmp	r3, #52	; 0x34
    19be:	d100      	bne.n	19c2 <usart_done+0x4e>
    19c0:	e0c6      	b.n	1b50 <usart_done+0x1dc>
	 else if (rx_buffer[0] == '5'){
    19c2:	4b6b      	ldr	r3, [pc, #428]	; (1b70 <usart_done+0x1fc>)
    19c4:	781b      	ldrb	r3, [r3, #0]
    19c6:	2b35      	cmp	r3, #53	; 0x35
    19c8:	d100      	bne.n	19cc <usart_done+0x58>
    19ca:	e0c4      	b.n	1b56 <usart_done+0x1e2>
	 else if (rx_buffer[0] == '6'){
    19cc:	4b68      	ldr	r3, [pc, #416]	; (1b70 <usart_done+0x1fc>)
    19ce:	781b      	ldrb	r3, [r3, #0]
    19d0:	2b36      	cmp	r3, #54	; 0x36
    19d2:	d100      	bne.n	19d6 <usart_done+0x62>
    19d4:	e0c5      	b.n	1b62 <usart_done+0x1ee>
		 usart_send("Error: No such command");
    19d6:	4867      	ldr	r0, [pc, #412]	; (1b74 <usart_done+0x200>)
    19d8:	4b67      	ldr	r3, [pc, #412]	; (1b78 <usart_done+0x204>)
    19da:	4798      	blx	r3
	 	serial_receiving = 0;
    19dc:	2300      	movs	r3, #0
    19de:	4a67      	ldr	r2, [pc, #412]	; (1b7c <usart_done+0x208>)
    19e0:	7013      	strb	r3, [r2, #0]
	 	serial_complete = 0;
    19e2:	4a67      	ldr	r2, [pc, #412]	; (1b80 <usart_done+0x20c>)
    19e4:	7013      	strb	r3, [r2, #0]
}
    19e6:	bc0c      	pop	{r2, r3}
    19e8:	4690      	mov	r8, r2
    19ea:	4699      	mov	r9, r3
    19ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(rx_buffer[0] == 'o' && rx_buffer[1] == 'n'){
    19ee:	4b60      	ldr	r3, [pc, #384]	; (1b70 <usart_done+0x1fc>)
    19f0:	785b      	ldrb	r3, [r3, #1]
    19f2:	2b6e      	cmp	r3, #110	; 0x6e
    19f4:	d1c6      	bne.n	1984 <usart_done+0x10>
    19f6:	2220      	movs	r2, #32
    19f8:	23c0      	movs	r3, #192	; 0xc0
    19fa:	05db      	lsls	r3, r3, #23
    19fc:	619a      	str	r2, [r3, #24]
		usart_send(relay_on);
    19fe:	4861      	ldr	r0, [pc, #388]	; (1b84 <usart_done+0x210>)
    1a00:	4c5d      	ldr	r4, [pc, #372]	; (1b78 <usart_done+0x204>)
    1a02:	47a0      	blx	r4
		delay_ms(50);
    1a04:	2032      	movs	r0, #50	; 0x32
    1a06:	4b60      	ldr	r3, [pc, #384]	; (1b88 <usart_done+0x214>)
    1a08:	4798      	blx	r3
		usart_send("Relay test");
    1a0a:	4860      	ldr	r0, [pc, #384]	; (1b8c <usart_done+0x218>)
    1a0c:	47a0      	blx	r4
    1a0e:	e7e5      	b.n	19dc <usart_done+0x68>
	else if(rx_buffer[0] == 'o' && rx_buffer[1] == 'f' && rx_buffer[2] =='f'){
    1a10:	4b57      	ldr	r3, [pc, #348]	; (1b70 <usart_done+0x1fc>)
    1a12:	785b      	ldrb	r3, [r3, #1]
    1a14:	2b66      	cmp	r3, #102	; 0x66
    1a16:	d1b9      	bne.n	198c <usart_done+0x18>
    1a18:	4b55      	ldr	r3, [pc, #340]	; (1b70 <usart_done+0x1fc>)
    1a1a:	789b      	ldrb	r3, [r3, #2]
    1a1c:	2b66      	cmp	r3, #102	; 0x66
    1a1e:	d1b5      	bne.n	198c <usart_done+0x18>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1a20:	2220      	movs	r2, #32
    1a22:	23c0      	movs	r3, #192	; 0xc0
    1a24:	05db      	lsls	r3, r3, #23
    1a26:	615a      	str	r2, [r3, #20]
    1a28:	e7d8      	b.n	19dc <usart_done+0x68>
	 else if (rx_buffer[0] == 'a' && rx_buffer[1] == 'd' && rx_buffer[2] =='c'){
    1a2a:	4b51      	ldr	r3, [pc, #324]	; (1b70 <usart_done+0x1fc>)
    1a2c:	785b      	ldrb	r3, [r3, #1]
    1a2e:	2b64      	cmp	r3, #100	; 0x64
    1a30:	d1b0      	bne.n	1994 <usart_done+0x20>
    1a32:	4b4f      	ldr	r3, [pc, #316]	; (1b70 <usart_done+0x1fc>)
    1a34:	789b      	ldrb	r3, [r3, #2]
    1a36:	2b63      	cmp	r3, #99	; 0x63
    1a38:	d1ac      	bne.n	1994 <usart_done+0x20>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1a3a:	2180      	movs	r1, #128	; 0x80
    1a3c:	03c9      	lsls	r1, r1, #15
    1a3e:	3335      	adds	r3, #53	; 0x35
    1a40:	22c0      	movs	r2, #192	; 0xc0
    1a42:	05d2      	lsls	r2, r2, #23
    1a44:	50d1      	str	r1, [r2, r3]
		 usart_return(&rx_buffer[1], tx_buffer);
    1a46:	4952      	ldr	r1, [pc, #328]	; (1b90 <usart_done+0x21c>)
    1a48:	4852      	ldr	r0, [pc, #328]	; (1b94 <usart_done+0x220>)
    1a4a:	4b53      	ldr	r3, [pc, #332]	; (1b98 <usart_done+0x224>)
    1a4c:	4798      	blx	r3
    1a4e:	e7c5      	b.n	19dc <usart_done+0x68>
	 else if (rx_buffer[0] == 't' && rx_buffer[1] == 'e' && rx_buffer[2] =='s'){
    1a50:	4b47      	ldr	r3, [pc, #284]	; (1b70 <usart_done+0x1fc>)
    1a52:	785b      	ldrb	r3, [r3, #1]
    1a54:	2b65      	cmp	r3, #101	; 0x65
    1a56:	d1a1      	bne.n	199c <usart_done+0x28>
    1a58:	4b45      	ldr	r3, [pc, #276]	; (1b70 <usart_done+0x1fc>)
    1a5a:	789b      	ldrb	r3, [r3, #2]
    1a5c:	2b73      	cmp	r3, #115	; 0x73
    1a5e:	d19d      	bne.n	199c <usart_done+0x28>
    1a60:	2180      	movs	r1, #128	; 0x80
    1a62:	03c9      	lsls	r1, r1, #15
    1a64:	3325      	adds	r3, #37	; 0x25
    1a66:	22c0      	movs	r2, #192	; 0xc0
    1a68:	05d2      	lsls	r2, r2, #23
    1a6a:	50d1      	str	r1, [r2, r3]
    1a6c:	e7b6      	b.n	19dc <usart_done+0x68>
		adc_sync_read_channel(&ADC_0, 0, adc_buffer, 2);
    1a6e:	4c4b      	ldr	r4, [pc, #300]	; (1b9c <usart_done+0x228>)
    1a70:	3b2f      	subs	r3, #47	; 0x2f
    1a72:	0022      	movs	r2, r4
    1a74:	2100      	movs	r1, #0
    1a76:	484a      	ldr	r0, [pc, #296]	; (1ba0 <usart_done+0x22c>)
    1a78:	4d4a      	ldr	r5, [pc, #296]	; (1ba4 <usart_done+0x230>)
    1a7a:	47a8      	blx	r5
		temp[1] = adc_buffer[1];
    1a7c:	7863      	ldrb	r3, [r4, #1]
    1a7e:	7163      	strb	r3, [r4, #5]
		temp[0] = adc_buffer[0];
    1a80:	7822      	ldrb	r2, [r4, #0]
    1a82:	7122      	strb	r2, [r4, #4]
		res = (temp[1] << 8) | temp[0];
    1a84:	021b      	lsls	r3, r3, #8
    1a86:	4313      	orrs	r3, r2
    1a88:	80e3      	strh	r3, [r4, #6]
    1a8a:	e7a7      	b.n	19dc <usart_done+0x68>
		adc_sync_read_channel(&ADC_0, 0, adc_buffer, 2);
    1a8c:	4c43      	ldr	r4, [pc, #268]	; (1b9c <usart_done+0x228>)
    1a8e:	3b30      	subs	r3, #48	; 0x30
    1a90:	0022      	movs	r2, r4
    1a92:	2100      	movs	r1, #0
    1a94:	4842      	ldr	r0, [pc, #264]	; (1ba0 <usart_done+0x22c>)
    1a96:	4d43      	ldr	r5, [pc, #268]	; (1ba4 <usart_done+0x230>)
    1a98:	47a8      	blx	r5
		temp[1] = adc_buffer[1];
    1a9a:	7865      	ldrb	r5, [r4, #1]
    1a9c:	7165      	strb	r5, [r4, #5]
		temp[0] = adc_buffer[0];
    1a9e:	7823      	ldrb	r3, [r4, #0]
    1aa0:	7123      	strb	r3, [r4, #4]
		res = (temp[1] << 8) | temp[0];
    1aa2:	022d      	lsls	r5, r5, #8
    1aa4:	431d      	orrs	r5, r3
    1aa6:	80e5      	strh	r5, [r4, #6]
		thou = res / 1000 % 10;
    1aa8:	4e3f      	ldr	r6, [pc, #252]	; (1ba8 <usart_done+0x234>)
    1aaa:	21fa      	movs	r1, #250	; 0xfa
    1aac:	0089      	lsls	r1, r1, #2
    1aae:	0028      	movs	r0, r5
    1ab0:	47b0      	blx	r6
    1ab2:	b280      	uxth	r0, r0
    1ab4:	4b3d      	ldr	r3, [pc, #244]	; (1bac <usart_done+0x238>)
    1ab6:	4699      	mov	r9, r3
    1ab8:	210a      	movs	r1, #10
    1aba:	4798      	blx	r3
    1abc:	b2cb      	uxtb	r3, r1
    1abe:	4698      	mov	r8, r3
    1ac0:	7223      	strb	r3, [r4, #8]
		hund = res / 100  % 10;
    1ac2:	2164      	movs	r1, #100	; 0x64
    1ac4:	0028      	movs	r0, r5
    1ac6:	47b0      	blx	r6
    1ac8:	b280      	uxth	r0, r0
    1aca:	210a      	movs	r1, #10
    1acc:	47c8      	blx	r9
    1ace:	b2cf      	uxtb	r7, r1
    1ad0:	7267      	strb	r7, [r4, #9]
		tens = res / 10   % 10;
    1ad2:	210a      	movs	r1, #10
    1ad4:	0028      	movs	r0, r5
    1ad6:	47b0      	blx	r6
    1ad8:	b280      	uxth	r0, r0
    1ada:	210a      	movs	r1, #10
    1adc:	47c8      	blx	r9
    1ade:	b2ce      	uxtb	r6, r1
    1ae0:	72a6      	strb	r6, [r4, #10]
		ones = res % 10;
    1ae2:	210a      	movs	r1, #10
    1ae4:	0028      	movs	r0, r5
    1ae6:	47c8      	blx	r9
    1ae8:	b2c9      	uxtb	r1, r1
    1aea:	72e1      	strb	r1, [r4, #11]
		adc_rest[0] = thou + 48;
    1aec:	4643      	mov	r3, r8
    1aee:	3330      	adds	r3, #48	; 0x30
    1af0:	7323      	strb	r3, [r4, #12]
		adc_rest[1] = hund + 48;
    1af2:	3730      	adds	r7, #48	; 0x30
    1af4:	7367      	strb	r7, [r4, #13]
		adc_rest[2] = tens + 48;
    1af6:	3630      	adds	r6, #48	; 0x30
    1af8:	73a6      	strb	r6, [r4, #14]
		adc_rest[3] = ones + 48;
    1afa:	3130      	adds	r1, #48	; 0x30
    1afc:	73e1      	strb	r1, [r4, #15]
		usart_return(adc_rest, tx_buffer);
    1afe:	0020      	movs	r0, r4
    1b00:	300c      	adds	r0, #12
    1b02:	4923      	ldr	r1, [pc, #140]	; (1b90 <usart_done+0x21c>)
    1b04:	4b24      	ldr	r3, [pc, #144]	; (1b98 <usart_done+0x224>)
    1b06:	4798      	blx	r3
    1b08:	e768      	b.n	19dc <usart_done+0x68>
		adc_sync_read_channel(&ADC_0, 0, adc_buffer, 2);
    1b0a:	4c24      	ldr	r4, [pc, #144]	; (1b9c <usart_done+0x228>)
    1b0c:	3b31      	subs	r3, #49	; 0x31
    1b0e:	0022      	movs	r2, r4
    1b10:	2100      	movs	r1, #0
    1b12:	4823      	ldr	r0, [pc, #140]	; (1ba0 <usart_done+0x22c>)
    1b14:	4d23      	ldr	r5, [pc, #140]	; (1ba4 <usart_done+0x230>)
    1b16:	47a8      	blx	r5
		temp[1] = adc_buffer[1];
    1b18:	7860      	ldrb	r0, [r4, #1]
    1b1a:	7160      	strb	r0, [r4, #5]
		temp[0] = adc_buffer[0];
    1b1c:	7823      	ldrb	r3, [r4, #0]
    1b1e:	7123      	strb	r3, [r4, #4]
		res = (temp[1] << 8) | temp[0];
    1b20:	0200      	lsls	r0, r0, #8
    1b22:	4318      	orrs	r0, r3
    1b24:	80e0      	strh	r0, [r4, #6]
		res2 = (float) res / 840;
    1b26:	4b22      	ldr	r3, [pc, #136]	; (1bb0 <usart_done+0x23c>)
    1b28:	4798      	blx	r3
    1b2a:	4922      	ldr	r1, [pc, #136]	; (1bb4 <usart_done+0x240>)
    1b2c:	4b22      	ldr	r3, [pc, #136]	; (1bb8 <usart_done+0x244>)
    1b2e:	4798      	blx	r3
    1b30:	6120      	str	r0, [r4, #16]
		gcvt(res2, 6, buf);
    1b32:	0025      	movs	r5, r4
    1b34:	3514      	adds	r5, #20
    1b36:	4b21      	ldr	r3, [pc, #132]	; (1bbc <usart_done+0x248>)
    1b38:	4798      	blx	r3
    1b3a:	002b      	movs	r3, r5
    1b3c:	2206      	movs	r2, #6
    1b3e:	4e20      	ldr	r6, [pc, #128]	; (1bc0 <usart_done+0x24c>)
    1b40:	47b0      	blx	r6
		buf[7] = 'V';
    1b42:	2356      	movs	r3, #86	; 0x56
    1b44:	76e3      	strb	r3, [r4, #27]
		usart_return(buf, tx_buffer);
    1b46:	4912      	ldr	r1, [pc, #72]	; (1b90 <usart_done+0x21c>)
    1b48:	0028      	movs	r0, r5
    1b4a:	4b13      	ldr	r3, [pc, #76]	; (1b98 <usart_done+0x224>)
    1b4c:	4798      	blx	r3
    1b4e:	e745      	b.n	19dc <usart_done+0x68>
		 SPI_test();
    1b50:	4b1c      	ldr	r3, [pc, #112]	; (1bc4 <usart_done+0x250>)
    1b52:	4798      	blx	r3
    1b54:	e742      	b.n	19dc <usart_done+0x68>
    1b56:	2280      	movs	r2, #128	; 0x80
    1b58:	0092      	lsls	r2, r2, #2
    1b5a:	23c0      	movs	r3, #192	; 0xc0
    1b5c:	05db      	lsls	r3, r3, #23
    1b5e:	619a      	str	r2, [r3, #24]
    1b60:	e73c      	b.n	19dc <usart_done+0x68>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1b62:	2280      	movs	r2, #128	; 0x80
    1b64:	0092      	lsls	r2, r2, #2
    1b66:	23c0      	movs	r3, #192	; 0xc0
    1b68:	05db      	lsls	r3, r3, #23
    1b6a:	615a      	str	r2, [r3, #20]
    1b6c:	e736      	b.n	19dc <usart_done+0x68>
    1b6e:	46c0      	nop			; (mov r8, r8)
    1b70:	200001f8 	.word	0x200001f8
    1b74:	00005c4c 	.word	0x00005c4c
    1b78:	00001929 	.word	0x00001929
    1b7c:	200001f4 	.word	0x200001f4
    1b80:	200002c0 	.word	0x200002c0
    1b84:	20000018 	.word	0x20000018
    1b88:	00000785 	.word	0x00000785
    1b8c:	00005c40 	.word	0x00005c40
    1b90:	20000024 	.word	0x20000024
    1b94:	200001f9 	.word	0x200001f9
    1b98:	000018f1 	.word	0x000018f1
    1b9c:	200001c8 	.word	0x200001c8
    1ba0:	200002f8 	.word	0x200002f8
    1ba4:	00000635 	.word	0x00000635
    1ba8:	000011db 	.word	0x000011db
    1bac:	00001249 	.word	0x00001249
    1bb0:	00002511 	.word	0x00002511
    1bb4:	44520000 	.word	0x44520000
    1bb8:	00001cc9 	.word	0x00001cc9
    1bbc:	0000388d 	.word	0x0000388d
    1bc0:	00003dad 	.word	0x00003dad
    1bc4:	000018ad 	.word	0x000018ad

00001bc8 <serial_tx_cb>:

static void serial_tx_cb(const struct usart_async_descriptor *const io_descr) {
	
	// Do nothing when tx interrupt is called
	
}
    1bc8:	4770      	bx	lr
	...

00001bcc <serial_rx_cb>:
{
    1bcc:	b510      	push	{r4, lr}
    1bce:	b082      	sub	sp, #8
	count = io_read(&USART_0.io, &ch, 1);
    1bd0:	2201      	movs	r2, #1
    1bd2:	466b      	mov	r3, sp
    1bd4:	1dd9      	adds	r1, r3, #7
    1bd6:	481f      	ldr	r0, [pc, #124]	; (1c54 <serial_rx_cb+0x88>)
    1bd8:	4b1f      	ldr	r3, [pc, #124]	; (1c58 <serial_rx_cb+0x8c>)
    1bda:	4798      	blx	r3
    1bdc:	b2c1      	uxtb	r1, r0
	if(serial_receiving == 0)
    1bde:	4b1f      	ldr	r3, [pc, #124]	; (1c5c <serial_rx_cb+0x90>)
    1be0:	781b      	ldrb	r3, [r3, #0]
    1be2:	2b00      	cmp	r3, #0
    1be4:	d112      	bne.n	1c0c <serial_rx_cb+0x40>
		if (ch != '\r' && ch != '\n')
    1be6:	466b      	mov	r3, sp
    1be8:	79da      	ldrb	r2, [r3, #7]
    1bea:	2a0d      	cmp	r2, #13
    1bec:	d024      	beq.n	1c38 <serial_rx_cb+0x6c>
    1bee:	2a0a      	cmp	r2, #10
    1bf0:	d022      	beq.n	1c38 <serial_rx_cb+0x6c>
			serial_receiving =1;
    1bf2:	4b1a      	ldr	r3, [pc, #104]	; (1c5c <serial_rx_cb+0x90>)
    1bf4:	2001      	movs	r0, #1
    1bf6:	7018      	strb	r0, [r3, #0]
			serial_received_bytes_counter = 0;
    1bf8:	2000      	movs	r0, #0
    1bfa:	7058      	strb	r0, [r3, #1]
			rx_buffer[serial_received_bytes_counter] = ch;
    1bfc:	7858      	ldrb	r0, [r3, #1]
    1bfe:	1818      	adds	r0, r3, r0
    1c00:	7102      	strb	r2, [r0, #4]
			serial_received_bytes_counter += count;
    1c02:	7858      	ldrb	r0, [r3, #1]
    1c04:	1840      	adds	r0, r0, r1
    1c06:	b2c0      	uxtb	r0, r0
    1c08:	7058      	strb	r0, [r3, #1]
    1c0a:	e015      	b.n	1c38 <serial_rx_cb+0x6c>
		rx_buffer[serial_received_bytes_counter] = ch;
    1c0c:	4b13      	ldr	r3, [pc, #76]	; (1c5c <serial_rx_cb+0x90>)
    1c0e:	785a      	ldrb	r2, [r3, #1]
    1c10:	4668      	mov	r0, sp
    1c12:	79c4      	ldrb	r4, [r0, #7]
    1c14:	189a      	adds	r2, r3, r2
    1c16:	7114      	strb	r4, [r2, #4]
		serial_received_bytes_counter += count;
    1c18:	7858      	ldrb	r0, [r3, #1]
    1c1a:	1840      	adds	r0, r0, r1
    1c1c:	b2c0      	uxtb	r0, r0
    1c1e:	7058      	strb	r0, [r3, #1]
		if (ch == '\r' || ch == '\n')
    1c20:	2c0d      	cmp	r4, #13
    1c22:	d00b      	beq.n	1c3c <serial_rx_cb+0x70>
    1c24:	2c0a      	cmp	r4, #10
    1c26:	d009      	beq.n	1c3c <serial_rx_cb+0x70>
		if(serial_received_bytes_counter >= SERIAL_BUF_SIZE)
    1c28:	4b0c      	ldr	r3, [pc, #48]	; (1c5c <serial_rx_cb+0x90>)
    1c2a:	785b      	ldrb	r3, [r3, #1]
    1c2c:	b2db      	uxtb	r3, r3
    1c2e:	2bc7      	cmp	r3, #199	; 0xc7
    1c30:	d902      	bls.n	1c38 <serial_rx_cb+0x6c>
			serial_received_bytes_counter = 0;
    1c32:	2200      	movs	r2, #0
    1c34:	4b09      	ldr	r3, [pc, #36]	; (1c5c <serial_rx_cb+0x90>)
    1c36:	705a      	strb	r2, [r3, #1]
}
    1c38:	b002      	add	sp, #8
    1c3a:	bd10      	pop	{r4, pc}
			serial_complete = 1;
    1c3c:	4a08      	ldr	r2, [pc, #32]	; (1c60 <serial_rx_cb+0x94>)
    1c3e:	2101      	movs	r1, #1
    1c40:	234c      	movs	r3, #76	; 0x4c
    1c42:	54d1      	strb	r1, [r2, r3]
			total_bytes = serial_received_bytes_counter - 2;
    1c44:	4b05      	ldr	r3, [pc, #20]	; (1c5c <serial_rx_cb+0x90>)
    1c46:	785b      	ldrb	r3, [r3, #1]
    1c48:	3b02      	subs	r3, #2
    1c4a:	b2db      	uxtb	r3, r3
    1c4c:	314c      	adds	r1, #76	; 0x4c
    1c4e:	5453      	strb	r3, [r2, r1]
    1c50:	e7ea      	b.n	1c28 <serial_rx_cb+0x5c>
    1c52:	46c0      	nop			; (mov r8, r8)
    1c54:	20000314 	.word	0x20000314
    1c58:	000007d9 	.word	0x000007d9
    1c5c:	200001f4 	.word	0x200001f4
    1c60:	20000274 	.word	0x20000274

00001c64 <uart_init>:

void uart_init(){
    1c64:	b570      	push	{r4, r5, r6, lr}

	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, serial_tx_cb);
    1c66:	4c07      	ldr	r4, [pc, #28]	; (1c84 <uart_init+0x20>)
    1c68:	4a07      	ldr	r2, [pc, #28]	; (1c88 <uart_init+0x24>)
    1c6a:	2101      	movs	r1, #1
    1c6c:	0020      	movs	r0, r4
    1c6e:	4d07      	ldr	r5, [pc, #28]	; (1c8c <uart_init+0x28>)
    1c70:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, serial_rx_cb);
    1c72:	4a07      	ldr	r2, [pc, #28]	; (1c90 <uart_init+0x2c>)
    1c74:	2100      	movs	r1, #0
    1c76:	0020      	movs	r0, r4
    1c78:	47a8      	blx	r5
	usart_async_enable(&USART_0);
    1c7a:	0020      	movs	r0, r4
    1c7c:	4b05      	ldr	r3, [pc, #20]	; (1c94 <uart_init+0x30>)
    1c7e:	4798      	blx	r3
	
}
    1c80:	bd70      	pop	{r4, r5, r6, pc}
    1c82:	46c0      	nop			; (mov r8, r8)
    1c84:	20000314 	.word	0x20000314
    1c88:	00001bc9 	.word	0x00001bc9
    1c8c:	00000c35 	.word	0x00000c35
    1c90:	00001bcd 	.word	0x00001bcd
    1c94:	00000c09 	.word	0x00000c09

00001c98 <__aeabi_f2uiz>:
    1c98:	219e      	movs	r1, #158	; 0x9e
    1c9a:	b510      	push	{r4, lr}
    1c9c:	05c9      	lsls	r1, r1, #23
    1c9e:	1c04      	adds	r4, r0, #0
    1ca0:	f001 feb4 	bl	3a0c <__aeabi_fcmpge>
    1ca4:	2800      	cmp	r0, #0
    1ca6:	d103      	bne.n	1cb0 <__aeabi_f2uiz+0x18>
    1ca8:	1c20      	adds	r0, r4, #0
    1caa:	f000 fc11 	bl	24d0 <__aeabi_f2iz>
    1cae:	bd10      	pop	{r4, pc}
    1cb0:	219e      	movs	r1, #158	; 0x9e
    1cb2:	1c20      	adds	r0, r4, #0
    1cb4:	05c9      	lsls	r1, r1, #23
    1cb6:	f000 fa6f 	bl	2198 <__aeabi_fsub>
    1cba:	f000 fc09 	bl	24d0 <__aeabi_f2iz>
    1cbe:	2380      	movs	r3, #128	; 0x80
    1cc0:	061b      	lsls	r3, r3, #24
    1cc2:	469c      	mov	ip, r3
    1cc4:	4460      	add	r0, ip
    1cc6:	e7f2      	b.n	1cae <__aeabi_f2uiz+0x16>

00001cc8 <__aeabi_fdiv>:
    1cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cca:	4657      	mov	r7, sl
    1ccc:	464e      	mov	r6, r9
    1cce:	46de      	mov	lr, fp
    1cd0:	4645      	mov	r5, r8
    1cd2:	b5e0      	push	{r5, r6, r7, lr}
    1cd4:	0244      	lsls	r4, r0, #9
    1cd6:	0043      	lsls	r3, r0, #1
    1cd8:	0fc6      	lsrs	r6, r0, #31
    1cda:	b083      	sub	sp, #12
    1cdc:	1c0f      	adds	r7, r1, #0
    1cde:	0a64      	lsrs	r4, r4, #9
    1ce0:	0e1b      	lsrs	r3, r3, #24
    1ce2:	46b2      	mov	sl, r6
    1ce4:	d053      	beq.n	1d8e <__aeabi_fdiv+0xc6>
    1ce6:	2bff      	cmp	r3, #255	; 0xff
    1ce8:	d027      	beq.n	1d3a <__aeabi_fdiv+0x72>
    1cea:	2280      	movs	r2, #128	; 0x80
    1cec:	00e4      	lsls	r4, r4, #3
    1cee:	04d2      	lsls	r2, r2, #19
    1cf0:	4314      	orrs	r4, r2
    1cf2:	227f      	movs	r2, #127	; 0x7f
    1cf4:	4252      	negs	r2, r2
    1cf6:	4690      	mov	r8, r2
    1cf8:	4498      	add	r8, r3
    1cfa:	2300      	movs	r3, #0
    1cfc:	4699      	mov	r9, r3
    1cfe:	469b      	mov	fp, r3
    1d00:	027d      	lsls	r5, r7, #9
    1d02:	0078      	lsls	r0, r7, #1
    1d04:	0ffb      	lsrs	r3, r7, #31
    1d06:	0a6d      	lsrs	r5, r5, #9
    1d08:	0e00      	lsrs	r0, r0, #24
    1d0a:	9300      	str	r3, [sp, #0]
    1d0c:	d024      	beq.n	1d58 <__aeabi_fdiv+0x90>
    1d0e:	28ff      	cmp	r0, #255	; 0xff
    1d10:	d046      	beq.n	1da0 <__aeabi_fdiv+0xd8>
    1d12:	2380      	movs	r3, #128	; 0x80
    1d14:	2100      	movs	r1, #0
    1d16:	00ed      	lsls	r5, r5, #3
    1d18:	04db      	lsls	r3, r3, #19
    1d1a:	431d      	orrs	r5, r3
    1d1c:	387f      	subs	r0, #127	; 0x7f
    1d1e:	4647      	mov	r7, r8
    1d20:	1a38      	subs	r0, r7, r0
    1d22:	464f      	mov	r7, r9
    1d24:	430f      	orrs	r7, r1
    1d26:	00bf      	lsls	r7, r7, #2
    1d28:	46b9      	mov	r9, r7
    1d2a:	0033      	movs	r3, r6
    1d2c:	9a00      	ldr	r2, [sp, #0]
    1d2e:	4f87      	ldr	r7, [pc, #540]	; (1f4c <__aeabi_fdiv+0x284>)
    1d30:	4053      	eors	r3, r2
    1d32:	464a      	mov	r2, r9
    1d34:	58ba      	ldr	r2, [r7, r2]
    1d36:	9301      	str	r3, [sp, #4]
    1d38:	4697      	mov	pc, r2
    1d3a:	2c00      	cmp	r4, #0
    1d3c:	d14e      	bne.n	1ddc <__aeabi_fdiv+0x114>
    1d3e:	2308      	movs	r3, #8
    1d40:	4699      	mov	r9, r3
    1d42:	33f7      	adds	r3, #247	; 0xf7
    1d44:	4698      	mov	r8, r3
    1d46:	3bfd      	subs	r3, #253	; 0xfd
    1d48:	469b      	mov	fp, r3
    1d4a:	027d      	lsls	r5, r7, #9
    1d4c:	0078      	lsls	r0, r7, #1
    1d4e:	0ffb      	lsrs	r3, r7, #31
    1d50:	0a6d      	lsrs	r5, r5, #9
    1d52:	0e00      	lsrs	r0, r0, #24
    1d54:	9300      	str	r3, [sp, #0]
    1d56:	d1da      	bne.n	1d0e <__aeabi_fdiv+0x46>
    1d58:	2d00      	cmp	r5, #0
    1d5a:	d126      	bne.n	1daa <__aeabi_fdiv+0xe2>
    1d5c:	2000      	movs	r0, #0
    1d5e:	2101      	movs	r1, #1
    1d60:	0033      	movs	r3, r6
    1d62:	9a00      	ldr	r2, [sp, #0]
    1d64:	4f7a      	ldr	r7, [pc, #488]	; (1f50 <__aeabi_fdiv+0x288>)
    1d66:	4053      	eors	r3, r2
    1d68:	4642      	mov	r2, r8
    1d6a:	1a10      	subs	r0, r2, r0
    1d6c:	464a      	mov	r2, r9
    1d6e:	430a      	orrs	r2, r1
    1d70:	0092      	lsls	r2, r2, #2
    1d72:	58ba      	ldr	r2, [r7, r2]
    1d74:	001d      	movs	r5, r3
    1d76:	4697      	mov	pc, r2
    1d78:	9b00      	ldr	r3, [sp, #0]
    1d7a:	002c      	movs	r4, r5
    1d7c:	469a      	mov	sl, r3
    1d7e:	468b      	mov	fp, r1
    1d80:	465b      	mov	r3, fp
    1d82:	2b02      	cmp	r3, #2
    1d84:	d131      	bne.n	1dea <__aeabi_fdiv+0x122>
    1d86:	4653      	mov	r3, sl
    1d88:	21ff      	movs	r1, #255	; 0xff
    1d8a:	2400      	movs	r4, #0
    1d8c:	e038      	b.n	1e00 <__aeabi_fdiv+0x138>
    1d8e:	2c00      	cmp	r4, #0
    1d90:	d117      	bne.n	1dc2 <__aeabi_fdiv+0xfa>
    1d92:	2304      	movs	r3, #4
    1d94:	4699      	mov	r9, r3
    1d96:	2300      	movs	r3, #0
    1d98:	4698      	mov	r8, r3
    1d9a:	3301      	adds	r3, #1
    1d9c:	469b      	mov	fp, r3
    1d9e:	e7af      	b.n	1d00 <__aeabi_fdiv+0x38>
    1da0:	20ff      	movs	r0, #255	; 0xff
    1da2:	2d00      	cmp	r5, #0
    1da4:	d10b      	bne.n	1dbe <__aeabi_fdiv+0xf6>
    1da6:	2102      	movs	r1, #2
    1da8:	e7da      	b.n	1d60 <__aeabi_fdiv+0x98>
    1daa:	0028      	movs	r0, r5
    1dac:	f001 fe38 	bl	3a20 <__clzsi2>
    1db0:	1f43      	subs	r3, r0, #5
    1db2:	409d      	lsls	r5, r3
    1db4:	2376      	movs	r3, #118	; 0x76
    1db6:	425b      	negs	r3, r3
    1db8:	1a18      	subs	r0, r3, r0
    1dba:	2100      	movs	r1, #0
    1dbc:	e7af      	b.n	1d1e <__aeabi_fdiv+0x56>
    1dbe:	2103      	movs	r1, #3
    1dc0:	e7ad      	b.n	1d1e <__aeabi_fdiv+0x56>
    1dc2:	0020      	movs	r0, r4
    1dc4:	f001 fe2c 	bl	3a20 <__clzsi2>
    1dc8:	1f43      	subs	r3, r0, #5
    1dca:	409c      	lsls	r4, r3
    1dcc:	2376      	movs	r3, #118	; 0x76
    1dce:	425b      	negs	r3, r3
    1dd0:	1a1b      	subs	r3, r3, r0
    1dd2:	4698      	mov	r8, r3
    1dd4:	2300      	movs	r3, #0
    1dd6:	4699      	mov	r9, r3
    1dd8:	469b      	mov	fp, r3
    1dda:	e791      	b.n	1d00 <__aeabi_fdiv+0x38>
    1ddc:	230c      	movs	r3, #12
    1dde:	4699      	mov	r9, r3
    1de0:	33f3      	adds	r3, #243	; 0xf3
    1de2:	4698      	mov	r8, r3
    1de4:	3bfc      	subs	r3, #252	; 0xfc
    1de6:	469b      	mov	fp, r3
    1de8:	e78a      	b.n	1d00 <__aeabi_fdiv+0x38>
    1dea:	2b03      	cmp	r3, #3
    1dec:	d100      	bne.n	1df0 <__aeabi_fdiv+0x128>
    1dee:	e0a5      	b.n	1f3c <__aeabi_fdiv+0x274>
    1df0:	4655      	mov	r5, sl
    1df2:	2b01      	cmp	r3, #1
    1df4:	d000      	beq.n	1df8 <__aeabi_fdiv+0x130>
    1df6:	e081      	b.n	1efc <__aeabi_fdiv+0x234>
    1df8:	2301      	movs	r3, #1
    1dfa:	2100      	movs	r1, #0
    1dfc:	2400      	movs	r4, #0
    1dfe:	402b      	ands	r3, r5
    1e00:	0264      	lsls	r4, r4, #9
    1e02:	05c9      	lsls	r1, r1, #23
    1e04:	0a60      	lsrs	r0, r4, #9
    1e06:	07db      	lsls	r3, r3, #31
    1e08:	4308      	orrs	r0, r1
    1e0a:	4318      	orrs	r0, r3
    1e0c:	b003      	add	sp, #12
    1e0e:	bc3c      	pop	{r2, r3, r4, r5}
    1e10:	4690      	mov	r8, r2
    1e12:	4699      	mov	r9, r3
    1e14:	46a2      	mov	sl, r4
    1e16:	46ab      	mov	fp, r5
    1e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e1a:	2480      	movs	r4, #128	; 0x80
    1e1c:	2300      	movs	r3, #0
    1e1e:	03e4      	lsls	r4, r4, #15
    1e20:	21ff      	movs	r1, #255	; 0xff
    1e22:	e7ed      	b.n	1e00 <__aeabi_fdiv+0x138>
    1e24:	21ff      	movs	r1, #255	; 0xff
    1e26:	2400      	movs	r4, #0
    1e28:	e7ea      	b.n	1e00 <__aeabi_fdiv+0x138>
    1e2a:	2301      	movs	r3, #1
    1e2c:	1a59      	subs	r1, r3, r1
    1e2e:	291b      	cmp	r1, #27
    1e30:	dd66      	ble.n	1f00 <__aeabi_fdiv+0x238>
    1e32:	9a01      	ldr	r2, [sp, #4]
    1e34:	4013      	ands	r3, r2
    1e36:	2100      	movs	r1, #0
    1e38:	2400      	movs	r4, #0
    1e3a:	e7e1      	b.n	1e00 <__aeabi_fdiv+0x138>
    1e3c:	2380      	movs	r3, #128	; 0x80
    1e3e:	03db      	lsls	r3, r3, #15
    1e40:	421c      	tst	r4, r3
    1e42:	d038      	beq.n	1eb6 <__aeabi_fdiv+0x1ee>
    1e44:	421d      	tst	r5, r3
    1e46:	d051      	beq.n	1eec <__aeabi_fdiv+0x224>
    1e48:	431c      	orrs	r4, r3
    1e4a:	0264      	lsls	r4, r4, #9
    1e4c:	0a64      	lsrs	r4, r4, #9
    1e4e:	0033      	movs	r3, r6
    1e50:	21ff      	movs	r1, #255	; 0xff
    1e52:	e7d5      	b.n	1e00 <__aeabi_fdiv+0x138>
    1e54:	0163      	lsls	r3, r4, #5
    1e56:	016c      	lsls	r4, r5, #5
    1e58:	42a3      	cmp	r3, r4
    1e5a:	d23b      	bcs.n	1ed4 <__aeabi_fdiv+0x20c>
    1e5c:	261b      	movs	r6, #27
    1e5e:	2100      	movs	r1, #0
    1e60:	3801      	subs	r0, #1
    1e62:	2501      	movs	r5, #1
    1e64:	001f      	movs	r7, r3
    1e66:	0049      	lsls	r1, r1, #1
    1e68:	005b      	lsls	r3, r3, #1
    1e6a:	2f00      	cmp	r7, #0
    1e6c:	db01      	blt.n	1e72 <__aeabi_fdiv+0x1aa>
    1e6e:	429c      	cmp	r4, r3
    1e70:	d801      	bhi.n	1e76 <__aeabi_fdiv+0x1ae>
    1e72:	1b1b      	subs	r3, r3, r4
    1e74:	4329      	orrs	r1, r5
    1e76:	3e01      	subs	r6, #1
    1e78:	2e00      	cmp	r6, #0
    1e7a:	d1f3      	bne.n	1e64 <__aeabi_fdiv+0x19c>
    1e7c:	001c      	movs	r4, r3
    1e7e:	1e63      	subs	r3, r4, #1
    1e80:	419c      	sbcs	r4, r3
    1e82:	430c      	orrs	r4, r1
    1e84:	0001      	movs	r1, r0
    1e86:	317f      	adds	r1, #127	; 0x7f
    1e88:	2900      	cmp	r1, #0
    1e8a:	ddce      	ble.n	1e2a <__aeabi_fdiv+0x162>
    1e8c:	0763      	lsls	r3, r4, #29
    1e8e:	d004      	beq.n	1e9a <__aeabi_fdiv+0x1d2>
    1e90:	230f      	movs	r3, #15
    1e92:	4023      	ands	r3, r4
    1e94:	2b04      	cmp	r3, #4
    1e96:	d000      	beq.n	1e9a <__aeabi_fdiv+0x1d2>
    1e98:	3404      	adds	r4, #4
    1e9a:	0123      	lsls	r3, r4, #4
    1e9c:	d503      	bpl.n	1ea6 <__aeabi_fdiv+0x1de>
    1e9e:	0001      	movs	r1, r0
    1ea0:	4b2c      	ldr	r3, [pc, #176]	; (1f54 <__aeabi_fdiv+0x28c>)
    1ea2:	3180      	adds	r1, #128	; 0x80
    1ea4:	401c      	ands	r4, r3
    1ea6:	29fe      	cmp	r1, #254	; 0xfe
    1ea8:	dd0d      	ble.n	1ec6 <__aeabi_fdiv+0x1fe>
    1eaa:	2301      	movs	r3, #1
    1eac:	9a01      	ldr	r2, [sp, #4]
    1eae:	21ff      	movs	r1, #255	; 0xff
    1eb0:	4013      	ands	r3, r2
    1eb2:	2400      	movs	r4, #0
    1eb4:	e7a4      	b.n	1e00 <__aeabi_fdiv+0x138>
    1eb6:	2380      	movs	r3, #128	; 0x80
    1eb8:	03db      	lsls	r3, r3, #15
    1eba:	431c      	orrs	r4, r3
    1ebc:	0264      	lsls	r4, r4, #9
    1ebe:	0a64      	lsrs	r4, r4, #9
    1ec0:	0033      	movs	r3, r6
    1ec2:	21ff      	movs	r1, #255	; 0xff
    1ec4:	e79c      	b.n	1e00 <__aeabi_fdiv+0x138>
    1ec6:	2301      	movs	r3, #1
    1ec8:	9a01      	ldr	r2, [sp, #4]
    1eca:	01a4      	lsls	r4, r4, #6
    1ecc:	0a64      	lsrs	r4, r4, #9
    1ece:	b2c9      	uxtb	r1, r1
    1ed0:	4013      	ands	r3, r2
    1ed2:	e795      	b.n	1e00 <__aeabi_fdiv+0x138>
    1ed4:	1b1b      	subs	r3, r3, r4
    1ed6:	261a      	movs	r6, #26
    1ed8:	2101      	movs	r1, #1
    1eda:	e7c2      	b.n	1e62 <__aeabi_fdiv+0x19a>
    1edc:	9b00      	ldr	r3, [sp, #0]
    1ede:	468b      	mov	fp, r1
    1ee0:	469a      	mov	sl, r3
    1ee2:	2400      	movs	r4, #0
    1ee4:	e74c      	b.n	1d80 <__aeabi_fdiv+0xb8>
    1ee6:	0263      	lsls	r3, r4, #9
    1ee8:	d5e5      	bpl.n	1eb6 <__aeabi_fdiv+0x1ee>
    1eea:	2500      	movs	r5, #0
    1eec:	2480      	movs	r4, #128	; 0x80
    1eee:	03e4      	lsls	r4, r4, #15
    1ef0:	432c      	orrs	r4, r5
    1ef2:	0264      	lsls	r4, r4, #9
    1ef4:	0a64      	lsrs	r4, r4, #9
    1ef6:	9b00      	ldr	r3, [sp, #0]
    1ef8:	21ff      	movs	r1, #255	; 0xff
    1efa:	e781      	b.n	1e00 <__aeabi_fdiv+0x138>
    1efc:	9501      	str	r5, [sp, #4]
    1efe:	e7c1      	b.n	1e84 <__aeabi_fdiv+0x1bc>
    1f00:	0023      	movs	r3, r4
    1f02:	2020      	movs	r0, #32
    1f04:	40cb      	lsrs	r3, r1
    1f06:	1a41      	subs	r1, r0, r1
    1f08:	408c      	lsls	r4, r1
    1f0a:	1e61      	subs	r1, r4, #1
    1f0c:	418c      	sbcs	r4, r1
    1f0e:	431c      	orrs	r4, r3
    1f10:	0763      	lsls	r3, r4, #29
    1f12:	d004      	beq.n	1f1e <__aeabi_fdiv+0x256>
    1f14:	230f      	movs	r3, #15
    1f16:	4023      	ands	r3, r4
    1f18:	2b04      	cmp	r3, #4
    1f1a:	d000      	beq.n	1f1e <__aeabi_fdiv+0x256>
    1f1c:	3404      	adds	r4, #4
    1f1e:	0163      	lsls	r3, r4, #5
    1f20:	d505      	bpl.n	1f2e <__aeabi_fdiv+0x266>
    1f22:	2301      	movs	r3, #1
    1f24:	9a01      	ldr	r2, [sp, #4]
    1f26:	2101      	movs	r1, #1
    1f28:	4013      	ands	r3, r2
    1f2a:	2400      	movs	r4, #0
    1f2c:	e768      	b.n	1e00 <__aeabi_fdiv+0x138>
    1f2e:	2301      	movs	r3, #1
    1f30:	9a01      	ldr	r2, [sp, #4]
    1f32:	01a4      	lsls	r4, r4, #6
    1f34:	0a64      	lsrs	r4, r4, #9
    1f36:	4013      	ands	r3, r2
    1f38:	2100      	movs	r1, #0
    1f3a:	e761      	b.n	1e00 <__aeabi_fdiv+0x138>
    1f3c:	2380      	movs	r3, #128	; 0x80
    1f3e:	03db      	lsls	r3, r3, #15
    1f40:	431c      	orrs	r4, r3
    1f42:	0264      	lsls	r4, r4, #9
    1f44:	0a64      	lsrs	r4, r4, #9
    1f46:	4653      	mov	r3, sl
    1f48:	21ff      	movs	r1, #255	; 0xff
    1f4a:	e759      	b.n	1e00 <__aeabi_fdiv+0x138>
    1f4c:	00005c64 	.word	0x00005c64
    1f50:	00005ca4 	.word	0x00005ca4
    1f54:	f7ffffff 	.word	0xf7ffffff

00001f58 <__aeabi_fmul>:
    1f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f5a:	4657      	mov	r7, sl
    1f5c:	464e      	mov	r6, r9
    1f5e:	4645      	mov	r5, r8
    1f60:	46de      	mov	lr, fp
    1f62:	b5e0      	push	{r5, r6, r7, lr}
    1f64:	0247      	lsls	r7, r0, #9
    1f66:	0046      	lsls	r6, r0, #1
    1f68:	4688      	mov	r8, r1
    1f6a:	0a7f      	lsrs	r7, r7, #9
    1f6c:	0e36      	lsrs	r6, r6, #24
    1f6e:	0fc4      	lsrs	r4, r0, #31
    1f70:	2e00      	cmp	r6, #0
    1f72:	d047      	beq.n	2004 <STACK_SIZE+0x4>
    1f74:	2eff      	cmp	r6, #255	; 0xff
    1f76:	d024      	beq.n	1fc2 <__aeabi_fmul+0x6a>
    1f78:	00fb      	lsls	r3, r7, #3
    1f7a:	2780      	movs	r7, #128	; 0x80
    1f7c:	04ff      	lsls	r7, r7, #19
    1f7e:	431f      	orrs	r7, r3
    1f80:	2300      	movs	r3, #0
    1f82:	4699      	mov	r9, r3
    1f84:	469a      	mov	sl, r3
    1f86:	3e7f      	subs	r6, #127	; 0x7f
    1f88:	4643      	mov	r3, r8
    1f8a:	025d      	lsls	r5, r3, #9
    1f8c:	0058      	lsls	r0, r3, #1
    1f8e:	0fdb      	lsrs	r3, r3, #31
    1f90:	0a6d      	lsrs	r5, r5, #9
    1f92:	0e00      	lsrs	r0, r0, #24
    1f94:	4698      	mov	r8, r3
    1f96:	d043      	beq.n	2020 <STACK_SIZE+0x20>
    1f98:	28ff      	cmp	r0, #255	; 0xff
    1f9a:	d03b      	beq.n	2014 <STACK_SIZE+0x14>
    1f9c:	00eb      	lsls	r3, r5, #3
    1f9e:	2580      	movs	r5, #128	; 0x80
    1fa0:	2200      	movs	r2, #0
    1fa2:	04ed      	lsls	r5, r5, #19
    1fa4:	431d      	orrs	r5, r3
    1fa6:	387f      	subs	r0, #127	; 0x7f
    1fa8:	1836      	adds	r6, r6, r0
    1faa:	1c73      	adds	r3, r6, #1
    1fac:	4641      	mov	r1, r8
    1fae:	469b      	mov	fp, r3
    1fb0:	464b      	mov	r3, r9
    1fb2:	4061      	eors	r1, r4
    1fb4:	4313      	orrs	r3, r2
    1fb6:	2b0f      	cmp	r3, #15
    1fb8:	d864      	bhi.n	2084 <STACK_SIZE+0x84>
    1fba:	4875      	ldr	r0, [pc, #468]	; (2190 <STACK_SIZE+0x190>)
    1fbc:	009b      	lsls	r3, r3, #2
    1fbe:	58c3      	ldr	r3, [r0, r3]
    1fc0:	469f      	mov	pc, r3
    1fc2:	2f00      	cmp	r7, #0
    1fc4:	d142      	bne.n	204c <STACK_SIZE+0x4c>
    1fc6:	2308      	movs	r3, #8
    1fc8:	4699      	mov	r9, r3
    1fca:	3b06      	subs	r3, #6
    1fcc:	26ff      	movs	r6, #255	; 0xff
    1fce:	469a      	mov	sl, r3
    1fd0:	e7da      	b.n	1f88 <__aeabi_fmul+0x30>
    1fd2:	4641      	mov	r1, r8
    1fd4:	2a02      	cmp	r2, #2
    1fd6:	d028      	beq.n	202a <STACK_SIZE+0x2a>
    1fd8:	2a03      	cmp	r2, #3
    1fda:	d100      	bne.n	1fde <__aeabi_fmul+0x86>
    1fdc:	e0ce      	b.n	217c <STACK_SIZE+0x17c>
    1fde:	2a01      	cmp	r2, #1
    1fe0:	d000      	beq.n	1fe4 <__aeabi_fmul+0x8c>
    1fe2:	e0ac      	b.n	213e <STACK_SIZE+0x13e>
    1fe4:	4011      	ands	r1, r2
    1fe6:	2000      	movs	r0, #0
    1fe8:	2200      	movs	r2, #0
    1fea:	b2cc      	uxtb	r4, r1
    1fec:	0240      	lsls	r0, r0, #9
    1fee:	05d2      	lsls	r2, r2, #23
    1ff0:	0a40      	lsrs	r0, r0, #9
    1ff2:	07e4      	lsls	r4, r4, #31
    1ff4:	4310      	orrs	r0, r2
    1ff6:	4320      	orrs	r0, r4
    1ff8:	bc3c      	pop	{r2, r3, r4, r5}
    1ffa:	4690      	mov	r8, r2
    1ffc:	4699      	mov	r9, r3
    1ffe:	46a2      	mov	sl, r4
    2000:	46ab      	mov	fp, r5
    2002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2004:	2f00      	cmp	r7, #0
    2006:	d115      	bne.n	2034 <STACK_SIZE+0x34>
    2008:	2304      	movs	r3, #4
    200a:	4699      	mov	r9, r3
    200c:	3b03      	subs	r3, #3
    200e:	2600      	movs	r6, #0
    2010:	469a      	mov	sl, r3
    2012:	e7b9      	b.n	1f88 <__aeabi_fmul+0x30>
    2014:	20ff      	movs	r0, #255	; 0xff
    2016:	2202      	movs	r2, #2
    2018:	2d00      	cmp	r5, #0
    201a:	d0c5      	beq.n	1fa8 <__aeabi_fmul+0x50>
    201c:	2203      	movs	r2, #3
    201e:	e7c3      	b.n	1fa8 <__aeabi_fmul+0x50>
    2020:	2d00      	cmp	r5, #0
    2022:	d119      	bne.n	2058 <STACK_SIZE+0x58>
    2024:	2000      	movs	r0, #0
    2026:	2201      	movs	r2, #1
    2028:	e7be      	b.n	1fa8 <__aeabi_fmul+0x50>
    202a:	2401      	movs	r4, #1
    202c:	22ff      	movs	r2, #255	; 0xff
    202e:	400c      	ands	r4, r1
    2030:	2000      	movs	r0, #0
    2032:	e7db      	b.n	1fec <__aeabi_fmul+0x94>
    2034:	0038      	movs	r0, r7
    2036:	f001 fcf3 	bl	3a20 <__clzsi2>
    203a:	2676      	movs	r6, #118	; 0x76
    203c:	1f43      	subs	r3, r0, #5
    203e:	409f      	lsls	r7, r3
    2040:	2300      	movs	r3, #0
    2042:	4276      	negs	r6, r6
    2044:	1a36      	subs	r6, r6, r0
    2046:	4699      	mov	r9, r3
    2048:	469a      	mov	sl, r3
    204a:	e79d      	b.n	1f88 <__aeabi_fmul+0x30>
    204c:	230c      	movs	r3, #12
    204e:	4699      	mov	r9, r3
    2050:	3b09      	subs	r3, #9
    2052:	26ff      	movs	r6, #255	; 0xff
    2054:	469a      	mov	sl, r3
    2056:	e797      	b.n	1f88 <__aeabi_fmul+0x30>
    2058:	0028      	movs	r0, r5
    205a:	f001 fce1 	bl	3a20 <__clzsi2>
    205e:	1f43      	subs	r3, r0, #5
    2060:	409d      	lsls	r5, r3
    2062:	2376      	movs	r3, #118	; 0x76
    2064:	425b      	negs	r3, r3
    2066:	1a18      	subs	r0, r3, r0
    2068:	2200      	movs	r2, #0
    206a:	e79d      	b.n	1fa8 <__aeabi_fmul+0x50>
    206c:	2080      	movs	r0, #128	; 0x80
    206e:	2400      	movs	r4, #0
    2070:	03c0      	lsls	r0, r0, #15
    2072:	22ff      	movs	r2, #255	; 0xff
    2074:	e7ba      	b.n	1fec <__aeabi_fmul+0x94>
    2076:	003d      	movs	r5, r7
    2078:	4652      	mov	r2, sl
    207a:	e7ab      	b.n	1fd4 <__aeabi_fmul+0x7c>
    207c:	003d      	movs	r5, r7
    207e:	0021      	movs	r1, r4
    2080:	4652      	mov	r2, sl
    2082:	e7a7      	b.n	1fd4 <__aeabi_fmul+0x7c>
    2084:	0c3b      	lsrs	r3, r7, #16
    2086:	469c      	mov	ip, r3
    2088:	042a      	lsls	r2, r5, #16
    208a:	0c12      	lsrs	r2, r2, #16
    208c:	0c2b      	lsrs	r3, r5, #16
    208e:	0014      	movs	r4, r2
    2090:	4660      	mov	r0, ip
    2092:	4665      	mov	r5, ip
    2094:	043f      	lsls	r7, r7, #16
    2096:	0c3f      	lsrs	r7, r7, #16
    2098:	437c      	muls	r4, r7
    209a:	4342      	muls	r2, r0
    209c:	435d      	muls	r5, r3
    209e:	437b      	muls	r3, r7
    20a0:	0c27      	lsrs	r7, r4, #16
    20a2:	189b      	adds	r3, r3, r2
    20a4:	18ff      	adds	r7, r7, r3
    20a6:	42ba      	cmp	r2, r7
    20a8:	d903      	bls.n	20b2 <STACK_SIZE+0xb2>
    20aa:	2380      	movs	r3, #128	; 0x80
    20ac:	025b      	lsls	r3, r3, #9
    20ae:	469c      	mov	ip, r3
    20b0:	4465      	add	r5, ip
    20b2:	0424      	lsls	r4, r4, #16
    20b4:	043a      	lsls	r2, r7, #16
    20b6:	0c24      	lsrs	r4, r4, #16
    20b8:	1912      	adds	r2, r2, r4
    20ba:	0193      	lsls	r3, r2, #6
    20bc:	1e5c      	subs	r4, r3, #1
    20be:	41a3      	sbcs	r3, r4
    20c0:	0c3f      	lsrs	r7, r7, #16
    20c2:	0e92      	lsrs	r2, r2, #26
    20c4:	197d      	adds	r5, r7, r5
    20c6:	431a      	orrs	r2, r3
    20c8:	01ad      	lsls	r5, r5, #6
    20ca:	4315      	orrs	r5, r2
    20cc:	012b      	lsls	r3, r5, #4
    20ce:	d504      	bpl.n	20da <STACK_SIZE+0xda>
    20d0:	2301      	movs	r3, #1
    20d2:	465e      	mov	r6, fp
    20d4:	086a      	lsrs	r2, r5, #1
    20d6:	401d      	ands	r5, r3
    20d8:	4315      	orrs	r5, r2
    20da:	0032      	movs	r2, r6
    20dc:	327f      	adds	r2, #127	; 0x7f
    20de:	2a00      	cmp	r2, #0
    20e0:	dd25      	ble.n	212e <STACK_SIZE+0x12e>
    20e2:	076b      	lsls	r3, r5, #29
    20e4:	d004      	beq.n	20f0 <STACK_SIZE+0xf0>
    20e6:	230f      	movs	r3, #15
    20e8:	402b      	ands	r3, r5
    20ea:	2b04      	cmp	r3, #4
    20ec:	d000      	beq.n	20f0 <STACK_SIZE+0xf0>
    20ee:	3504      	adds	r5, #4
    20f0:	012b      	lsls	r3, r5, #4
    20f2:	d503      	bpl.n	20fc <STACK_SIZE+0xfc>
    20f4:	0032      	movs	r2, r6
    20f6:	4b27      	ldr	r3, [pc, #156]	; (2194 <STACK_SIZE+0x194>)
    20f8:	3280      	adds	r2, #128	; 0x80
    20fa:	401d      	ands	r5, r3
    20fc:	2afe      	cmp	r2, #254	; 0xfe
    20fe:	dc94      	bgt.n	202a <STACK_SIZE+0x2a>
    2100:	2401      	movs	r4, #1
    2102:	01a8      	lsls	r0, r5, #6
    2104:	0a40      	lsrs	r0, r0, #9
    2106:	b2d2      	uxtb	r2, r2
    2108:	400c      	ands	r4, r1
    210a:	e76f      	b.n	1fec <__aeabi_fmul+0x94>
    210c:	2080      	movs	r0, #128	; 0x80
    210e:	03c0      	lsls	r0, r0, #15
    2110:	4207      	tst	r7, r0
    2112:	d007      	beq.n	2124 <STACK_SIZE+0x124>
    2114:	4205      	tst	r5, r0
    2116:	d105      	bne.n	2124 <STACK_SIZE+0x124>
    2118:	4328      	orrs	r0, r5
    211a:	0240      	lsls	r0, r0, #9
    211c:	0a40      	lsrs	r0, r0, #9
    211e:	4644      	mov	r4, r8
    2120:	22ff      	movs	r2, #255	; 0xff
    2122:	e763      	b.n	1fec <__aeabi_fmul+0x94>
    2124:	4338      	orrs	r0, r7
    2126:	0240      	lsls	r0, r0, #9
    2128:	0a40      	lsrs	r0, r0, #9
    212a:	22ff      	movs	r2, #255	; 0xff
    212c:	e75e      	b.n	1fec <__aeabi_fmul+0x94>
    212e:	2401      	movs	r4, #1
    2130:	1aa3      	subs	r3, r4, r2
    2132:	2b1b      	cmp	r3, #27
    2134:	dd05      	ble.n	2142 <STACK_SIZE+0x142>
    2136:	400c      	ands	r4, r1
    2138:	2200      	movs	r2, #0
    213a:	2000      	movs	r0, #0
    213c:	e756      	b.n	1fec <__aeabi_fmul+0x94>
    213e:	465e      	mov	r6, fp
    2140:	e7cb      	b.n	20da <STACK_SIZE+0xda>
    2142:	002a      	movs	r2, r5
    2144:	2020      	movs	r0, #32
    2146:	40da      	lsrs	r2, r3
    2148:	1ac3      	subs	r3, r0, r3
    214a:	409d      	lsls	r5, r3
    214c:	002b      	movs	r3, r5
    214e:	1e5d      	subs	r5, r3, #1
    2150:	41ab      	sbcs	r3, r5
    2152:	4313      	orrs	r3, r2
    2154:	075a      	lsls	r2, r3, #29
    2156:	d004      	beq.n	2162 <STACK_SIZE+0x162>
    2158:	220f      	movs	r2, #15
    215a:	401a      	ands	r2, r3
    215c:	2a04      	cmp	r2, #4
    215e:	d000      	beq.n	2162 <STACK_SIZE+0x162>
    2160:	3304      	adds	r3, #4
    2162:	015a      	lsls	r2, r3, #5
    2164:	d504      	bpl.n	2170 <STACK_SIZE+0x170>
    2166:	2401      	movs	r4, #1
    2168:	2201      	movs	r2, #1
    216a:	400c      	ands	r4, r1
    216c:	2000      	movs	r0, #0
    216e:	e73d      	b.n	1fec <__aeabi_fmul+0x94>
    2170:	2401      	movs	r4, #1
    2172:	019b      	lsls	r3, r3, #6
    2174:	0a58      	lsrs	r0, r3, #9
    2176:	400c      	ands	r4, r1
    2178:	2200      	movs	r2, #0
    217a:	e737      	b.n	1fec <__aeabi_fmul+0x94>
    217c:	2080      	movs	r0, #128	; 0x80
    217e:	2401      	movs	r4, #1
    2180:	03c0      	lsls	r0, r0, #15
    2182:	4328      	orrs	r0, r5
    2184:	0240      	lsls	r0, r0, #9
    2186:	0a40      	lsrs	r0, r0, #9
    2188:	400c      	ands	r4, r1
    218a:	22ff      	movs	r2, #255	; 0xff
    218c:	e72e      	b.n	1fec <__aeabi_fmul+0x94>
    218e:	46c0      	nop			; (mov r8, r8)
    2190:	00005ce4 	.word	0x00005ce4
    2194:	f7ffffff 	.word	0xf7ffffff

00002198 <__aeabi_fsub>:
    2198:	b5f0      	push	{r4, r5, r6, r7, lr}
    219a:	464f      	mov	r7, r9
    219c:	46d6      	mov	lr, sl
    219e:	4646      	mov	r6, r8
    21a0:	0044      	lsls	r4, r0, #1
    21a2:	b5c0      	push	{r6, r7, lr}
    21a4:	0fc2      	lsrs	r2, r0, #31
    21a6:	0247      	lsls	r7, r0, #9
    21a8:	0248      	lsls	r0, r1, #9
    21aa:	0a40      	lsrs	r0, r0, #9
    21ac:	4684      	mov	ip, r0
    21ae:	4666      	mov	r6, ip
    21b0:	0a7b      	lsrs	r3, r7, #9
    21b2:	0048      	lsls	r0, r1, #1
    21b4:	0fc9      	lsrs	r1, r1, #31
    21b6:	469a      	mov	sl, r3
    21b8:	0e24      	lsrs	r4, r4, #24
    21ba:	0015      	movs	r5, r2
    21bc:	00db      	lsls	r3, r3, #3
    21be:	0e00      	lsrs	r0, r0, #24
    21c0:	4689      	mov	r9, r1
    21c2:	00f6      	lsls	r6, r6, #3
    21c4:	28ff      	cmp	r0, #255	; 0xff
    21c6:	d100      	bne.n	21ca <__aeabi_fsub+0x32>
    21c8:	e08f      	b.n	22ea <__aeabi_fsub+0x152>
    21ca:	2101      	movs	r1, #1
    21cc:	464f      	mov	r7, r9
    21ce:	404f      	eors	r7, r1
    21d0:	0039      	movs	r1, r7
    21d2:	4291      	cmp	r1, r2
    21d4:	d066      	beq.n	22a4 <__aeabi_fsub+0x10c>
    21d6:	1a22      	subs	r2, r4, r0
    21d8:	2a00      	cmp	r2, #0
    21da:	dc00      	bgt.n	21de <__aeabi_fsub+0x46>
    21dc:	e09d      	b.n	231a <__aeabi_fsub+0x182>
    21de:	2800      	cmp	r0, #0
    21e0:	d13d      	bne.n	225e <__aeabi_fsub+0xc6>
    21e2:	2e00      	cmp	r6, #0
    21e4:	d100      	bne.n	21e8 <__aeabi_fsub+0x50>
    21e6:	e08b      	b.n	2300 <__aeabi_fsub+0x168>
    21e8:	1e51      	subs	r1, r2, #1
    21ea:	2900      	cmp	r1, #0
    21ec:	d000      	beq.n	21f0 <__aeabi_fsub+0x58>
    21ee:	e0b5      	b.n	235c <__aeabi_fsub+0x1c4>
    21f0:	2401      	movs	r4, #1
    21f2:	1b9b      	subs	r3, r3, r6
    21f4:	015a      	lsls	r2, r3, #5
    21f6:	d544      	bpl.n	2282 <__aeabi_fsub+0xea>
    21f8:	019b      	lsls	r3, r3, #6
    21fa:	099f      	lsrs	r7, r3, #6
    21fc:	0038      	movs	r0, r7
    21fe:	f001 fc0f 	bl	3a20 <__clzsi2>
    2202:	3805      	subs	r0, #5
    2204:	4087      	lsls	r7, r0
    2206:	4284      	cmp	r4, r0
    2208:	dd00      	ble.n	220c <__aeabi_fsub+0x74>
    220a:	e096      	b.n	233a <__aeabi_fsub+0x1a2>
    220c:	1b04      	subs	r4, r0, r4
    220e:	003a      	movs	r2, r7
    2210:	2020      	movs	r0, #32
    2212:	3401      	adds	r4, #1
    2214:	40e2      	lsrs	r2, r4
    2216:	1b04      	subs	r4, r0, r4
    2218:	40a7      	lsls	r7, r4
    221a:	003b      	movs	r3, r7
    221c:	1e5f      	subs	r7, r3, #1
    221e:	41bb      	sbcs	r3, r7
    2220:	2400      	movs	r4, #0
    2222:	4313      	orrs	r3, r2
    2224:	075a      	lsls	r2, r3, #29
    2226:	d004      	beq.n	2232 <__aeabi_fsub+0x9a>
    2228:	220f      	movs	r2, #15
    222a:	401a      	ands	r2, r3
    222c:	2a04      	cmp	r2, #4
    222e:	d000      	beq.n	2232 <__aeabi_fsub+0x9a>
    2230:	3304      	adds	r3, #4
    2232:	015a      	lsls	r2, r3, #5
    2234:	d527      	bpl.n	2286 <__aeabi_fsub+0xee>
    2236:	3401      	adds	r4, #1
    2238:	2cff      	cmp	r4, #255	; 0xff
    223a:	d100      	bne.n	223e <__aeabi_fsub+0xa6>
    223c:	e079      	b.n	2332 <__aeabi_fsub+0x19a>
    223e:	2201      	movs	r2, #1
    2240:	019b      	lsls	r3, r3, #6
    2242:	0a5b      	lsrs	r3, r3, #9
    2244:	b2e4      	uxtb	r4, r4
    2246:	402a      	ands	r2, r5
    2248:	025b      	lsls	r3, r3, #9
    224a:	05e4      	lsls	r4, r4, #23
    224c:	0a58      	lsrs	r0, r3, #9
    224e:	07d2      	lsls	r2, r2, #31
    2250:	4320      	orrs	r0, r4
    2252:	4310      	orrs	r0, r2
    2254:	bc1c      	pop	{r2, r3, r4}
    2256:	4690      	mov	r8, r2
    2258:	4699      	mov	r9, r3
    225a:	46a2      	mov	sl, r4
    225c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    225e:	2cff      	cmp	r4, #255	; 0xff
    2260:	d0e0      	beq.n	2224 <__aeabi_fsub+0x8c>
    2262:	2180      	movs	r1, #128	; 0x80
    2264:	04c9      	lsls	r1, r1, #19
    2266:	430e      	orrs	r6, r1
    2268:	2a1b      	cmp	r2, #27
    226a:	dc7b      	bgt.n	2364 <__aeabi_fsub+0x1cc>
    226c:	0031      	movs	r1, r6
    226e:	2020      	movs	r0, #32
    2270:	40d1      	lsrs	r1, r2
    2272:	1a82      	subs	r2, r0, r2
    2274:	4096      	lsls	r6, r2
    2276:	1e72      	subs	r2, r6, #1
    2278:	4196      	sbcs	r6, r2
    227a:	430e      	orrs	r6, r1
    227c:	1b9b      	subs	r3, r3, r6
    227e:	015a      	lsls	r2, r3, #5
    2280:	d4ba      	bmi.n	21f8 <__aeabi_fsub+0x60>
    2282:	075a      	lsls	r2, r3, #29
    2284:	d1d0      	bne.n	2228 <__aeabi_fsub+0x90>
    2286:	2201      	movs	r2, #1
    2288:	08df      	lsrs	r7, r3, #3
    228a:	402a      	ands	r2, r5
    228c:	2cff      	cmp	r4, #255	; 0xff
    228e:	d133      	bne.n	22f8 <__aeabi_fsub+0x160>
    2290:	2f00      	cmp	r7, #0
    2292:	d100      	bne.n	2296 <__aeabi_fsub+0xfe>
    2294:	e0a8      	b.n	23e8 <__aeabi_fsub+0x250>
    2296:	2380      	movs	r3, #128	; 0x80
    2298:	03db      	lsls	r3, r3, #15
    229a:	433b      	orrs	r3, r7
    229c:	025b      	lsls	r3, r3, #9
    229e:	0a5b      	lsrs	r3, r3, #9
    22a0:	24ff      	movs	r4, #255	; 0xff
    22a2:	e7d1      	b.n	2248 <__aeabi_fsub+0xb0>
    22a4:	1a21      	subs	r1, r4, r0
    22a6:	2900      	cmp	r1, #0
    22a8:	dd4c      	ble.n	2344 <__aeabi_fsub+0x1ac>
    22aa:	2800      	cmp	r0, #0
    22ac:	d02a      	beq.n	2304 <__aeabi_fsub+0x16c>
    22ae:	2cff      	cmp	r4, #255	; 0xff
    22b0:	d0b8      	beq.n	2224 <__aeabi_fsub+0x8c>
    22b2:	2080      	movs	r0, #128	; 0x80
    22b4:	04c0      	lsls	r0, r0, #19
    22b6:	4306      	orrs	r6, r0
    22b8:	291b      	cmp	r1, #27
    22ba:	dd00      	ble.n	22be <__aeabi_fsub+0x126>
    22bc:	e0af      	b.n	241e <__aeabi_fsub+0x286>
    22be:	0030      	movs	r0, r6
    22c0:	2720      	movs	r7, #32
    22c2:	40c8      	lsrs	r0, r1
    22c4:	1a79      	subs	r1, r7, r1
    22c6:	408e      	lsls	r6, r1
    22c8:	1e71      	subs	r1, r6, #1
    22ca:	418e      	sbcs	r6, r1
    22cc:	4306      	orrs	r6, r0
    22ce:	199b      	adds	r3, r3, r6
    22d0:	0159      	lsls	r1, r3, #5
    22d2:	d5d6      	bpl.n	2282 <__aeabi_fsub+0xea>
    22d4:	3401      	adds	r4, #1
    22d6:	2cff      	cmp	r4, #255	; 0xff
    22d8:	d100      	bne.n	22dc <__aeabi_fsub+0x144>
    22da:	e085      	b.n	23e8 <__aeabi_fsub+0x250>
    22dc:	2201      	movs	r2, #1
    22de:	497a      	ldr	r1, [pc, #488]	; (24c8 <__aeabi_fsub+0x330>)
    22e0:	401a      	ands	r2, r3
    22e2:	085b      	lsrs	r3, r3, #1
    22e4:	400b      	ands	r3, r1
    22e6:	4313      	orrs	r3, r2
    22e8:	e79c      	b.n	2224 <__aeabi_fsub+0x8c>
    22ea:	2e00      	cmp	r6, #0
    22ec:	d000      	beq.n	22f0 <__aeabi_fsub+0x158>
    22ee:	e770      	b.n	21d2 <__aeabi_fsub+0x3a>
    22f0:	e76b      	b.n	21ca <__aeabi_fsub+0x32>
    22f2:	1e3b      	subs	r3, r7, #0
    22f4:	d1c5      	bne.n	2282 <__aeabi_fsub+0xea>
    22f6:	2200      	movs	r2, #0
    22f8:	027b      	lsls	r3, r7, #9
    22fa:	0a5b      	lsrs	r3, r3, #9
    22fc:	b2e4      	uxtb	r4, r4
    22fe:	e7a3      	b.n	2248 <__aeabi_fsub+0xb0>
    2300:	0014      	movs	r4, r2
    2302:	e78f      	b.n	2224 <__aeabi_fsub+0x8c>
    2304:	2e00      	cmp	r6, #0
    2306:	d04d      	beq.n	23a4 <__aeabi_fsub+0x20c>
    2308:	1e48      	subs	r0, r1, #1
    230a:	2800      	cmp	r0, #0
    230c:	d157      	bne.n	23be <__aeabi_fsub+0x226>
    230e:	199b      	adds	r3, r3, r6
    2310:	2401      	movs	r4, #1
    2312:	015a      	lsls	r2, r3, #5
    2314:	d5b5      	bpl.n	2282 <__aeabi_fsub+0xea>
    2316:	2402      	movs	r4, #2
    2318:	e7e0      	b.n	22dc <__aeabi_fsub+0x144>
    231a:	2a00      	cmp	r2, #0
    231c:	d125      	bne.n	236a <__aeabi_fsub+0x1d2>
    231e:	1c62      	adds	r2, r4, #1
    2320:	b2d2      	uxtb	r2, r2
    2322:	2a01      	cmp	r2, #1
    2324:	dd72      	ble.n	240c <__aeabi_fsub+0x274>
    2326:	1b9f      	subs	r7, r3, r6
    2328:	017a      	lsls	r2, r7, #5
    232a:	d535      	bpl.n	2398 <__aeabi_fsub+0x200>
    232c:	1af7      	subs	r7, r6, r3
    232e:	000d      	movs	r5, r1
    2330:	e764      	b.n	21fc <__aeabi_fsub+0x64>
    2332:	2201      	movs	r2, #1
    2334:	2300      	movs	r3, #0
    2336:	402a      	ands	r2, r5
    2338:	e786      	b.n	2248 <__aeabi_fsub+0xb0>
    233a:	003b      	movs	r3, r7
    233c:	4a63      	ldr	r2, [pc, #396]	; (24cc <__aeabi_fsub+0x334>)
    233e:	1a24      	subs	r4, r4, r0
    2340:	4013      	ands	r3, r2
    2342:	e76f      	b.n	2224 <__aeabi_fsub+0x8c>
    2344:	2900      	cmp	r1, #0
    2346:	d16c      	bne.n	2422 <__aeabi_fsub+0x28a>
    2348:	1c61      	adds	r1, r4, #1
    234a:	b2c8      	uxtb	r0, r1
    234c:	2801      	cmp	r0, #1
    234e:	dd4e      	ble.n	23ee <__aeabi_fsub+0x256>
    2350:	29ff      	cmp	r1, #255	; 0xff
    2352:	d049      	beq.n	23e8 <__aeabi_fsub+0x250>
    2354:	199b      	adds	r3, r3, r6
    2356:	085b      	lsrs	r3, r3, #1
    2358:	000c      	movs	r4, r1
    235a:	e763      	b.n	2224 <__aeabi_fsub+0x8c>
    235c:	2aff      	cmp	r2, #255	; 0xff
    235e:	d041      	beq.n	23e4 <__aeabi_fsub+0x24c>
    2360:	000a      	movs	r2, r1
    2362:	e781      	b.n	2268 <__aeabi_fsub+0xd0>
    2364:	2601      	movs	r6, #1
    2366:	1b9b      	subs	r3, r3, r6
    2368:	e789      	b.n	227e <__aeabi_fsub+0xe6>
    236a:	2c00      	cmp	r4, #0
    236c:	d01c      	beq.n	23a8 <__aeabi_fsub+0x210>
    236e:	28ff      	cmp	r0, #255	; 0xff
    2370:	d021      	beq.n	23b6 <__aeabi_fsub+0x21e>
    2372:	2480      	movs	r4, #128	; 0x80
    2374:	04e4      	lsls	r4, r4, #19
    2376:	4252      	negs	r2, r2
    2378:	4323      	orrs	r3, r4
    237a:	2a1b      	cmp	r2, #27
    237c:	dd00      	ble.n	2380 <__aeabi_fsub+0x1e8>
    237e:	e096      	b.n	24ae <__aeabi_fsub+0x316>
    2380:	001c      	movs	r4, r3
    2382:	2520      	movs	r5, #32
    2384:	40d4      	lsrs	r4, r2
    2386:	1aaa      	subs	r2, r5, r2
    2388:	4093      	lsls	r3, r2
    238a:	1e5a      	subs	r2, r3, #1
    238c:	4193      	sbcs	r3, r2
    238e:	4323      	orrs	r3, r4
    2390:	1af3      	subs	r3, r6, r3
    2392:	0004      	movs	r4, r0
    2394:	000d      	movs	r5, r1
    2396:	e72d      	b.n	21f4 <__aeabi_fsub+0x5c>
    2398:	2f00      	cmp	r7, #0
    239a:	d000      	beq.n	239e <__aeabi_fsub+0x206>
    239c:	e72e      	b.n	21fc <__aeabi_fsub+0x64>
    239e:	2200      	movs	r2, #0
    23a0:	2400      	movs	r4, #0
    23a2:	e7a9      	b.n	22f8 <__aeabi_fsub+0x160>
    23a4:	000c      	movs	r4, r1
    23a6:	e73d      	b.n	2224 <__aeabi_fsub+0x8c>
    23a8:	2b00      	cmp	r3, #0
    23aa:	d058      	beq.n	245e <__aeabi_fsub+0x2c6>
    23ac:	43d2      	mvns	r2, r2
    23ae:	2a00      	cmp	r2, #0
    23b0:	d0ee      	beq.n	2390 <__aeabi_fsub+0x1f8>
    23b2:	28ff      	cmp	r0, #255	; 0xff
    23b4:	d1e1      	bne.n	237a <__aeabi_fsub+0x1e2>
    23b6:	0033      	movs	r3, r6
    23b8:	24ff      	movs	r4, #255	; 0xff
    23ba:	000d      	movs	r5, r1
    23bc:	e732      	b.n	2224 <__aeabi_fsub+0x8c>
    23be:	29ff      	cmp	r1, #255	; 0xff
    23c0:	d010      	beq.n	23e4 <__aeabi_fsub+0x24c>
    23c2:	0001      	movs	r1, r0
    23c4:	e778      	b.n	22b8 <__aeabi_fsub+0x120>
    23c6:	2b00      	cmp	r3, #0
    23c8:	d06e      	beq.n	24a8 <__aeabi_fsub+0x310>
    23ca:	24ff      	movs	r4, #255	; 0xff
    23cc:	2e00      	cmp	r6, #0
    23ce:	d100      	bne.n	23d2 <__aeabi_fsub+0x23a>
    23d0:	e728      	b.n	2224 <__aeabi_fsub+0x8c>
    23d2:	2280      	movs	r2, #128	; 0x80
    23d4:	4651      	mov	r1, sl
    23d6:	03d2      	lsls	r2, r2, #15
    23d8:	4211      	tst	r1, r2
    23da:	d003      	beq.n	23e4 <__aeabi_fsub+0x24c>
    23dc:	4661      	mov	r1, ip
    23de:	4211      	tst	r1, r2
    23e0:	d100      	bne.n	23e4 <__aeabi_fsub+0x24c>
    23e2:	0033      	movs	r3, r6
    23e4:	24ff      	movs	r4, #255	; 0xff
    23e6:	e71d      	b.n	2224 <__aeabi_fsub+0x8c>
    23e8:	24ff      	movs	r4, #255	; 0xff
    23ea:	2300      	movs	r3, #0
    23ec:	e72c      	b.n	2248 <__aeabi_fsub+0xb0>
    23ee:	2c00      	cmp	r4, #0
    23f0:	d1e9      	bne.n	23c6 <__aeabi_fsub+0x22e>
    23f2:	2b00      	cmp	r3, #0
    23f4:	d063      	beq.n	24be <__aeabi_fsub+0x326>
    23f6:	2e00      	cmp	r6, #0
    23f8:	d100      	bne.n	23fc <__aeabi_fsub+0x264>
    23fa:	e713      	b.n	2224 <__aeabi_fsub+0x8c>
    23fc:	199b      	adds	r3, r3, r6
    23fe:	015a      	lsls	r2, r3, #5
    2400:	d400      	bmi.n	2404 <__aeabi_fsub+0x26c>
    2402:	e73e      	b.n	2282 <__aeabi_fsub+0xea>
    2404:	4a31      	ldr	r2, [pc, #196]	; (24cc <__aeabi_fsub+0x334>)
    2406:	000c      	movs	r4, r1
    2408:	4013      	ands	r3, r2
    240a:	e70b      	b.n	2224 <__aeabi_fsub+0x8c>
    240c:	2c00      	cmp	r4, #0
    240e:	d11e      	bne.n	244e <__aeabi_fsub+0x2b6>
    2410:	2b00      	cmp	r3, #0
    2412:	d12f      	bne.n	2474 <__aeabi_fsub+0x2dc>
    2414:	2e00      	cmp	r6, #0
    2416:	d04f      	beq.n	24b8 <__aeabi_fsub+0x320>
    2418:	0033      	movs	r3, r6
    241a:	000d      	movs	r5, r1
    241c:	e702      	b.n	2224 <__aeabi_fsub+0x8c>
    241e:	2601      	movs	r6, #1
    2420:	e755      	b.n	22ce <__aeabi_fsub+0x136>
    2422:	2c00      	cmp	r4, #0
    2424:	d11f      	bne.n	2466 <__aeabi_fsub+0x2ce>
    2426:	2b00      	cmp	r3, #0
    2428:	d043      	beq.n	24b2 <__aeabi_fsub+0x31a>
    242a:	43c9      	mvns	r1, r1
    242c:	2900      	cmp	r1, #0
    242e:	d00b      	beq.n	2448 <__aeabi_fsub+0x2b0>
    2430:	28ff      	cmp	r0, #255	; 0xff
    2432:	d039      	beq.n	24a8 <__aeabi_fsub+0x310>
    2434:	291b      	cmp	r1, #27
    2436:	dc44      	bgt.n	24c2 <__aeabi_fsub+0x32a>
    2438:	001c      	movs	r4, r3
    243a:	2720      	movs	r7, #32
    243c:	40cc      	lsrs	r4, r1
    243e:	1a79      	subs	r1, r7, r1
    2440:	408b      	lsls	r3, r1
    2442:	1e59      	subs	r1, r3, #1
    2444:	418b      	sbcs	r3, r1
    2446:	4323      	orrs	r3, r4
    2448:	199b      	adds	r3, r3, r6
    244a:	0004      	movs	r4, r0
    244c:	e740      	b.n	22d0 <__aeabi_fsub+0x138>
    244e:	2b00      	cmp	r3, #0
    2450:	d11a      	bne.n	2488 <__aeabi_fsub+0x2f0>
    2452:	2e00      	cmp	r6, #0
    2454:	d124      	bne.n	24a0 <__aeabi_fsub+0x308>
    2456:	2780      	movs	r7, #128	; 0x80
    2458:	2200      	movs	r2, #0
    245a:	03ff      	lsls	r7, r7, #15
    245c:	e71b      	b.n	2296 <__aeabi_fsub+0xfe>
    245e:	0033      	movs	r3, r6
    2460:	0004      	movs	r4, r0
    2462:	000d      	movs	r5, r1
    2464:	e6de      	b.n	2224 <__aeabi_fsub+0x8c>
    2466:	28ff      	cmp	r0, #255	; 0xff
    2468:	d01e      	beq.n	24a8 <__aeabi_fsub+0x310>
    246a:	2480      	movs	r4, #128	; 0x80
    246c:	04e4      	lsls	r4, r4, #19
    246e:	4249      	negs	r1, r1
    2470:	4323      	orrs	r3, r4
    2472:	e7df      	b.n	2434 <__aeabi_fsub+0x29c>
    2474:	2e00      	cmp	r6, #0
    2476:	d100      	bne.n	247a <__aeabi_fsub+0x2e2>
    2478:	e6d4      	b.n	2224 <__aeabi_fsub+0x8c>
    247a:	1b9f      	subs	r7, r3, r6
    247c:	017a      	lsls	r2, r7, #5
    247e:	d400      	bmi.n	2482 <__aeabi_fsub+0x2ea>
    2480:	e737      	b.n	22f2 <__aeabi_fsub+0x15a>
    2482:	1af3      	subs	r3, r6, r3
    2484:	000d      	movs	r5, r1
    2486:	e6cd      	b.n	2224 <__aeabi_fsub+0x8c>
    2488:	24ff      	movs	r4, #255	; 0xff
    248a:	2e00      	cmp	r6, #0
    248c:	d100      	bne.n	2490 <__aeabi_fsub+0x2f8>
    248e:	e6c9      	b.n	2224 <__aeabi_fsub+0x8c>
    2490:	2280      	movs	r2, #128	; 0x80
    2492:	4650      	mov	r0, sl
    2494:	03d2      	lsls	r2, r2, #15
    2496:	4210      	tst	r0, r2
    2498:	d0a4      	beq.n	23e4 <__aeabi_fsub+0x24c>
    249a:	4660      	mov	r0, ip
    249c:	4210      	tst	r0, r2
    249e:	d1a1      	bne.n	23e4 <__aeabi_fsub+0x24c>
    24a0:	0033      	movs	r3, r6
    24a2:	000d      	movs	r5, r1
    24a4:	24ff      	movs	r4, #255	; 0xff
    24a6:	e6bd      	b.n	2224 <__aeabi_fsub+0x8c>
    24a8:	0033      	movs	r3, r6
    24aa:	24ff      	movs	r4, #255	; 0xff
    24ac:	e6ba      	b.n	2224 <__aeabi_fsub+0x8c>
    24ae:	2301      	movs	r3, #1
    24b0:	e76e      	b.n	2390 <__aeabi_fsub+0x1f8>
    24b2:	0033      	movs	r3, r6
    24b4:	0004      	movs	r4, r0
    24b6:	e6b5      	b.n	2224 <__aeabi_fsub+0x8c>
    24b8:	2700      	movs	r7, #0
    24ba:	2200      	movs	r2, #0
    24bc:	e71c      	b.n	22f8 <__aeabi_fsub+0x160>
    24be:	0033      	movs	r3, r6
    24c0:	e6b0      	b.n	2224 <__aeabi_fsub+0x8c>
    24c2:	2301      	movs	r3, #1
    24c4:	e7c0      	b.n	2448 <__aeabi_fsub+0x2b0>
    24c6:	46c0      	nop			; (mov r8, r8)
    24c8:	7dffffff 	.word	0x7dffffff
    24cc:	fbffffff 	.word	0xfbffffff

000024d0 <__aeabi_f2iz>:
    24d0:	0241      	lsls	r1, r0, #9
    24d2:	0043      	lsls	r3, r0, #1
    24d4:	0fc2      	lsrs	r2, r0, #31
    24d6:	0a49      	lsrs	r1, r1, #9
    24d8:	0e1b      	lsrs	r3, r3, #24
    24da:	2000      	movs	r0, #0
    24dc:	2b7e      	cmp	r3, #126	; 0x7e
    24de:	dd0d      	ble.n	24fc <__aeabi_f2iz+0x2c>
    24e0:	2b9d      	cmp	r3, #157	; 0x9d
    24e2:	dc0c      	bgt.n	24fe <__aeabi_f2iz+0x2e>
    24e4:	2080      	movs	r0, #128	; 0x80
    24e6:	0400      	lsls	r0, r0, #16
    24e8:	4301      	orrs	r1, r0
    24ea:	2b95      	cmp	r3, #149	; 0x95
    24ec:	dc0a      	bgt.n	2504 <__aeabi_f2iz+0x34>
    24ee:	2096      	movs	r0, #150	; 0x96
    24f0:	1ac3      	subs	r3, r0, r3
    24f2:	40d9      	lsrs	r1, r3
    24f4:	4248      	negs	r0, r1
    24f6:	2a00      	cmp	r2, #0
    24f8:	d100      	bne.n	24fc <__aeabi_f2iz+0x2c>
    24fa:	0008      	movs	r0, r1
    24fc:	4770      	bx	lr
    24fe:	4b03      	ldr	r3, [pc, #12]	; (250c <__aeabi_f2iz+0x3c>)
    2500:	18d0      	adds	r0, r2, r3
    2502:	e7fb      	b.n	24fc <__aeabi_f2iz+0x2c>
    2504:	3b96      	subs	r3, #150	; 0x96
    2506:	4099      	lsls	r1, r3
    2508:	e7f4      	b.n	24f4 <__aeabi_f2iz+0x24>
    250a:	46c0      	nop			; (mov r8, r8)
    250c:	7fffffff 	.word	0x7fffffff

00002510 <__aeabi_ui2f>:
    2510:	b510      	push	{r4, lr}
    2512:	1e04      	subs	r4, r0, #0
    2514:	d027      	beq.n	2566 <__aeabi_ui2f+0x56>
    2516:	f001 fa83 	bl	3a20 <__clzsi2>
    251a:	239e      	movs	r3, #158	; 0x9e
    251c:	1a1b      	subs	r3, r3, r0
    251e:	2b96      	cmp	r3, #150	; 0x96
    2520:	dc0a      	bgt.n	2538 <__aeabi_ui2f+0x28>
    2522:	2296      	movs	r2, #150	; 0x96
    2524:	1ad2      	subs	r2, r2, r3
    2526:	4094      	lsls	r4, r2
    2528:	0264      	lsls	r4, r4, #9
    252a:	0a64      	lsrs	r4, r4, #9
    252c:	b2db      	uxtb	r3, r3
    252e:	0264      	lsls	r4, r4, #9
    2530:	05db      	lsls	r3, r3, #23
    2532:	0a60      	lsrs	r0, r4, #9
    2534:	4318      	orrs	r0, r3
    2536:	bd10      	pop	{r4, pc}
    2538:	2b99      	cmp	r3, #153	; 0x99
    253a:	dc17      	bgt.n	256c <__aeabi_ui2f+0x5c>
    253c:	2299      	movs	r2, #153	; 0x99
    253e:	1ad2      	subs	r2, r2, r3
    2540:	2a00      	cmp	r2, #0
    2542:	dd27      	ble.n	2594 <__aeabi_ui2f+0x84>
    2544:	4094      	lsls	r4, r2
    2546:	0022      	movs	r2, r4
    2548:	4c13      	ldr	r4, [pc, #76]	; (2598 <__aeabi_ui2f+0x88>)
    254a:	4014      	ands	r4, r2
    254c:	0751      	lsls	r1, r2, #29
    254e:	d004      	beq.n	255a <__aeabi_ui2f+0x4a>
    2550:	210f      	movs	r1, #15
    2552:	400a      	ands	r2, r1
    2554:	2a04      	cmp	r2, #4
    2556:	d000      	beq.n	255a <__aeabi_ui2f+0x4a>
    2558:	3404      	adds	r4, #4
    255a:	0162      	lsls	r2, r4, #5
    255c:	d412      	bmi.n	2584 <__aeabi_ui2f+0x74>
    255e:	01a4      	lsls	r4, r4, #6
    2560:	0a64      	lsrs	r4, r4, #9
    2562:	b2db      	uxtb	r3, r3
    2564:	e7e3      	b.n	252e <__aeabi_ui2f+0x1e>
    2566:	2300      	movs	r3, #0
    2568:	2400      	movs	r4, #0
    256a:	e7e0      	b.n	252e <__aeabi_ui2f+0x1e>
    256c:	22b9      	movs	r2, #185	; 0xb9
    256e:	0021      	movs	r1, r4
    2570:	1ad2      	subs	r2, r2, r3
    2572:	4091      	lsls	r1, r2
    2574:	000a      	movs	r2, r1
    2576:	1e51      	subs	r1, r2, #1
    2578:	418a      	sbcs	r2, r1
    257a:	2105      	movs	r1, #5
    257c:	1a09      	subs	r1, r1, r0
    257e:	40cc      	lsrs	r4, r1
    2580:	4314      	orrs	r4, r2
    2582:	e7db      	b.n	253c <__aeabi_ui2f+0x2c>
    2584:	4b04      	ldr	r3, [pc, #16]	; (2598 <__aeabi_ui2f+0x88>)
    2586:	401c      	ands	r4, r3
    2588:	239f      	movs	r3, #159	; 0x9f
    258a:	01a4      	lsls	r4, r4, #6
    258c:	1a1b      	subs	r3, r3, r0
    258e:	0a64      	lsrs	r4, r4, #9
    2590:	b2db      	uxtb	r3, r3
    2592:	e7cc      	b.n	252e <__aeabi_ui2f+0x1e>
    2594:	0022      	movs	r2, r4
    2596:	e7d7      	b.n	2548 <__aeabi_ui2f+0x38>
    2598:	fbffffff 	.word	0xfbffffff

0000259c <__aeabi_ddiv>:
    259c:	b5f0      	push	{r4, r5, r6, r7, lr}
    259e:	4657      	mov	r7, sl
    25a0:	4645      	mov	r5, r8
    25a2:	46de      	mov	lr, fp
    25a4:	464e      	mov	r6, r9
    25a6:	b5e0      	push	{r5, r6, r7, lr}
    25a8:	004c      	lsls	r4, r1, #1
    25aa:	030e      	lsls	r6, r1, #12
    25ac:	b087      	sub	sp, #28
    25ae:	4683      	mov	fp, r0
    25b0:	4692      	mov	sl, r2
    25b2:	001d      	movs	r5, r3
    25b4:	4680      	mov	r8, r0
    25b6:	0b36      	lsrs	r6, r6, #12
    25b8:	0d64      	lsrs	r4, r4, #21
    25ba:	0fcf      	lsrs	r7, r1, #31
    25bc:	2c00      	cmp	r4, #0
    25be:	d04f      	beq.n	2660 <__aeabi_ddiv+0xc4>
    25c0:	4b6f      	ldr	r3, [pc, #444]	; (2780 <__aeabi_ddiv+0x1e4>)
    25c2:	429c      	cmp	r4, r3
    25c4:	d035      	beq.n	2632 <__aeabi_ddiv+0x96>
    25c6:	2380      	movs	r3, #128	; 0x80
    25c8:	0f42      	lsrs	r2, r0, #29
    25ca:	041b      	lsls	r3, r3, #16
    25cc:	00f6      	lsls	r6, r6, #3
    25ce:	4313      	orrs	r3, r2
    25d0:	4333      	orrs	r3, r6
    25d2:	4699      	mov	r9, r3
    25d4:	00c3      	lsls	r3, r0, #3
    25d6:	4698      	mov	r8, r3
    25d8:	4b6a      	ldr	r3, [pc, #424]	; (2784 <__aeabi_ddiv+0x1e8>)
    25da:	2600      	movs	r6, #0
    25dc:	469c      	mov	ip, r3
    25de:	2300      	movs	r3, #0
    25e0:	4464      	add	r4, ip
    25e2:	9303      	str	r3, [sp, #12]
    25e4:	032b      	lsls	r3, r5, #12
    25e6:	0b1b      	lsrs	r3, r3, #12
    25e8:	469b      	mov	fp, r3
    25ea:	006b      	lsls	r3, r5, #1
    25ec:	0fed      	lsrs	r5, r5, #31
    25ee:	4650      	mov	r0, sl
    25f0:	0d5b      	lsrs	r3, r3, #21
    25f2:	9501      	str	r5, [sp, #4]
    25f4:	d05e      	beq.n	26b4 <__aeabi_ddiv+0x118>
    25f6:	4a62      	ldr	r2, [pc, #392]	; (2780 <__aeabi_ddiv+0x1e4>)
    25f8:	4293      	cmp	r3, r2
    25fa:	d053      	beq.n	26a4 <__aeabi_ddiv+0x108>
    25fc:	465a      	mov	r2, fp
    25fe:	00d1      	lsls	r1, r2, #3
    2600:	2280      	movs	r2, #128	; 0x80
    2602:	0f40      	lsrs	r0, r0, #29
    2604:	0412      	lsls	r2, r2, #16
    2606:	4302      	orrs	r2, r0
    2608:	430a      	orrs	r2, r1
    260a:	4693      	mov	fp, r2
    260c:	4652      	mov	r2, sl
    260e:	00d1      	lsls	r1, r2, #3
    2610:	4a5c      	ldr	r2, [pc, #368]	; (2784 <__aeabi_ddiv+0x1e8>)
    2612:	4694      	mov	ip, r2
    2614:	2200      	movs	r2, #0
    2616:	4463      	add	r3, ip
    2618:	0038      	movs	r0, r7
    261a:	4068      	eors	r0, r5
    261c:	4684      	mov	ip, r0
    261e:	9002      	str	r0, [sp, #8]
    2620:	1ae4      	subs	r4, r4, r3
    2622:	4316      	orrs	r6, r2
    2624:	2e0f      	cmp	r6, #15
    2626:	d900      	bls.n	262a <__aeabi_ddiv+0x8e>
    2628:	e0b4      	b.n	2794 <__aeabi_ddiv+0x1f8>
    262a:	4b57      	ldr	r3, [pc, #348]	; (2788 <__aeabi_ddiv+0x1ec>)
    262c:	00b6      	lsls	r6, r6, #2
    262e:	599b      	ldr	r3, [r3, r6]
    2630:	469f      	mov	pc, r3
    2632:	0003      	movs	r3, r0
    2634:	4333      	orrs	r3, r6
    2636:	4699      	mov	r9, r3
    2638:	d16c      	bne.n	2714 <__aeabi_ddiv+0x178>
    263a:	2300      	movs	r3, #0
    263c:	4698      	mov	r8, r3
    263e:	3302      	adds	r3, #2
    2640:	2608      	movs	r6, #8
    2642:	9303      	str	r3, [sp, #12]
    2644:	e7ce      	b.n	25e4 <__aeabi_ddiv+0x48>
    2646:	46cb      	mov	fp, r9
    2648:	4641      	mov	r1, r8
    264a:	9a03      	ldr	r2, [sp, #12]
    264c:	9701      	str	r7, [sp, #4]
    264e:	2a02      	cmp	r2, #2
    2650:	d165      	bne.n	271e <__aeabi_ddiv+0x182>
    2652:	9b01      	ldr	r3, [sp, #4]
    2654:	4c4a      	ldr	r4, [pc, #296]	; (2780 <__aeabi_ddiv+0x1e4>)
    2656:	469c      	mov	ip, r3
    2658:	2300      	movs	r3, #0
    265a:	2200      	movs	r2, #0
    265c:	4698      	mov	r8, r3
    265e:	e06b      	b.n	2738 <__aeabi_ddiv+0x19c>
    2660:	0003      	movs	r3, r0
    2662:	4333      	orrs	r3, r6
    2664:	4699      	mov	r9, r3
    2666:	d04e      	beq.n	2706 <__aeabi_ddiv+0x16a>
    2668:	2e00      	cmp	r6, #0
    266a:	d100      	bne.n	266e <__aeabi_ddiv+0xd2>
    266c:	e1bc      	b.n	29e8 <__aeabi_ddiv+0x44c>
    266e:	0030      	movs	r0, r6
    2670:	f001 f9d6 	bl	3a20 <__clzsi2>
    2674:	0003      	movs	r3, r0
    2676:	3b0b      	subs	r3, #11
    2678:	2b1c      	cmp	r3, #28
    267a:	dd00      	ble.n	267e <__aeabi_ddiv+0xe2>
    267c:	e1ac      	b.n	29d8 <__aeabi_ddiv+0x43c>
    267e:	221d      	movs	r2, #29
    2680:	1ad3      	subs	r3, r2, r3
    2682:	465a      	mov	r2, fp
    2684:	0001      	movs	r1, r0
    2686:	40da      	lsrs	r2, r3
    2688:	3908      	subs	r1, #8
    268a:	408e      	lsls	r6, r1
    268c:	0013      	movs	r3, r2
    268e:	4333      	orrs	r3, r6
    2690:	4699      	mov	r9, r3
    2692:	465b      	mov	r3, fp
    2694:	408b      	lsls	r3, r1
    2696:	4698      	mov	r8, r3
    2698:	2300      	movs	r3, #0
    269a:	4c3c      	ldr	r4, [pc, #240]	; (278c <__aeabi_ddiv+0x1f0>)
    269c:	2600      	movs	r6, #0
    269e:	1a24      	subs	r4, r4, r0
    26a0:	9303      	str	r3, [sp, #12]
    26a2:	e79f      	b.n	25e4 <__aeabi_ddiv+0x48>
    26a4:	4651      	mov	r1, sl
    26a6:	465a      	mov	r2, fp
    26a8:	4311      	orrs	r1, r2
    26aa:	d129      	bne.n	2700 <__aeabi_ddiv+0x164>
    26ac:	2200      	movs	r2, #0
    26ae:	4693      	mov	fp, r2
    26b0:	3202      	adds	r2, #2
    26b2:	e7b1      	b.n	2618 <__aeabi_ddiv+0x7c>
    26b4:	4659      	mov	r1, fp
    26b6:	4301      	orrs	r1, r0
    26b8:	d01e      	beq.n	26f8 <__aeabi_ddiv+0x15c>
    26ba:	465b      	mov	r3, fp
    26bc:	2b00      	cmp	r3, #0
    26be:	d100      	bne.n	26c2 <__aeabi_ddiv+0x126>
    26c0:	e19e      	b.n	2a00 <__aeabi_ddiv+0x464>
    26c2:	4658      	mov	r0, fp
    26c4:	f001 f9ac 	bl	3a20 <__clzsi2>
    26c8:	0003      	movs	r3, r0
    26ca:	3b0b      	subs	r3, #11
    26cc:	2b1c      	cmp	r3, #28
    26ce:	dd00      	ble.n	26d2 <__aeabi_ddiv+0x136>
    26d0:	e18f      	b.n	29f2 <__aeabi_ddiv+0x456>
    26d2:	0002      	movs	r2, r0
    26d4:	4659      	mov	r1, fp
    26d6:	3a08      	subs	r2, #8
    26d8:	4091      	lsls	r1, r2
    26da:	468b      	mov	fp, r1
    26dc:	211d      	movs	r1, #29
    26de:	1acb      	subs	r3, r1, r3
    26e0:	4651      	mov	r1, sl
    26e2:	40d9      	lsrs	r1, r3
    26e4:	000b      	movs	r3, r1
    26e6:	4659      	mov	r1, fp
    26e8:	430b      	orrs	r3, r1
    26ea:	4651      	mov	r1, sl
    26ec:	469b      	mov	fp, r3
    26ee:	4091      	lsls	r1, r2
    26f0:	4b26      	ldr	r3, [pc, #152]	; (278c <__aeabi_ddiv+0x1f0>)
    26f2:	2200      	movs	r2, #0
    26f4:	1a1b      	subs	r3, r3, r0
    26f6:	e78f      	b.n	2618 <__aeabi_ddiv+0x7c>
    26f8:	2300      	movs	r3, #0
    26fa:	2201      	movs	r2, #1
    26fc:	469b      	mov	fp, r3
    26fe:	e78b      	b.n	2618 <__aeabi_ddiv+0x7c>
    2700:	4651      	mov	r1, sl
    2702:	2203      	movs	r2, #3
    2704:	e788      	b.n	2618 <__aeabi_ddiv+0x7c>
    2706:	2300      	movs	r3, #0
    2708:	4698      	mov	r8, r3
    270a:	3301      	adds	r3, #1
    270c:	2604      	movs	r6, #4
    270e:	2400      	movs	r4, #0
    2710:	9303      	str	r3, [sp, #12]
    2712:	e767      	b.n	25e4 <__aeabi_ddiv+0x48>
    2714:	2303      	movs	r3, #3
    2716:	46b1      	mov	r9, r6
    2718:	9303      	str	r3, [sp, #12]
    271a:	260c      	movs	r6, #12
    271c:	e762      	b.n	25e4 <__aeabi_ddiv+0x48>
    271e:	2a03      	cmp	r2, #3
    2720:	d100      	bne.n	2724 <__aeabi_ddiv+0x188>
    2722:	e25c      	b.n	2bde <__aeabi_ddiv+0x642>
    2724:	9b01      	ldr	r3, [sp, #4]
    2726:	2a01      	cmp	r2, #1
    2728:	d000      	beq.n	272c <__aeabi_ddiv+0x190>
    272a:	e1e4      	b.n	2af6 <__aeabi_ddiv+0x55a>
    272c:	4013      	ands	r3, r2
    272e:	469c      	mov	ip, r3
    2730:	2300      	movs	r3, #0
    2732:	2400      	movs	r4, #0
    2734:	2200      	movs	r2, #0
    2736:	4698      	mov	r8, r3
    2738:	2100      	movs	r1, #0
    273a:	0312      	lsls	r2, r2, #12
    273c:	0b13      	lsrs	r3, r2, #12
    273e:	0d0a      	lsrs	r2, r1, #20
    2740:	0512      	lsls	r2, r2, #20
    2742:	431a      	orrs	r2, r3
    2744:	0523      	lsls	r3, r4, #20
    2746:	4c12      	ldr	r4, [pc, #72]	; (2790 <__aeabi_ddiv+0x1f4>)
    2748:	4640      	mov	r0, r8
    274a:	4022      	ands	r2, r4
    274c:	4313      	orrs	r3, r2
    274e:	4662      	mov	r2, ip
    2750:	005b      	lsls	r3, r3, #1
    2752:	07d2      	lsls	r2, r2, #31
    2754:	085b      	lsrs	r3, r3, #1
    2756:	4313      	orrs	r3, r2
    2758:	0019      	movs	r1, r3
    275a:	b007      	add	sp, #28
    275c:	bc3c      	pop	{r2, r3, r4, r5}
    275e:	4690      	mov	r8, r2
    2760:	4699      	mov	r9, r3
    2762:	46a2      	mov	sl, r4
    2764:	46ab      	mov	fp, r5
    2766:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2768:	2300      	movs	r3, #0
    276a:	2280      	movs	r2, #128	; 0x80
    276c:	469c      	mov	ip, r3
    276e:	0312      	lsls	r2, r2, #12
    2770:	4698      	mov	r8, r3
    2772:	4c03      	ldr	r4, [pc, #12]	; (2780 <__aeabi_ddiv+0x1e4>)
    2774:	e7e0      	b.n	2738 <__aeabi_ddiv+0x19c>
    2776:	2300      	movs	r3, #0
    2778:	4c01      	ldr	r4, [pc, #4]	; (2780 <__aeabi_ddiv+0x1e4>)
    277a:	2200      	movs	r2, #0
    277c:	4698      	mov	r8, r3
    277e:	e7db      	b.n	2738 <__aeabi_ddiv+0x19c>
    2780:	000007ff 	.word	0x000007ff
    2784:	fffffc01 	.word	0xfffffc01
    2788:	00005d24 	.word	0x00005d24
    278c:	fffffc0d 	.word	0xfffffc0d
    2790:	800fffff 	.word	0x800fffff
    2794:	45d9      	cmp	r9, fp
    2796:	d900      	bls.n	279a <__aeabi_ddiv+0x1fe>
    2798:	e139      	b.n	2a0e <__aeabi_ddiv+0x472>
    279a:	d100      	bne.n	279e <__aeabi_ddiv+0x202>
    279c:	e134      	b.n	2a08 <__aeabi_ddiv+0x46c>
    279e:	2300      	movs	r3, #0
    27a0:	4646      	mov	r6, r8
    27a2:	464d      	mov	r5, r9
    27a4:	469a      	mov	sl, r3
    27a6:	3c01      	subs	r4, #1
    27a8:	465b      	mov	r3, fp
    27aa:	0e0a      	lsrs	r2, r1, #24
    27ac:	021b      	lsls	r3, r3, #8
    27ae:	431a      	orrs	r2, r3
    27b0:	020b      	lsls	r3, r1, #8
    27b2:	0c17      	lsrs	r7, r2, #16
    27b4:	9303      	str	r3, [sp, #12]
    27b6:	0413      	lsls	r3, r2, #16
    27b8:	0c1b      	lsrs	r3, r3, #16
    27ba:	0039      	movs	r1, r7
    27bc:	0028      	movs	r0, r5
    27be:	4690      	mov	r8, r2
    27c0:	9301      	str	r3, [sp, #4]
    27c2:	f7fe fd0a 	bl	11da <__aeabi_uidiv>
    27c6:	0002      	movs	r2, r0
    27c8:	9b01      	ldr	r3, [sp, #4]
    27ca:	4683      	mov	fp, r0
    27cc:	435a      	muls	r2, r3
    27ce:	0028      	movs	r0, r5
    27d0:	0039      	movs	r1, r7
    27d2:	4691      	mov	r9, r2
    27d4:	f7fe fd38 	bl	1248 <__aeabi_uidivmod>
    27d8:	0c35      	lsrs	r5, r6, #16
    27da:	0409      	lsls	r1, r1, #16
    27dc:	430d      	orrs	r5, r1
    27de:	45a9      	cmp	r9, r5
    27e0:	d90d      	bls.n	27fe <__aeabi_ddiv+0x262>
    27e2:	465b      	mov	r3, fp
    27e4:	4445      	add	r5, r8
    27e6:	3b01      	subs	r3, #1
    27e8:	45a8      	cmp	r8, r5
    27ea:	d900      	bls.n	27ee <__aeabi_ddiv+0x252>
    27ec:	e13a      	b.n	2a64 <__aeabi_ddiv+0x4c8>
    27ee:	45a9      	cmp	r9, r5
    27f0:	d800      	bhi.n	27f4 <__aeabi_ddiv+0x258>
    27f2:	e137      	b.n	2a64 <__aeabi_ddiv+0x4c8>
    27f4:	2302      	movs	r3, #2
    27f6:	425b      	negs	r3, r3
    27f8:	469c      	mov	ip, r3
    27fa:	4445      	add	r5, r8
    27fc:	44e3      	add	fp, ip
    27fe:	464b      	mov	r3, r9
    2800:	1aeb      	subs	r3, r5, r3
    2802:	0039      	movs	r1, r7
    2804:	0018      	movs	r0, r3
    2806:	9304      	str	r3, [sp, #16]
    2808:	f7fe fce7 	bl	11da <__aeabi_uidiv>
    280c:	9b01      	ldr	r3, [sp, #4]
    280e:	0005      	movs	r5, r0
    2810:	4343      	muls	r3, r0
    2812:	0039      	movs	r1, r7
    2814:	9804      	ldr	r0, [sp, #16]
    2816:	4699      	mov	r9, r3
    2818:	f7fe fd16 	bl	1248 <__aeabi_uidivmod>
    281c:	0433      	lsls	r3, r6, #16
    281e:	0409      	lsls	r1, r1, #16
    2820:	0c1b      	lsrs	r3, r3, #16
    2822:	430b      	orrs	r3, r1
    2824:	4599      	cmp	r9, r3
    2826:	d909      	bls.n	283c <__aeabi_ddiv+0x2a0>
    2828:	4443      	add	r3, r8
    282a:	1e6a      	subs	r2, r5, #1
    282c:	4598      	cmp	r8, r3
    282e:	d900      	bls.n	2832 <__aeabi_ddiv+0x296>
    2830:	e11a      	b.n	2a68 <__aeabi_ddiv+0x4cc>
    2832:	4599      	cmp	r9, r3
    2834:	d800      	bhi.n	2838 <__aeabi_ddiv+0x29c>
    2836:	e117      	b.n	2a68 <__aeabi_ddiv+0x4cc>
    2838:	3d02      	subs	r5, #2
    283a:	4443      	add	r3, r8
    283c:	464a      	mov	r2, r9
    283e:	1a9b      	subs	r3, r3, r2
    2840:	465a      	mov	r2, fp
    2842:	0412      	lsls	r2, r2, #16
    2844:	432a      	orrs	r2, r5
    2846:	9903      	ldr	r1, [sp, #12]
    2848:	4693      	mov	fp, r2
    284a:	0c10      	lsrs	r0, r2, #16
    284c:	0c0a      	lsrs	r2, r1, #16
    284e:	4691      	mov	r9, r2
    2850:	0409      	lsls	r1, r1, #16
    2852:	465a      	mov	r2, fp
    2854:	0c09      	lsrs	r1, r1, #16
    2856:	464e      	mov	r6, r9
    2858:	000d      	movs	r5, r1
    285a:	0412      	lsls	r2, r2, #16
    285c:	0c12      	lsrs	r2, r2, #16
    285e:	4345      	muls	r5, r0
    2860:	9105      	str	r1, [sp, #20]
    2862:	4351      	muls	r1, r2
    2864:	4372      	muls	r2, r6
    2866:	4370      	muls	r0, r6
    2868:	1952      	adds	r2, r2, r5
    286a:	0c0e      	lsrs	r6, r1, #16
    286c:	18b2      	adds	r2, r6, r2
    286e:	4295      	cmp	r5, r2
    2870:	d903      	bls.n	287a <__aeabi_ddiv+0x2de>
    2872:	2580      	movs	r5, #128	; 0x80
    2874:	026d      	lsls	r5, r5, #9
    2876:	46ac      	mov	ip, r5
    2878:	4460      	add	r0, ip
    287a:	0c15      	lsrs	r5, r2, #16
    287c:	0409      	lsls	r1, r1, #16
    287e:	0412      	lsls	r2, r2, #16
    2880:	0c09      	lsrs	r1, r1, #16
    2882:	1828      	adds	r0, r5, r0
    2884:	1852      	adds	r2, r2, r1
    2886:	4283      	cmp	r3, r0
    2888:	d200      	bcs.n	288c <__aeabi_ddiv+0x2f0>
    288a:	e0ce      	b.n	2a2a <__aeabi_ddiv+0x48e>
    288c:	d100      	bne.n	2890 <__aeabi_ddiv+0x2f4>
    288e:	e0c8      	b.n	2a22 <__aeabi_ddiv+0x486>
    2890:	1a1d      	subs	r5, r3, r0
    2892:	4653      	mov	r3, sl
    2894:	1a9e      	subs	r6, r3, r2
    2896:	45b2      	cmp	sl, r6
    2898:	4192      	sbcs	r2, r2
    289a:	4252      	negs	r2, r2
    289c:	1aab      	subs	r3, r5, r2
    289e:	469a      	mov	sl, r3
    28a0:	4598      	cmp	r8, r3
    28a2:	d100      	bne.n	28a6 <__aeabi_ddiv+0x30a>
    28a4:	e117      	b.n	2ad6 <__aeabi_ddiv+0x53a>
    28a6:	0039      	movs	r1, r7
    28a8:	0018      	movs	r0, r3
    28aa:	f7fe fc96 	bl	11da <__aeabi_uidiv>
    28ae:	9b01      	ldr	r3, [sp, #4]
    28b0:	0005      	movs	r5, r0
    28b2:	4343      	muls	r3, r0
    28b4:	0039      	movs	r1, r7
    28b6:	4650      	mov	r0, sl
    28b8:	9304      	str	r3, [sp, #16]
    28ba:	f7fe fcc5 	bl	1248 <__aeabi_uidivmod>
    28be:	9804      	ldr	r0, [sp, #16]
    28c0:	040b      	lsls	r3, r1, #16
    28c2:	0c31      	lsrs	r1, r6, #16
    28c4:	4319      	orrs	r1, r3
    28c6:	4288      	cmp	r0, r1
    28c8:	d909      	bls.n	28de <__aeabi_ddiv+0x342>
    28ca:	4441      	add	r1, r8
    28cc:	1e6b      	subs	r3, r5, #1
    28ce:	4588      	cmp	r8, r1
    28d0:	d900      	bls.n	28d4 <__aeabi_ddiv+0x338>
    28d2:	e107      	b.n	2ae4 <__aeabi_ddiv+0x548>
    28d4:	4288      	cmp	r0, r1
    28d6:	d800      	bhi.n	28da <__aeabi_ddiv+0x33e>
    28d8:	e104      	b.n	2ae4 <__aeabi_ddiv+0x548>
    28da:	3d02      	subs	r5, #2
    28dc:	4441      	add	r1, r8
    28de:	9b04      	ldr	r3, [sp, #16]
    28e0:	1acb      	subs	r3, r1, r3
    28e2:	0018      	movs	r0, r3
    28e4:	0039      	movs	r1, r7
    28e6:	9304      	str	r3, [sp, #16]
    28e8:	f7fe fc77 	bl	11da <__aeabi_uidiv>
    28ec:	9b01      	ldr	r3, [sp, #4]
    28ee:	4682      	mov	sl, r0
    28f0:	4343      	muls	r3, r0
    28f2:	0039      	movs	r1, r7
    28f4:	9804      	ldr	r0, [sp, #16]
    28f6:	9301      	str	r3, [sp, #4]
    28f8:	f7fe fca6 	bl	1248 <__aeabi_uidivmod>
    28fc:	9801      	ldr	r0, [sp, #4]
    28fe:	040b      	lsls	r3, r1, #16
    2900:	0431      	lsls	r1, r6, #16
    2902:	0c09      	lsrs	r1, r1, #16
    2904:	4319      	orrs	r1, r3
    2906:	4288      	cmp	r0, r1
    2908:	d90d      	bls.n	2926 <__aeabi_ddiv+0x38a>
    290a:	4653      	mov	r3, sl
    290c:	4441      	add	r1, r8
    290e:	3b01      	subs	r3, #1
    2910:	4588      	cmp	r8, r1
    2912:	d900      	bls.n	2916 <__aeabi_ddiv+0x37a>
    2914:	e0e8      	b.n	2ae8 <__aeabi_ddiv+0x54c>
    2916:	4288      	cmp	r0, r1
    2918:	d800      	bhi.n	291c <__aeabi_ddiv+0x380>
    291a:	e0e5      	b.n	2ae8 <__aeabi_ddiv+0x54c>
    291c:	2302      	movs	r3, #2
    291e:	425b      	negs	r3, r3
    2920:	469c      	mov	ip, r3
    2922:	4441      	add	r1, r8
    2924:	44e2      	add	sl, ip
    2926:	9b01      	ldr	r3, [sp, #4]
    2928:	042d      	lsls	r5, r5, #16
    292a:	1ace      	subs	r6, r1, r3
    292c:	4651      	mov	r1, sl
    292e:	4329      	orrs	r1, r5
    2930:	9d05      	ldr	r5, [sp, #20]
    2932:	464f      	mov	r7, r9
    2934:	002a      	movs	r2, r5
    2936:	040b      	lsls	r3, r1, #16
    2938:	0c08      	lsrs	r0, r1, #16
    293a:	0c1b      	lsrs	r3, r3, #16
    293c:	435a      	muls	r2, r3
    293e:	4345      	muls	r5, r0
    2940:	437b      	muls	r3, r7
    2942:	4378      	muls	r0, r7
    2944:	195b      	adds	r3, r3, r5
    2946:	0c17      	lsrs	r7, r2, #16
    2948:	18fb      	adds	r3, r7, r3
    294a:	429d      	cmp	r5, r3
    294c:	d903      	bls.n	2956 <__aeabi_ddiv+0x3ba>
    294e:	2580      	movs	r5, #128	; 0x80
    2950:	026d      	lsls	r5, r5, #9
    2952:	46ac      	mov	ip, r5
    2954:	4460      	add	r0, ip
    2956:	0c1d      	lsrs	r5, r3, #16
    2958:	0412      	lsls	r2, r2, #16
    295a:	041b      	lsls	r3, r3, #16
    295c:	0c12      	lsrs	r2, r2, #16
    295e:	1828      	adds	r0, r5, r0
    2960:	189b      	adds	r3, r3, r2
    2962:	4286      	cmp	r6, r0
    2964:	d200      	bcs.n	2968 <__aeabi_ddiv+0x3cc>
    2966:	e093      	b.n	2a90 <__aeabi_ddiv+0x4f4>
    2968:	d100      	bne.n	296c <__aeabi_ddiv+0x3d0>
    296a:	e08e      	b.n	2a8a <__aeabi_ddiv+0x4ee>
    296c:	2301      	movs	r3, #1
    296e:	4319      	orrs	r1, r3
    2970:	4ba0      	ldr	r3, [pc, #640]	; (2bf4 <__aeabi_ddiv+0x658>)
    2972:	18e3      	adds	r3, r4, r3
    2974:	2b00      	cmp	r3, #0
    2976:	dc00      	bgt.n	297a <__aeabi_ddiv+0x3de>
    2978:	e099      	b.n	2aae <__aeabi_ddiv+0x512>
    297a:	074a      	lsls	r2, r1, #29
    297c:	d000      	beq.n	2980 <__aeabi_ddiv+0x3e4>
    297e:	e09e      	b.n	2abe <__aeabi_ddiv+0x522>
    2980:	465a      	mov	r2, fp
    2982:	01d2      	lsls	r2, r2, #7
    2984:	d506      	bpl.n	2994 <__aeabi_ddiv+0x3f8>
    2986:	465a      	mov	r2, fp
    2988:	4b9b      	ldr	r3, [pc, #620]	; (2bf8 <__aeabi_ddiv+0x65c>)
    298a:	401a      	ands	r2, r3
    298c:	2380      	movs	r3, #128	; 0x80
    298e:	4693      	mov	fp, r2
    2990:	00db      	lsls	r3, r3, #3
    2992:	18e3      	adds	r3, r4, r3
    2994:	4a99      	ldr	r2, [pc, #612]	; (2bfc <__aeabi_ddiv+0x660>)
    2996:	4293      	cmp	r3, r2
    2998:	dd68      	ble.n	2a6c <__aeabi_ddiv+0x4d0>
    299a:	2301      	movs	r3, #1
    299c:	9a02      	ldr	r2, [sp, #8]
    299e:	4c98      	ldr	r4, [pc, #608]	; (2c00 <__aeabi_ddiv+0x664>)
    29a0:	401a      	ands	r2, r3
    29a2:	2300      	movs	r3, #0
    29a4:	4694      	mov	ip, r2
    29a6:	4698      	mov	r8, r3
    29a8:	2200      	movs	r2, #0
    29aa:	e6c5      	b.n	2738 <__aeabi_ddiv+0x19c>
    29ac:	2280      	movs	r2, #128	; 0x80
    29ae:	464b      	mov	r3, r9
    29b0:	0312      	lsls	r2, r2, #12
    29b2:	4213      	tst	r3, r2
    29b4:	d00a      	beq.n	29cc <__aeabi_ddiv+0x430>
    29b6:	465b      	mov	r3, fp
    29b8:	4213      	tst	r3, r2
    29ba:	d106      	bne.n	29ca <__aeabi_ddiv+0x42e>
    29bc:	431a      	orrs	r2, r3
    29be:	0312      	lsls	r2, r2, #12
    29c0:	0b12      	lsrs	r2, r2, #12
    29c2:	46ac      	mov	ip, r5
    29c4:	4688      	mov	r8, r1
    29c6:	4c8e      	ldr	r4, [pc, #568]	; (2c00 <__aeabi_ddiv+0x664>)
    29c8:	e6b6      	b.n	2738 <__aeabi_ddiv+0x19c>
    29ca:	464b      	mov	r3, r9
    29cc:	431a      	orrs	r2, r3
    29ce:	0312      	lsls	r2, r2, #12
    29d0:	0b12      	lsrs	r2, r2, #12
    29d2:	46bc      	mov	ip, r7
    29d4:	4c8a      	ldr	r4, [pc, #552]	; (2c00 <__aeabi_ddiv+0x664>)
    29d6:	e6af      	b.n	2738 <__aeabi_ddiv+0x19c>
    29d8:	0003      	movs	r3, r0
    29da:	465a      	mov	r2, fp
    29dc:	3b28      	subs	r3, #40	; 0x28
    29de:	409a      	lsls	r2, r3
    29e0:	2300      	movs	r3, #0
    29e2:	4691      	mov	r9, r2
    29e4:	4698      	mov	r8, r3
    29e6:	e657      	b.n	2698 <__aeabi_ddiv+0xfc>
    29e8:	4658      	mov	r0, fp
    29ea:	f001 f819 	bl	3a20 <__clzsi2>
    29ee:	3020      	adds	r0, #32
    29f0:	e640      	b.n	2674 <__aeabi_ddiv+0xd8>
    29f2:	0003      	movs	r3, r0
    29f4:	4652      	mov	r2, sl
    29f6:	3b28      	subs	r3, #40	; 0x28
    29f8:	409a      	lsls	r2, r3
    29fa:	2100      	movs	r1, #0
    29fc:	4693      	mov	fp, r2
    29fe:	e677      	b.n	26f0 <__aeabi_ddiv+0x154>
    2a00:	f001 f80e 	bl	3a20 <__clzsi2>
    2a04:	3020      	adds	r0, #32
    2a06:	e65f      	b.n	26c8 <__aeabi_ddiv+0x12c>
    2a08:	4588      	cmp	r8, r1
    2a0a:	d200      	bcs.n	2a0e <__aeabi_ddiv+0x472>
    2a0c:	e6c7      	b.n	279e <__aeabi_ddiv+0x202>
    2a0e:	464b      	mov	r3, r9
    2a10:	07de      	lsls	r6, r3, #31
    2a12:	085d      	lsrs	r5, r3, #1
    2a14:	4643      	mov	r3, r8
    2a16:	085b      	lsrs	r3, r3, #1
    2a18:	431e      	orrs	r6, r3
    2a1a:	4643      	mov	r3, r8
    2a1c:	07db      	lsls	r3, r3, #31
    2a1e:	469a      	mov	sl, r3
    2a20:	e6c2      	b.n	27a8 <__aeabi_ddiv+0x20c>
    2a22:	2500      	movs	r5, #0
    2a24:	4592      	cmp	sl, r2
    2a26:	d300      	bcc.n	2a2a <__aeabi_ddiv+0x48e>
    2a28:	e733      	b.n	2892 <__aeabi_ddiv+0x2f6>
    2a2a:	9e03      	ldr	r6, [sp, #12]
    2a2c:	4659      	mov	r1, fp
    2a2e:	46b4      	mov	ip, r6
    2a30:	44e2      	add	sl, ip
    2a32:	45b2      	cmp	sl, r6
    2a34:	41ad      	sbcs	r5, r5
    2a36:	426d      	negs	r5, r5
    2a38:	4445      	add	r5, r8
    2a3a:	18eb      	adds	r3, r5, r3
    2a3c:	3901      	subs	r1, #1
    2a3e:	4598      	cmp	r8, r3
    2a40:	d207      	bcs.n	2a52 <__aeabi_ddiv+0x4b6>
    2a42:	4298      	cmp	r0, r3
    2a44:	d900      	bls.n	2a48 <__aeabi_ddiv+0x4ac>
    2a46:	e07f      	b.n	2b48 <__aeabi_ddiv+0x5ac>
    2a48:	d100      	bne.n	2a4c <__aeabi_ddiv+0x4b0>
    2a4a:	e0bc      	b.n	2bc6 <__aeabi_ddiv+0x62a>
    2a4c:	1a1d      	subs	r5, r3, r0
    2a4e:	468b      	mov	fp, r1
    2a50:	e71f      	b.n	2892 <__aeabi_ddiv+0x2f6>
    2a52:	4598      	cmp	r8, r3
    2a54:	d1fa      	bne.n	2a4c <__aeabi_ddiv+0x4b0>
    2a56:	9d03      	ldr	r5, [sp, #12]
    2a58:	4555      	cmp	r5, sl
    2a5a:	d9f2      	bls.n	2a42 <__aeabi_ddiv+0x4a6>
    2a5c:	4643      	mov	r3, r8
    2a5e:	468b      	mov	fp, r1
    2a60:	1a1d      	subs	r5, r3, r0
    2a62:	e716      	b.n	2892 <__aeabi_ddiv+0x2f6>
    2a64:	469b      	mov	fp, r3
    2a66:	e6ca      	b.n	27fe <__aeabi_ddiv+0x262>
    2a68:	0015      	movs	r5, r2
    2a6a:	e6e7      	b.n	283c <__aeabi_ddiv+0x2a0>
    2a6c:	465a      	mov	r2, fp
    2a6e:	08c9      	lsrs	r1, r1, #3
    2a70:	0752      	lsls	r2, r2, #29
    2a72:	430a      	orrs	r2, r1
    2a74:	055b      	lsls	r3, r3, #21
    2a76:	4690      	mov	r8, r2
    2a78:	0d5c      	lsrs	r4, r3, #21
    2a7a:	465a      	mov	r2, fp
    2a7c:	2301      	movs	r3, #1
    2a7e:	9902      	ldr	r1, [sp, #8]
    2a80:	0252      	lsls	r2, r2, #9
    2a82:	4019      	ands	r1, r3
    2a84:	0b12      	lsrs	r2, r2, #12
    2a86:	468c      	mov	ip, r1
    2a88:	e656      	b.n	2738 <__aeabi_ddiv+0x19c>
    2a8a:	2b00      	cmp	r3, #0
    2a8c:	d100      	bne.n	2a90 <__aeabi_ddiv+0x4f4>
    2a8e:	e76f      	b.n	2970 <__aeabi_ddiv+0x3d4>
    2a90:	4446      	add	r6, r8
    2a92:	1e4a      	subs	r2, r1, #1
    2a94:	45b0      	cmp	r8, r6
    2a96:	d929      	bls.n	2aec <__aeabi_ddiv+0x550>
    2a98:	0011      	movs	r1, r2
    2a9a:	4286      	cmp	r6, r0
    2a9c:	d000      	beq.n	2aa0 <__aeabi_ddiv+0x504>
    2a9e:	e765      	b.n	296c <__aeabi_ddiv+0x3d0>
    2aa0:	9a03      	ldr	r2, [sp, #12]
    2aa2:	4293      	cmp	r3, r2
    2aa4:	d000      	beq.n	2aa8 <__aeabi_ddiv+0x50c>
    2aa6:	e761      	b.n	296c <__aeabi_ddiv+0x3d0>
    2aa8:	e762      	b.n	2970 <__aeabi_ddiv+0x3d4>
    2aaa:	2101      	movs	r1, #1
    2aac:	4249      	negs	r1, r1
    2aae:	2001      	movs	r0, #1
    2ab0:	1ac2      	subs	r2, r0, r3
    2ab2:	2a38      	cmp	r2, #56	; 0x38
    2ab4:	dd21      	ble.n	2afa <__aeabi_ddiv+0x55e>
    2ab6:	9b02      	ldr	r3, [sp, #8]
    2ab8:	4003      	ands	r3, r0
    2aba:	469c      	mov	ip, r3
    2abc:	e638      	b.n	2730 <__aeabi_ddiv+0x194>
    2abe:	220f      	movs	r2, #15
    2ac0:	400a      	ands	r2, r1
    2ac2:	2a04      	cmp	r2, #4
    2ac4:	d100      	bne.n	2ac8 <__aeabi_ddiv+0x52c>
    2ac6:	e75b      	b.n	2980 <__aeabi_ddiv+0x3e4>
    2ac8:	000a      	movs	r2, r1
    2aca:	1d11      	adds	r1, r2, #4
    2acc:	4291      	cmp	r1, r2
    2ace:	4192      	sbcs	r2, r2
    2ad0:	4252      	negs	r2, r2
    2ad2:	4493      	add	fp, r2
    2ad4:	e754      	b.n	2980 <__aeabi_ddiv+0x3e4>
    2ad6:	4b47      	ldr	r3, [pc, #284]	; (2bf4 <__aeabi_ddiv+0x658>)
    2ad8:	18e3      	adds	r3, r4, r3
    2ada:	2b00      	cmp	r3, #0
    2adc:	dde5      	ble.n	2aaa <__aeabi_ddiv+0x50e>
    2ade:	2201      	movs	r2, #1
    2ae0:	4252      	negs	r2, r2
    2ae2:	e7f2      	b.n	2aca <__aeabi_ddiv+0x52e>
    2ae4:	001d      	movs	r5, r3
    2ae6:	e6fa      	b.n	28de <__aeabi_ddiv+0x342>
    2ae8:	469a      	mov	sl, r3
    2aea:	e71c      	b.n	2926 <__aeabi_ddiv+0x38a>
    2aec:	42b0      	cmp	r0, r6
    2aee:	d839      	bhi.n	2b64 <__aeabi_ddiv+0x5c8>
    2af0:	d06e      	beq.n	2bd0 <__aeabi_ddiv+0x634>
    2af2:	0011      	movs	r1, r2
    2af4:	e73a      	b.n	296c <__aeabi_ddiv+0x3d0>
    2af6:	9302      	str	r3, [sp, #8]
    2af8:	e73a      	b.n	2970 <__aeabi_ddiv+0x3d4>
    2afa:	2a1f      	cmp	r2, #31
    2afc:	dc3c      	bgt.n	2b78 <__aeabi_ddiv+0x5dc>
    2afe:	2320      	movs	r3, #32
    2b00:	1a9b      	subs	r3, r3, r2
    2b02:	000c      	movs	r4, r1
    2b04:	4658      	mov	r0, fp
    2b06:	4099      	lsls	r1, r3
    2b08:	4098      	lsls	r0, r3
    2b0a:	1e4b      	subs	r3, r1, #1
    2b0c:	4199      	sbcs	r1, r3
    2b0e:	465b      	mov	r3, fp
    2b10:	40d4      	lsrs	r4, r2
    2b12:	40d3      	lsrs	r3, r2
    2b14:	4320      	orrs	r0, r4
    2b16:	4308      	orrs	r0, r1
    2b18:	001a      	movs	r2, r3
    2b1a:	0743      	lsls	r3, r0, #29
    2b1c:	d009      	beq.n	2b32 <__aeabi_ddiv+0x596>
    2b1e:	230f      	movs	r3, #15
    2b20:	4003      	ands	r3, r0
    2b22:	2b04      	cmp	r3, #4
    2b24:	d005      	beq.n	2b32 <__aeabi_ddiv+0x596>
    2b26:	0001      	movs	r1, r0
    2b28:	1d08      	adds	r0, r1, #4
    2b2a:	4288      	cmp	r0, r1
    2b2c:	419b      	sbcs	r3, r3
    2b2e:	425b      	negs	r3, r3
    2b30:	18d2      	adds	r2, r2, r3
    2b32:	0213      	lsls	r3, r2, #8
    2b34:	d53a      	bpl.n	2bac <__aeabi_ddiv+0x610>
    2b36:	2301      	movs	r3, #1
    2b38:	9a02      	ldr	r2, [sp, #8]
    2b3a:	2401      	movs	r4, #1
    2b3c:	401a      	ands	r2, r3
    2b3e:	2300      	movs	r3, #0
    2b40:	4694      	mov	ip, r2
    2b42:	4698      	mov	r8, r3
    2b44:	2200      	movs	r2, #0
    2b46:	e5f7      	b.n	2738 <__aeabi_ddiv+0x19c>
    2b48:	2102      	movs	r1, #2
    2b4a:	4249      	negs	r1, r1
    2b4c:	468c      	mov	ip, r1
    2b4e:	9d03      	ldr	r5, [sp, #12]
    2b50:	44e3      	add	fp, ip
    2b52:	46ac      	mov	ip, r5
    2b54:	44e2      	add	sl, ip
    2b56:	45aa      	cmp	sl, r5
    2b58:	41ad      	sbcs	r5, r5
    2b5a:	426d      	negs	r5, r5
    2b5c:	4445      	add	r5, r8
    2b5e:	18ed      	adds	r5, r5, r3
    2b60:	1a2d      	subs	r5, r5, r0
    2b62:	e696      	b.n	2892 <__aeabi_ddiv+0x2f6>
    2b64:	1e8a      	subs	r2, r1, #2
    2b66:	9903      	ldr	r1, [sp, #12]
    2b68:	004d      	lsls	r5, r1, #1
    2b6a:	428d      	cmp	r5, r1
    2b6c:	4189      	sbcs	r1, r1
    2b6e:	4249      	negs	r1, r1
    2b70:	4441      	add	r1, r8
    2b72:	1876      	adds	r6, r6, r1
    2b74:	9503      	str	r5, [sp, #12]
    2b76:	e78f      	b.n	2a98 <__aeabi_ddiv+0x4fc>
    2b78:	201f      	movs	r0, #31
    2b7a:	4240      	negs	r0, r0
    2b7c:	1ac3      	subs	r3, r0, r3
    2b7e:	4658      	mov	r0, fp
    2b80:	40d8      	lsrs	r0, r3
    2b82:	0003      	movs	r3, r0
    2b84:	2a20      	cmp	r2, #32
    2b86:	d028      	beq.n	2bda <__aeabi_ddiv+0x63e>
    2b88:	2040      	movs	r0, #64	; 0x40
    2b8a:	465d      	mov	r5, fp
    2b8c:	1a82      	subs	r2, r0, r2
    2b8e:	4095      	lsls	r5, r2
    2b90:	4329      	orrs	r1, r5
    2b92:	1e4a      	subs	r2, r1, #1
    2b94:	4191      	sbcs	r1, r2
    2b96:	4319      	orrs	r1, r3
    2b98:	2307      	movs	r3, #7
    2b9a:	2200      	movs	r2, #0
    2b9c:	400b      	ands	r3, r1
    2b9e:	d009      	beq.n	2bb4 <__aeabi_ddiv+0x618>
    2ba0:	230f      	movs	r3, #15
    2ba2:	2200      	movs	r2, #0
    2ba4:	400b      	ands	r3, r1
    2ba6:	0008      	movs	r0, r1
    2ba8:	2b04      	cmp	r3, #4
    2baa:	d1bd      	bne.n	2b28 <__aeabi_ddiv+0x58c>
    2bac:	0001      	movs	r1, r0
    2bae:	0753      	lsls	r3, r2, #29
    2bb0:	0252      	lsls	r2, r2, #9
    2bb2:	0b12      	lsrs	r2, r2, #12
    2bb4:	08c9      	lsrs	r1, r1, #3
    2bb6:	4319      	orrs	r1, r3
    2bb8:	2301      	movs	r3, #1
    2bba:	4688      	mov	r8, r1
    2bbc:	9902      	ldr	r1, [sp, #8]
    2bbe:	2400      	movs	r4, #0
    2bc0:	4019      	ands	r1, r3
    2bc2:	468c      	mov	ip, r1
    2bc4:	e5b8      	b.n	2738 <__aeabi_ddiv+0x19c>
    2bc6:	4552      	cmp	r2, sl
    2bc8:	d8be      	bhi.n	2b48 <__aeabi_ddiv+0x5ac>
    2bca:	468b      	mov	fp, r1
    2bcc:	2500      	movs	r5, #0
    2bce:	e660      	b.n	2892 <__aeabi_ddiv+0x2f6>
    2bd0:	9d03      	ldr	r5, [sp, #12]
    2bd2:	429d      	cmp	r5, r3
    2bd4:	d3c6      	bcc.n	2b64 <__aeabi_ddiv+0x5c8>
    2bd6:	0011      	movs	r1, r2
    2bd8:	e762      	b.n	2aa0 <__aeabi_ddiv+0x504>
    2bda:	2500      	movs	r5, #0
    2bdc:	e7d8      	b.n	2b90 <__aeabi_ddiv+0x5f4>
    2bde:	2280      	movs	r2, #128	; 0x80
    2be0:	465b      	mov	r3, fp
    2be2:	0312      	lsls	r2, r2, #12
    2be4:	431a      	orrs	r2, r3
    2be6:	9b01      	ldr	r3, [sp, #4]
    2be8:	0312      	lsls	r2, r2, #12
    2bea:	0b12      	lsrs	r2, r2, #12
    2bec:	469c      	mov	ip, r3
    2bee:	4688      	mov	r8, r1
    2bf0:	4c03      	ldr	r4, [pc, #12]	; (2c00 <__aeabi_ddiv+0x664>)
    2bf2:	e5a1      	b.n	2738 <__aeabi_ddiv+0x19c>
    2bf4:	000003ff 	.word	0x000003ff
    2bf8:	feffffff 	.word	0xfeffffff
    2bfc:	000007fe 	.word	0x000007fe
    2c00:	000007ff 	.word	0x000007ff

00002c04 <__aeabi_dmul>:
    2c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c06:	4657      	mov	r7, sl
    2c08:	4645      	mov	r5, r8
    2c0a:	46de      	mov	lr, fp
    2c0c:	464e      	mov	r6, r9
    2c0e:	b5e0      	push	{r5, r6, r7, lr}
    2c10:	030c      	lsls	r4, r1, #12
    2c12:	4698      	mov	r8, r3
    2c14:	004e      	lsls	r6, r1, #1
    2c16:	0b23      	lsrs	r3, r4, #12
    2c18:	b087      	sub	sp, #28
    2c1a:	0007      	movs	r7, r0
    2c1c:	4692      	mov	sl, r2
    2c1e:	469b      	mov	fp, r3
    2c20:	0d76      	lsrs	r6, r6, #21
    2c22:	0fcd      	lsrs	r5, r1, #31
    2c24:	2e00      	cmp	r6, #0
    2c26:	d06b      	beq.n	2d00 <__aeabi_dmul+0xfc>
    2c28:	4b6d      	ldr	r3, [pc, #436]	; (2de0 <__aeabi_dmul+0x1dc>)
    2c2a:	429e      	cmp	r6, r3
    2c2c:	d035      	beq.n	2c9a <__aeabi_dmul+0x96>
    2c2e:	2480      	movs	r4, #128	; 0x80
    2c30:	465b      	mov	r3, fp
    2c32:	0f42      	lsrs	r2, r0, #29
    2c34:	0424      	lsls	r4, r4, #16
    2c36:	00db      	lsls	r3, r3, #3
    2c38:	4314      	orrs	r4, r2
    2c3a:	431c      	orrs	r4, r3
    2c3c:	00c3      	lsls	r3, r0, #3
    2c3e:	4699      	mov	r9, r3
    2c40:	4b68      	ldr	r3, [pc, #416]	; (2de4 <__aeabi_dmul+0x1e0>)
    2c42:	46a3      	mov	fp, r4
    2c44:	469c      	mov	ip, r3
    2c46:	2300      	movs	r3, #0
    2c48:	2700      	movs	r7, #0
    2c4a:	4466      	add	r6, ip
    2c4c:	9302      	str	r3, [sp, #8]
    2c4e:	4643      	mov	r3, r8
    2c50:	031c      	lsls	r4, r3, #12
    2c52:	005a      	lsls	r2, r3, #1
    2c54:	0fdb      	lsrs	r3, r3, #31
    2c56:	4650      	mov	r0, sl
    2c58:	0b24      	lsrs	r4, r4, #12
    2c5a:	0d52      	lsrs	r2, r2, #21
    2c5c:	4698      	mov	r8, r3
    2c5e:	d100      	bne.n	2c62 <__aeabi_dmul+0x5e>
    2c60:	e076      	b.n	2d50 <__aeabi_dmul+0x14c>
    2c62:	4b5f      	ldr	r3, [pc, #380]	; (2de0 <__aeabi_dmul+0x1dc>)
    2c64:	429a      	cmp	r2, r3
    2c66:	d06d      	beq.n	2d44 <__aeabi_dmul+0x140>
    2c68:	2380      	movs	r3, #128	; 0x80
    2c6a:	0f41      	lsrs	r1, r0, #29
    2c6c:	041b      	lsls	r3, r3, #16
    2c6e:	430b      	orrs	r3, r1
    2c70:	495c      	ldr	r1, [pc, #368]	; (2de4 <__aeabi_dmul+0x1e0>)
    2c72:	00e4      	lsls	r4, r4, #3
    2c74:	468c      	mov	ip, r1
    2c76:	431c      	orrs	r4, r3
    2c78:	00c3      	lsls	r3, r0, #3
    2c7a:	2000      	movs	r0, #0
    2c7c:	4462      	add	r2, ip
    2c7e:	4641      	mov	r1, r8
    2c80:	18b6      	adds	r6, r6, r2
    2c82:	4069      	eors	r1, r5
    2c84:	1c72      	adds	r2, r6, #1
    2c86:	9101      	str	r1, [sp, #4]
    2c88:	4694      	mov	ip, r2
    2c8a:	4307      	orrs	r7, r0
    2c8c:	2f0f      	cmp	r7, #15
    2c8e:	d900      	bls.n	2c92 <__aeabi_dmul+0x8e>
    2c90:	e0b0      	b.n	2df4 <__aeabi_dmul+0x1f0>
    2c92:	4a55      	ldr	r2, [pc, #340]	; (2de8 <__aeabi_dmul+0x1e4>)
    2c94:	00bf      	lsls	r7, r7, #2
    2c96:	59d2      	ldr	r2, [r2, r7]
    2c98:	4697      	mov	pc, r2
    2c9a:	465b      	mov	r3, fp
    2c9c:	4303      	orrs	r3, r0
    2c9e:	4699      	mov	r9, r3
    2ca0:	d000      	beq.n	2ca4 <__aeabi_dmul+0xa0>
    2ca2:	e087      	b.n	2db4 <__aeabi_dmul+0x1b0>
    2ca4:	2300      	movs	r3, #0
    2ca6:	469b      	mov	fp, r3
    2ca8:	3302      	adds	r3, #2
    2caa:	2708      	movs	r7, #8
    2cac:	9302      	str	r3, [sp, #8]
    2cae:	e7ce      	b.n	2c4e <__aeabi_dmul+0x4a>
    2cb0:	4642      	mov	r2, r8
    2cb2:	9201      	str	r2, [sp, #4]
    2cb4:	2802      	cmp	r0, #2
    2cb6:	d067      	beq.n	2d88 <__aeabi_dmul+0x184>
    2cb8:	2803      	cmp	r0, #3
    2cba:	d100      	bne.n	2cbe <__aeabi_dmul+0xba>
    2cbc:	e20e      	b.n	30dc <__aeabi_dmul+0x4d8>
    2cbe:	2801      	cmp	r0, #1
    2cc0:	d000      	beq.n	2cc4 <__aeabi_dmul+0xc0>
    2cc2:	e162      	b.n	2f8a <__aeabi_dmul+0x386>
    2cc4:	2300      	movs	r3, #0
    2cc6:	2400      	movs	r4, #0
    2cc8:	2200      	movs	r2, #0
    2cca:	4699      	mov	r9, r3
    2ccc:	9901      	ldr	r1, [sp, #4]
    2cce:	4001      	ands	r1, r0
    2cd0:	b2cd      	uxtb	r5, r1
    2cd2:	2100      	movs	r1, #0
    2cd4:	0312      	lsls	r2, r2, #12
    2cd6:	0d0b      	lsrs	r3, r1, #20
    2cd8:	0b12      	lsrs	r2, r2, #12
    2cda:	051b      	lsls	r3, r3, #20
    2cdc:	4313      	orrs	r3, r2
    2cde:	4a43      	ldr	r2, [pc, #268]	; (2dec <__aeabi_dmul+0x1e8>)
    2ce0:	0524      	lsls	r4, r4, #20
    2ce2:	4013      	ands	r3, r2
    2ce4:	431c      	orrs	r4, r3
    2ce6:	0064      	lsls	r4, r4, #1
    2ce8:	07ed      	lsls	r5, r5, #31
    2cea:	0864      	lsrs	r4, r4, #1
    2cec:	432c      	orrs	r4, r5
    2cee:	4648      	mov	r0, r9
    2cf0:	0021      	movs	r1, r4
    2cf2:	b007      	add	sp, #28
    2cf4:	bc3c      	pop	{r2, r3, r4, r5}
    2cf6:	4690      	mov	r8, r2
    2cf8:	4699      	mov	r9, r3
    2cfa:	46a2      	mov	sl, r4
    2cfc:	46ab      	mov	fp, r5
    2cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d00:	4303      	orrs	r3, r0
    2d02:	4699      	mov	r9, r3
    2d04:	d04f      	beq.n	2da6 <__aeabi_dmul+0x1a2>
    2d06:	465b      	mov	r3, fp
    2d08:	2b00      	cmp	r3, #0
    2d0a:	d100      	bne.n	2d0e <__aeabi_dmul+0x10a>
    2d0c:	e189      	b.n	3022 <__aeabi_dmul+0x41e>
    2d0e:	4658      	mov	r0, fp
    2d10:	f000 fe86 	bl	3a20 <__clzsi2>
    2d14:	0003      	movs	r3, r0
    2d16:	3b0b      	subs	r3, #11
    2d18:	2b1c      	cmp	r3, #28
    2d1a:	dd00      	ble.n	2d1e <__aeabi_dmul+0x11a>
    2d1c:	e17a      	b.n	3014 <__aeabi_dmul+0x410>
    2d1e:	221d      	movs	r2, #29
    2d20:	1ad3      	subs	r3, r2, r3
    2d22:	003a      	movs	r2, r7
    2d24:	0001      	movs	r1, r0
    2d26:	465c      	mov	r4, fp
    2d28:	40da      	lsrs	r2, r3
    2d2a:	3908      	subs	r1, #8
    2d2c:	408c      	lsls	r4, r1
    2d2e:	0013      	movs	r3, r2
    2d30:	408f      	lsls	r7, r1
    2d32:	4323      	orrs	r3, r4
    2d34:	469b      	mov	fp, r3
    2d36:	46b9      	mov	r9, r7
    2d38:	2300      	movs	r3, #0
    2d3a:	4e2d      	ldr	r6, [pc, #180]	; (2df0 <__aeabi_dmul+0x1ec>)
    2d3c:	2700      	movs	r7, #0
    2d3e:	1a36      	subs	r6, r6, r0
    2d40:	9302      	str	r3, [sp, #8]
    2d42:	e784      	b.n	2c4e <__aeabi_dmul+0x4a>
    2d44:	4653      	mov	r3, sl
    2d46:	4323      	orrs	r3, r4
    2d48:	d12a      	bne.n	2da0 <__aeabi_dmul+0x19c>
    2d4a:	2400      	movs	r4, #0
    2d4c:	2002      	movs	r0, #2
    2d4e:	e796      	b.n	2c7e <__aeabi_dmul+0x7a>
    2d50:	4653      	mov	r3, sl
    2d52:	4323      	orrs	r3, r4
    2d54:	d020      	beq.n	2d98 <__aeabi_dmul+0x194>
    2d56:	2c00      	cmp	r4, #0
    2d58:	d100      	bne.n	2d5c <__aeabi_dmul+0x158>
    2d5a:	e157      	b.n	300c <__aeabi_dmul+0x408>
    2d5c:	0020      	movs	r0, r4
    2d5e:	f000 fe5f 	bl	3a20 <__clzsi2>
    2d62:	0003      	movs	r3, r0
    2d64:	3b0b      	subs	r3, #11
    2d66:	2b1c      	cmp	r3, #28
    2d68:	dd00      	ble.n	2d6c <__aeabi_dmul+0x168>
    2d6a:	e149      	b.n	3000 <__aeabi_dmul+0x3fc>
    2d6c:	211d      	movs	r1, #29
    2d6e:	1acb      	subs	r3, r1, r3
    2d70:	4651      	mov	r1, sl
    2d72:	0002      	movs	r2, r0
    2d74:	40d9      	lsrs	r1, r3
    2d76:	4653      	mov	r3, sl
    2d78:	3a08      	subs	r2, #8
    2d7a:	4094      	lsls	r4, r2
    2d7c:	4093      	lsls	r3, r2
    2d7e:	430c      	orrs	r4, r1
    2d80:	4a1b      	ldr	r2, [pc, #108]	; (2df0 <__aeabi_dmul+0x1ec>)
    2d82:	1a12      	subs	r2, r2, r0
    2d84:	2000      	movs	r0, #0
    2d86:	e77a      	b.n	2c7e <__aeabi_dmul+0x7a>
    2d88:	2501      	movs	r5, #1
    2d8a:	9b01      	ldr	r3, [sp, #4]
    2d8c:	4c14      	ldr	r4, [pc, #80]	; (2de0 <__aeabi_dmul+0x1dc>)
    2d8e:	401d      	ands	r5, r3
    2d90:	2300      	movs	r3, #0
    2d92:	2200      	movs	r2, #0
    2d94:	4699      	mov	r9, r3
    2d96:	e79c      	b.n	2cd2 <__aeabi_dmul+0xce>
    2d98:	2400      	movs	r4, #0
    2d9a:	2200      	movs	r2, #0
    2d9c:	2001      	movs	r0, #1
    2d9e:	e76e      	b.n	2c7e <__aeabi_dmul+0x7a>
    2da0:	4653      	mov	r3, sl
    2da2:	2003      	movs	r0, #3
    2da4:	e76b      	b.n	2c7e <__aeabi_dmul+0x7a>
    2da6:	2300      	movs	r3, #0
    2da8:	469b      	mov	fp, r3
    2daa:	3301      	adds	r3, #1
    2dac:	2704      	movs	r7, #4
    2dae:	2600      	movs	r6, #0
    2db0:	9302      	str	r3, [sp, #8]
    2db2:	e74c      	b.n	2c4e <__aeabi_dmul+0x4a>
    2db4:	2303      	movs	r3, #3
    2db6:	4681      	mov	r9, r0
    2db8:	270c      	movs	r7, #12
    2dba:	9302      	str	r3, [sp, #8]
    2dbc:	e747      	b.n	2c4e <__aeabi_dmul+0x4a>
    2dbe:	2280      	movs	r2, #128	; 0x80
    2dc0:	2300      	movs	r3, #0
    2dc2:	2500      	movs	r5, #0
    2dc4:	0312      	lsls	r2, r2, #12
    2dc6:	4699      	mov	r9, r3
    2dc8:	4c05      	ldr	r4, [pc, #20]	; (2de0 <__aeabi_dmul+0x1dc>)
    2dca:	e782      	b.n	2cd2 <__aeabi_dmul+0xce>
    2dcc:	465c      	mov	r4, fp
    2dce:	464b      	mov	r3, r9
    2dd0:	9802      	ldr	r0, [sp, #8]
    2dd2:	e76f      	b.n	2cb4 <__aeabi_dmul+0xb0>
    2dd4:	465c      	mov	r4, fp
    2dd6:	464b      	mov	r3, r9
    2dd8:	9501      	str	r5, [sp, #4]
    2dda:	9802      	ldr	r0, [sp, #8]
    2ddc:	e76a      	b.n	2cb4 <__aeabi_dmul+0xb0>
    2dde:	46c0      	nop			; (mov r8, r8)
    2de0:	000007ff 	.word	0x000007ff
    2de4:	fffffc01 	.word	0xfffffc01
    2de8:	00005d64 	.word	0x00005d64
    2dec:	800fffff 	.word	0x800fffff
    2df0:	fffffc0d 	.word	0xfffffc0d
    2df4:	464a      	mov	r2, r9
    2df6:	4649      	mov	r1, r9
    2df8:	0c17      	lsrs	r7, r2, #16
    2dfa:	0c1a      	lsrs	r2, r3, #16
    2dfc:	041b      	lsls	r3, r3, #16
    2dfe:	0c1b      	lsrs	r3, r3, #16
    2e00:	0408      	lsls	r0, r1, #16
    2e02:	0019      	movs	r1, r3
    2e04:	0c00      	lsrs	r0, r0, #16
    2e06:	4341      	muls	r1, r0
    2e08:	0015      	movs	r5, r2
    2e0a:	4688      	mov	r8, r1
    2e0c:	0019      	movs	r1, r3
    2e0e:	437d      	muls	r5, r7
    2e10:	4379      	muls	r1, r7
    2e12:	9503      	str	r5, [sp, #12]
    2e14:	4689      	mov	r9, r1
    2e16:	0029      	movs	r1, r5
    2e18:	0015      	movs	r5, r2
    2e1a:	4345      	muls	r5, r0
    2e1c:	444d      	add	r5, r9
    2e1e:	9502      	str	r5, [sp, #8]
    2e20:	4645      	mov	r5, r8
    2e22:	0c2d      	lsrs	r5, r5, #16
    2e24:	46aa      	mov	sl, r5
    2e26:	9d02      	ldr	r5, [sp, #8]
    2e28:	4455      	add	r5, sl
    2e2a:	45a9      	cmp	r9, r5
    2e2c:	d906      	bls.n	2e3c <__aeabi_dmul+0x238>
    2e2e:	468a      	mov	sl, r1
    2e30:	2180      	movs	r1, #128	; 0x80
    2e32:	0249      	lsls	r1, r1, #9
    2e34:	4689      	mov	r9, r1
    2e36:	44ca      	add	sl, r9
    2e38:	4651      	mov	r1, sl
    2e3a:	9103      	str	r1, [sp, #12]
    2e3c:	0c29      	lsrs	r1, r5, #16
    2e3e:	9104      	str	r1, [sp, #16]
    2e40:	4641      	mov	r1, r8
    2e42:	0409      	lsls	r1, r1, #16
    2e44:	042d      	lsls	r5, r5, #16
    2e46:	0c09      	lsrs	r1, r1, #16
    2e48:	4688      	mov	r8, r1
    2e4a:	0029      	movs	r1, r5
    2e4c:	0c25      	lsrs	r5, r4, #16
    2e4e:	0424      	lsls	r4, r4, #16
    2e50:	4441      	add	r1, r8
    2e52:	0c24      	lsrs	r4, r4, #16
    2e54:	9105      	str	r1, [sp, #20]
    2e56:	0021      	movs	r1, r4
    2e58:	4341      	muls	r1, r0
    2e5a:	4688      	mov	r8, r1
    2e5c:	0021      	movs	r1, r4
    2e5e:	4379      	muls	r1, r7
    2e60:	468a      	mov	sl, r1
    2e62:	4368      	muls	r0, r5
    2e64:	4641      	mov	r1, r8
    2e66:	4450      	add	r0, sl
    2e68:	4681      	mov	r9, r0
    2e6a:	0c08      	lsrs	r0, r1, #16
    2e6c:	4448      	add	r0, r9
    2e6e:	436f      	muls	r7, r5
    2e70:	4582      	cmp	sl, r0
    2e72:	d903      	bls.n	2e7c <__aeabi_dmul+0x278>
    2e74:	2180      	movs	r1, #128	; 0x80
    2e76:	0249      	lsls	r1, r1, #9
    2e78:	4689      	mov	r9, r1
    2e7a:	444f      	add	r7, r9
    2e7c:	0c01      	lsrs	r1, r0, #16
    2e7e:	4689      	mov	r9, r1
    2e80:	0039      	movs	r1, r7
    2e82:	4449      	add	r1, r9
    2e84:	9102      	str	r1, [sp, #8]
    2e86:	4641      	mov	r1, r8
    2e88:	040f      	lsls	r7, r1, #16
    2e8a:	9904      	ldr	r1, [sp, #16]
    2e8c:	0c3f      	lsrs	r7, r7, #16
    2e8e:	4688      	mov	r8, r1
    2e90:	0400      	lsls	r0, r0, #16
    2e92:	19c0      	adds	r0, r0, r7
    2e94:	4480      	add	r8, r0
    2e96:	4641      	mov	r1, r8
    2e98:	9104      	str	r1, [sp, #16]
    2e9a:	4659      	mov	r1, fp
    2e9c:	0c0f      	lsrs	r7, r1, #16
    2e9e:	0409      	lsls	r1, r1, #16
    2ea0:	0c09      	lsrs	r1, r1, #16
    2ea2:	4688      	mov	r8, r1
    2ea4:	4359      	muls	r1, r3
    2ea6:	468a      	mov	sl, r1
    2ea8:	0039      	movs	r1, r7
    2eaa:	4351      	muls	r1, r2
    2eac:	4689      	mov	r9, r1
    2eae:	4641      	mov	r1, r8
    2eb0:	434a      	muls	r2, r1
    2eb2:	4651      	mov	r1, sl
    2eb4:	0c09      	lsrs	r1, r1, #16
    2eb6:	468b      	mov	fp, r1
    2eb8:	437b      	muls	r3, r7
    2eba:	18d2      	adds	r2, r2, r3
    2ebc:	445a      	add	r2, fp
    2ebe:	4293      	cmp	r3, r2
    2ec0:	d903      	bls.n	2eca <__aeabi_dmul+0x2c6>
    2ec2:	2380      	movs	r3, #128	; 0x80
    2ec4:	025b      	lsls	r3, r3, #9
    2ec6:	469b      	mov	fp, r3
    2ec8:	44d9      	add	r9, fp
    2eca:	4651      	mov	r1, sl
    2ecc:	0409      	lsls	r1, r1, #16
    2ece:	0c09      	lsrs	r1, r1, #16
    2ed0:	468a      	mov	sl, r1
    2ed2:	4641      	mov	r1, r8
    2ed4:	4361      	muls	r1, r4
    2ed6:	437c      	muls	r4, r7
    2ed8:	0c13      	lsrs	r3, r2, #16
    2eda:	0412      	lsls	r2, r2, #16
    2edc:	444b      	add	r3, r9
    2ede:	4452      	add	r2, sl
    2ee0:	46a1      	mov	r9, r4
    2ee2:	468a      	mov	sl, r1
    2ee4:	003c      	movs	r4, r7
    2ee6:	4641      	mov	r1, r8
    2ee8:	436c      	muls	r4, r5
    2eea:	434d      	muls	r5, r1
    2eec:	4651      	mov	r1, sl
    2eee:	444d      	add	r5, r9
    2ef0:	0c0f      	lsrs	r7, r1, #16
    2ef2:	197d      	adds	r5, r7, r5
    2ef4:	45a9      	cmp	r9, r5
    2ef6:	d903      	bls.n	2f00 <__aeabi_dmul+0x2fc>
    2ef8:	2180      	movs	r1, #128	; 0x80
    2efa:	0249      	lsls	r1, r1, #9
    2efc:	4688      	mov	r8, r1
    2efe:	4444      	add	r4, r8
    2f00:	9f04      	ldr	r7, [sp, #16]
    2f02:	9903      	ldr	r1, [sp, #12]
    2f04:	46b8      	mov	r8, r7
    2f06:	4441      	add	r1, r8
    2f08:	468b      	mov	fp, r1
    2f0a:	4583      	cmp	fp, r0
    2f0c:	4180      	sbcs	r0, r0
    2f0e:	4241      	negs	r1, r0
    2f10:	4688      	mov	r8, r1
    2f12:	4651      	mov	r1, sl
    2f14:	0408      	lsls	r0, r1, #16
    2f16:	042f      	lsls	r7, r5, #16
    2f18:	0c00      	lsrs	r0, r0, #16
    2f1a:	183f      	adds	r7, r7, r0
    2f1c:	4658      	mov	r0, fp
    2f1e:	9902      	ldr	r1, [sp, #8]
    2f20:	1810      	adds	r0, r2, r0
    2f22:	4689      	mov	r9, r1
    2f24:	4290      	cmp	r0, r2
    2f26:	4192      	sbcs	r2, r2
    2f28:	444f      	add	r7, r9
    2f2a:	46ba      	mov	sl, r7
    2f2c:	4252      	negs	r2, r2
    2f2e:	4699      	mov	r9, r3
    2f30:	4693      	mov	fp, r2
    2f32:	44c2      	add	sl, r8
    2f34:	44d1      	add	r9, sl
    2f36:	44cb      	add	fp, r9
    2f38:	428f      	cmp	r7, r1
    2f3a:	41bf      	sbcs	r7, r7
    2f3c:	45c2      	cmp	sl, r8
    2f3e:	4189      	sbcs	r1, r1
    2f40:	4599      	cmp	r9, r3
    2f42:	419b      	sbcs	r3, r3
    2f44:	4593      	cmp	fp, r2
    2f46:	4192      	sbcs	r2, r2
    2f48:	427f      	negs	r7, r7
    2f4a:	4249      	negs	r1, r1
    2f4c:	0c2d      	lsrs	r5, r5, #16
    2f4e:	4252      	negs	r2, r2
    2f50:	430f      	orrs	r7, r1
    2f52:	425b      	negs	r3, r3
    2f54:	4313      	orrs	r3, r2
    2f56:	197f      	adds	r7, r7, r5
    2f58:	18ff      	adds	r7, r7, r3
    2f5a:	465b      	mov	r3, fp
    2f5c:	193c      	adds	r4, r7, r4
    2f5e:	0ddb      	lsrs	r3, r3, #23
    2f60:	9a05      	ldr	r2, [sp, #20]
    2f62:	0264      	lsls	r4, r4, #9
    2f64:	431c      	orrs	r4, r3
    2f66:	0243      	lsls	r3, r0, #9
    2f68:	4313      	orrs	r3, r2
    2f6a:	1e5d      	subs	r5, r3, #1
    2f6c:	41ab      	sbcs	r3, r5
    2f6e:	465a      	mov	r2, fp
    2f70:	0dc0      	lsrs	r0, r0, #23
    2f72:	4303      	orrs	r3, r0
    2f74:	0252      	lsls	r2, r2, #9
    2f76:	4313      	orrs	r3, r2
    2f78:	01e2      	lsls	r2, r4, #7
    2f7a:	d556      	bpl.n	302a <__aeabi_dmul+0x426>
    2f7c:	2001      	movs	r0, #1
    2f7e:	085a      	lsrs	r2, r3, #1
    2f80:	4003      	ands	r3, r0
    2f82:	4313      	orrs	r3, r2
    2f84:	07e2      	lsls	r2, r4, #31
    2f86:	4313      	orrs	r3, r2
    2f88:	0864      	lsrs	r4, r4, #1
    2f8a:	485a      	ldr	r0, [pc, #360]	; (30f4 <__aeabi_dmul+0x4f0>)
    2f8c:	4460      	add	r0, ip
    2f8e:	2800      	cmp	r0, #0
    2f90:	dd4d      	ble.n	302e <__aeabi_dmul+0x42a>
    2f92:	075a      	lsls	r2, r3, #29
    2f94:	d009      	beq.n	2faa <__aeabi_dmul+0x3a6>
    2f96:	220f      	movs	r2, #15
    2f98:	401a      	ands	r2, r3
    2f9a:	2a04      	cmp	r2, #4
    2f9c:	d005      	beq.n	2faa <__aeabi_dmul+0x3a6>
    2f9e:	1d1a      	adds	r2, r3, #4
    2fa0:	429a      	cmp	r2, r3
    2fa2:	419b      	sbcs	r3, r3
    2fa4:	425b      	negs	r3, r3
    2fa6:	18e4      	adds	r4, r4, r3
    2fa8:	0013      	movs	r3, r2
    2faa:	01e2      	lsls	r2, r4, #7
    2fac:	d504      	bpl.n	2fb8 <__aeabi_dmul+0x3b4>
    2fae:	2080      	movs	r0, #128	; 0x80
    2fb0:	4a51      	ldr	r2, [pc, #324]	; (30f8 <__aeabi_dmul+0x4f4>)
    2fb2:	00c0      	lsls	r0, r0, #3
    2fb4:	4014      	ands	r4, r2
    2fb6:	4460      	add	r0, ip
    2fb8:	4a50      	ldr	r2, [pc, #320]	; (30fc <__aeabi_dmul+0x4f8>)
    2fba:	4290      	cmp	r0, r2
    2fbc:	dd00      	ble.n	2fc0 <__aeabi_dmul+0x3bc>
    2fbe:	e6e3      	b.n	2d88 <__aeabi_dmul+0x184>
    2fc0:	2501      	movs	r5, #1
    2fc2:	08db      	lsrs	r3, r3, #3
    2fc4:	0762      	lsls	r2, r4, #29
    2fc6:	431a      	orrs	r2, r3
    2fc8:	0264      	lsls	r4, r4, #9
    2fca:	9b01      	ldr	r3, [sp, #4]
    2fcc:	4691      	mov	r9, r2
    2fce:	0b22      	lsrs	r2, r4, #12
    2fd0:	0544      	lsls	r4, r0, #21
    2fd2:	0d64      	lsrs	r4, r4, #21
    2fd4:	401d      	ands	r5, r3
    2fd6:	e67c      	b.n	2cd2 <__aeabi_dmul+0xce>
    2fd8:	2280      	movs	r2, #128	; 0x80
    2fda:	4659      	mov	r1, fp
    2fdc:	0312      	lsls	r2, r2, #12
    2fde:	4211      	tst	r1, r2
    2fe0:	d008      	beq.n	2ff4 <__aeabi_dmul+0x3f0>
    2fe2:	4214      	tst	r4, r2
    2fe4:	d106      	bne.n	2ff4 <__aeabi_dmul+0x3f0>
    2fe6:	4322      	orrs	r2, r4
    2fe8:	0312      	lsls	r2, r2, #12
    2fea:	0b12      	lsrs	r2, r2, #12
    2fec:	4645      	mov	r5, r8
    2fee:	4699      	mov	r9, r3
    2ff0:	4c43      	ldr	r4, [pc, #268]	; (3100 <__aeabi_dmul+0x4fc>)
    2ff2:	e66e      	b.n	2cd2 <__aeabi_dmul+0xce>
    2ff4:	465b      	mov	r3, fp
    2ff6:	431a      	orrs	r2, r3
    2ff8:	0312      	lsls	r2, r2, #12
    2ffa:	0b12      	lsrs	r2, r2, #12
    2ffc:	4c40      	ldr	r4, [pc, #256]	; (3100 <__aeabi_dmul+0x4fc>)
    2ffe:	e668      	b.n	2cd2 <__aeabi_dmul+0xce>
    3000:	0003      	movs	r3, r0
    3002:	4654      	mov	r4, sl
    3004:	3b28      	subs	r3, #40	; 0x28
    3006:	409c      	lsls	r4, r3
    3008:	2300      	movs	r3, #0
    300a:	e6b9      	b.n	2d80 <__aeabi_dmul+0x17c>
    300c:	f000 fd08 	bl	3a20 <__clzsi2>
    3010:	3020      	adds	r0, #32
    3012:	e6a6      	b.n	2d62 <__aeabi_dmul+0x15e>
    3014:	0003      	movs	r3, r0
    3016:	3b28      	subs	r3, #40	; 0x28
    3018:	409f      	lsls	r7, r3
    301a:	2300      	movs	r3, #0
    301c:	46bb      	mov	fp, r7
    301e:	4699      	mov	r9, r3
    3020:	e68a      	b.n	2d38 <__aeabi_dmul+0x134>
    3022:	f000 fcfd 	bl	3a20 <__clzsi2>
    3026:	3020      	adds	r0, #32
    3028:	e674      	b.n	2d14 <__aeabi_dmul+0x110>
    302a:	46b4      	mov	ip, r6
    302c:	e7ad      	b.n	2f8a <__aeabi_dmul+0x386>
    302e:	2501      	movs	r5, #1
    3030:	1a2a      	subs	r2, r5, r0
    3032:	2a38      	cmp	r2, #56	; 0x38
    3034:	dd06      	ble.n	3044 <__aeabi_dmul+0x440>
    3036:	9b01      	ldr	r3, [sp, #4]
    3038:	2400      	movs	r4, #0
    303a:	401d      	ands	r5, r3
    303c:	2300      	movs	r3, #0
    303e:	2200      	movs	r2, #0
    3040:	4699      	mov	r9, r3
    3042:	e646      	b.n	2cd2 <__aeabi_dmul+0xce>
    3044:	2a1f      	cmp	r2, #31
    3046:	dc21      	bgt.n	308c <__aeabi_dmul+0x488>
    3048:	2520      	movs	r5, #32
    304a:	0020      	movs	r0, r4
    304c:	1aad      	subs	r5, r5, r2
    304e:	001e      	movs	r6, r3
    3050:	40ab      	lsls	r3, r5
    3052:	40a8      	lsls	r0, r5
    3054:	40d6      	lsrs	r6, r2
    3056:	1e5d      	subs	r5, r3, #1
    3058:	41ab      	sbcs	r3, r5
    305a:	4330      	orrs	r0, r6
    305c:	4318      	orrs	r0, r3
    305e:	40d4      	lsrs	r4, r2
    3060:	0743      	lsls	r3, r0, #29
    3062:	d009      	beq.n	3078 <__aeabi_dmul+0x474>
    3064:	230f      	movs	r3, #15
    3066:	4003      	ands	r3, r0
    3068:	2b04      	cmp	r3, #4
    306a:	d005      	beq.n	3078 <__aeabi_dmul+0x474>
    306c:	0003      	movs	r3, r0
    306e:	1d18      	adds	r0, r3, #4
    3070:	4298      	cmp	r0, r3
    3072:	419b      	sbcs	r3, r3
    3074:	425b      	negs	r3, r3
    3076:	18e4      	adds	r4, r4, r3
    3078:	0223      	lsls	r3, r4, #8
    307a:	d521      	bpl.n	30c0 <__aeabi_dmul+0x4bc>
    307c:	2501      	movs	r5, #1
    307e:	9b01      	ldr	r3, [sp, #4]
    3080:	2401      	movs	r4, #1
    3082:	401d      	ands	r5, r3
    3084:	2300      	movs	r3, #0
    3086:	2200      	movs	r2, #0
    3088:	4699      	mov	r9, r3
    308a:	e622      	b.n	2cd2 <__aeabi_dmul+0xce>
    308c:	251f      	movs	r5, #31
    308e:	0021      	movs	r1, r4
    3090:	426d      	negs	r5, r5
    3092:	1a28      	subs	r0, r5, r0
    3094:	40c1      	lsrs	r1, r0
    3096:	0008      	movs	r0, r1
    3098:	2a20      	cmp	r2, #32
    309a:	d01d      	beq.n	30d8 <__aeabi_dmul+0x4d4>
    309c:	355f      	adds	r5, #95	; 0x5f
    309e:	1aaa      	subs	r2, r5, r2
    30a0:	4094      	lsls	r4, r2
    30a2:	4323      	orrs	r3, r4
    30a4:	1e5c      	subs	r4, r3, #1
    30a6:	41a3      	sbcs	r3, r4
    30a8:	2507      	movs	r5, #7
    30aa:	4303      	orrs	r3, r0
    30ac:	401d      	ands	r5, r3
    30ae:	2200      	movs	r2, #0
    30b0:	2d00      	cmp	r5, #0
    30b2:	d009      	beq.n	30c8 <__aeabi_dmul+0x4c4>
    30b4:	220f      	movs	r2, #15
    30b6:	2400      	movs	r4, #0
    30b8:	401a      	ands	r2, r3
    30ba:	0018      	movs	r0, r3
    30bc:	2a04      	cmp	r2, #4
    30be:	d1d6      	bne.n	306e <__aeabi_dmul+0x46a>
    30c0:	0003      	movs	r3, r0
    30c2:	0765      	lsls	r5, r4, #29
    30c4:	0264      	lsls	r4, r4, #9
    30c6:	0b22      	lsrs	r2, r4, #12
    30c8:	08db      	lsrs	r3, r3, #3
    30ca:	432b      	orrs	r3, r5
    30cc:	2501      	movs	r5, #1
    30ce:	4699      	mov	r9, r3
    30d0:	9b01      	ldr	r3, [sp, #4]
    30d2:	2400      	movs	r4, #0
    30d4:	401d      	ands	r5, r3
    30d6:	e5fc      	b.n	2cd2 <__aeabi_dmul+0xce>
    30d8:	2400      	movs	r4, #0
    30da:	e7e2      	b.n	30a2 <__aeabi_dmul+0x49e>
    30dc:	2280      	movs	r2, #128	; 0x80
    30de:	2501      	movs	r5, #1
    30e0:	0312      	lsls	r2, r2, #12
    30e2:	4322      	orrs	r2, r4
    30e4:	9901      	ldr	r1, [sp, #4]
    30e6:	0312      	lsls	r2, r2, #12
    30e8:	0b12      	lsrs	r2, r2, #12
    30ea:	400d      	ands	r5, r1
    30ec:	4699      	mov	r9, r3
    30ee:	4c04      	ldr	r4, [pc, #16]	; (3100 <__aeabi_dmul+0x4fc>)
    30f0:	e5ef      	b.n	2cd2 <__aeabi_dmul+0xce>
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	000003ff 	.word	0x000003ff
    30f8:	feffffff 	.word	0xfeffffff
    30fc:	000007fe 	.word	0x000007fe
    3100:	000007ff 	.word	0x000007ff

00003104 <__aeabi_dsub>:
    3104:	b5f0      	push	{r4, r5, r6, r7, lr}
    3106:	4646      	mov	r6, r8
    3108:	46d6      	mov	lr, sl
    310a:	464f      	mov	r7, r9
    310c:	030c      	lsls	r4, r1, #12
    310e:	b5c0      	push	{r6, r7, lr}
    3110:	0fcd      	lsrs	r5, r1, #31
    3112:	004e      	lsls	r6, r1, #1
    3114:	0a61      	lsrs	r1, r4, #9
    3116:	0f44      	lsrs	r4, r0, #29
    3118:	430c      	orrs	r4, r1
    311a:	00c1      	lsls	r1, r0, #3
    311c:	0058      	lsls	r0, r3, #1
    311e:	0d40      	lsrs	r0, r0, #21
    3120:	4684      	mov	ip, r0
    3122:	468a      	mov	sl, r1
    3124:	000f      	movs	r7, r1
    3126:	0319      	lsls	r1, r3, #12
    3128:	0f50      	lsrs	r0, r2, #29
    312a:	0a49      	lsrs	r1, r1, #9
    312c:	4301      	orrs	r1, r0
    312e:	48c6      	ldr	r0, [pc, #792]	; (3448 <__aeabi_dsub+0x344>)
    3130:	0d76      	lsrs	r6, r6, #21
    3132:	46a8      	mov	r8, r5
    3134:	0fdb      	lsrs	r3, r3, #31
    3136:	00d2      	lsls	r2, r2, #3
    3138:	4584      	cmp	ip, r0
    313a:	d100      	bne.n	313e <__aeabi_dsub+0x3a>
    313c:	e0d8      	b.n	32f0 <__aeabi_dsub+0x1ec>
    313e:	2001      	movs	r0, #1
    3140:	4043      	eors	r3, r0
    3142:	42ab      	cmp	r3, r5
    3144:	d100      	bne.n	3148 <__aeabi_dsub+0x44>
    3146:	e0a6      	b.n	3296 <__aeabi_dsub+0x192>
    3148:	4660      	mov	r0, ip
    314a:	1a35      	subs	r5, r6, r0
    314c:	2d00      	cmp	r5, #0
    314e:	dc00      	bgt.n	3152 <__aeabi_dsub+0x4e>
    3150:	e105      	b.n	335e <__aeabi_dsub+0x25a>
    3152:	2800      	cmp	r0, #0
    3154:	d110      	bne.n	3178 <__aeabi_dsub+0x74>
    3156:	000b      	movs	r3, r1
    3158:	4313      	orrs	r3, r2
    315a:	d100      	bne.n	315e <__aeabi_dsub+0x5a>
    315c:	e0d7      	b.n	330e <__aeabi_dsub+0x20a>
    315e:	1e6b      	subs	r3, r5, #1
    3160:	2b00      	cmp	r3, #0
    3162:	d000      	beq.n	3166 <__aeabi_dsub+0x62>
    3164:	e14b      	b.n	33fe <__aeabi_dsub+0x2fa>
    3166:	4653      	mov	r3, sl
    3168:	1a9f      	subs	r7, r3, r2
    316a:	45ba      	cmp	sl, r7
    316c:	4180      	sbcs	r0, r0
    316e:	1a64      	subs	r4, r4, r1
    3170:	4240      	negs	r0, r0
    3172:	1a24      	subs	r4, r4, r0
    3174:	2601      	movs	r6, #1
    3176:	e01e      	b.n	31b6 <__aeabi_dsub+0xb2>
    3178:	4bb3      	ldr	r3, [pc, #716]	; (3448 <__aeabi_dsub+0x344>)
    317a:	429e      	cmp	r6, r3
    317c:	d048      	beq.n	3210 <__aeabi_dsub+0x10c>
    317e:	2380      	movs	r3, #128	; 0x80
    3180:	041b      	lsls	r3, r3, #16
    3182:	4319      	orrs	r1, r3
    3184:	2d38      	cmp	r5, #56	; 0x38
    3186:	dd00      	ble.n	318a <__aeabi_dsub+0x86>
    3188:	e119      	b.n	33be <__aeabi_dsub+0x2ba>
    318a:	2d1f      	cmp	r5, #31
    318c:	dd00      	ble.n	3190 <__aeabi_dsub+0x8c>
    318e:	e14c      	b.n	342a <__aeabi_dsub+0x326>
    3190:	2320      	movs	r3, #32
    3192:	000f      	movs	r7, r1
    3194:	1b5b      	subs	r3, r3, r5
    3196:	0010      	movs	r0, r2
    3198:	409a      	lsls	r2, r3
    319a:	409f      	lsls	r7, r3
    319c:	40e8      	lsrs	r0, r5
    319e:	1e53      	subs	r3, r2, #1
    31a0:	419a      	sbcs	r2, r3
    31a2:	40e9      	lsrs	r1, r5
    31a4:	4307      	orrs	r7, r0
    31a6:	4317      	orrs	r7, r2
    31a8:	4653      	mov	r3, sl
    31aa:	1bdf      	subs	r7, r3, r7
    31ac:	1a61      	subs	r1, r4, r1
    31ae:	45ba      	cmp	sl, r7
    31b0:	41a4      	sbcs	r4, r4
    31b2:	4264      	negs	r4, r4
    31b4:	1b0c      	subs	r4, r1, r4
    31b6:	0223      	lsls	r3, r4, #8
    31b8:	d400      	bmi.n	31bc <__aeabi_dsub+0xb8>
    31ba:	e0c5      	b.n	3348 <__aeabi_dsub+0x244>
    31bc:	0264      	lsls	r4, r4, #9
    31be:	0a65      	lsrs	r5, r4, #9
    31c0:	2d00      	cmp	r5, #0
    31c2:	d100      	bne.n	31c6 <__aeabi_dsub+0xc2>
    31c4:	e0f6      	b.n	33b4 <__aeabi_dsub+0x2b0>
    31c6:	0028      	movs	r0, r5
    31c8:	f000 fc2a 	bl	3a20 <__clzsi2>
    31cc:	0003      	movs	r3, r0
    31ce:	3b08      	subs	r3, #8
    31d0:	2b1f      	cmp	r3, #31
    31d2:	dd00      	ble.n	31d6 <__aeabi_dsub+0xd2>
    31d4:	e0e9      	b.n	33aa <__aeabi_dsub+0x2a6>
    31d6:	2220      	movs	r2, #32
    31d8:	003c      	movs	r4, r7
    31da:	1ad2      	subs	r2, r2, r3
    31dc:	409d      	lsls	r5, r3
    31de:	40d4      	lsrs	r4, r2
    31e0:	409f      	lsls	r7, r3
    31e2:	4325      	orrs	r5, r4
    31e4:	429e      	cmp	r6, r3
    31e6:	dd00      	ble.n	31ea <__aeabi_dsub+0xe6>
    31e8:	e0db      	b.n	33a2 <__aeabi_dsub+0x29e>
    31ea:	1b9e      	subs	r6, r3, r6
    31ec:	1c73      	adds	r3, r6, #1
    31ee:	2b1f      	cmp	r3, #31
    31f0:	dd00      	ble.n	31f4 <__aeabi_dsub+0xf0>
    31f2:	e10a      	b.n	340a <__aeabi_dsub+0x306>
    31f4:	2220      	movs	r2, #32
    31f6:	0038      	movs	r0, r7
    31f8:	1ad2      	subs	r2, r2, r3
    31fa:	0029      	movs	r1, r5
    31fc:	4097      	lsls	r7, r2
    31fe:	002c      	movs	r4, r5
    3200:	4091      	lsls	r1, r2
    3202:	40d8      	lsrs	r0, r3
    3204:	1e7a      	subs	r2, r7, #1
    3206:	4197      	sbcs	r7, r2
    3208:	40dc      	lsrs	r4, r3
    320a:	2600      	movs	r6, #0
    320c:	4301      	orrs	r1, r0
    320e:	430f      	orrs	r7, r1
    3210:	077b      	lsls	r3, r7, #29
    3212:	d009      	beq.n	3228 <__aeabi_dsub+0x124>
    3214:	230f      	movs	r3, #15
    3216:	403b      	ands	r3, r7
    3218:	2b04      	cmp	r3, #4
    321a:	d005      	beq.n	3228 <__aeabi_dsub+0x124>
    321c:	1d3b      	adds	r3, r7, #4
    321e:	42bb      	cmp	r3, r7
    3220:	41bf      	sbcs	r7, r7
    3222:	427f      	negs	r7, r7
    3224:	19e4      	adds	r4, r4, r7
    3226:	001f      	movs	r7, r3
    3228:	0223      	lsls	r3, r4, #8
    322a:	d525      	bpl.n	3278 <__aeabi_dsub+0x174>
    322c:	4b86      	ldr	r3, [pc, #536]	; (3448 <__aeabi_dsub+0x344>)
    322e:	3601      	adds	r6, #1
    3230:	429e      	cmp	r6, r3
    3232:	d100      	bne.n	3236 <__aeabi_dsub+0x132>
    3234:	e0af      	b.n	3396 <__aeabi_dsub+0x292>
    3236:	4b85      	ldr	r3, [pc, #532]	; (344c <__aeabi_dsub+0x348>)
    3238:	2501      	movs	r5, #1
    323a:	401c      	ands	r4, r3
    323c:	4643      	mov	r3, r8
    323e:	0762      	lsls	r2, r4, #29
    3240:	08ff      	lsrs	r7, r7, #3
    3242:	0264      	lsls	r4, r4, #9
    3244:	0576      	lsls	r6, r6, #21
    3246:	4317      	orrs	r7, r2
    3248:	0b24      	lsrs	r4, r4, #12
    324a:	0d76      	lsrs	r6, r6, #21
    324c:	401d      	ands	r5, r3
    324e:	2100      	movs	r1, #0
    3250:	0324      	lsls	r4, r4, #12
    3252:	0b23      	lsrs	r3, r4, #12
    3254:	0d0c      	lsrs	r4, r1, #20
    3256:	4a7e      	ldr	r2, [pc, #504]	; (3450 <__aeabi_dsub+0x34c>)
    3258:	0524      	lsls	r4, r4, #20
    325a:	431c      	orrs	r4, r3
    325c:	4014      	ands	r4, r2
    325e:	0533      	lsls	r3, r6, #20
    3260:	4323      	orrs	r3, r4
    3262:	005b      	lsls	r3, r3, #1
    3264:	07ed      	lsls	r5, r5, #31
    3266:	085b      	lsrs	r3, r3, #1
    3268:	432b      	orrs	r3, r5
    326a:	0038      	movs	r0, r7
    326c:	0019      	movs	r1, r3
    326e:	bc1c      	pop	{r2, r3, r4}
    3270:	4690      	mov	r8, r2
    3272:	4699      	mov	r9, r3
    3274:	46a2      	mov	sl, r4
    3276:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3278:	2501      	movs	r5, #1
    327a:	4643      	mov	r3, r8
    327c:	0762      	lsls	r2, r4, #29
    327e:	08ff      	lsrs	r7, r7, #3
    3280:	4317      	orrs	r7, r2
    3282:	08e4      	lsrs	r4, r4, #3
    3284:	401d      	ands	r5, r3
    3286:	4b70      	ldr	r3, [pc, #448]	; (3448 <__aeabi_dsub+0x344>)
    3288:	429e      	cmp	r6, r3
    328a:	d036      	beq.n	32fa <__aeabi_dsub+0x1f6>
    328c:	0324      	lsls	r4, r4, #12
    328e:	0576      	lsls	r6, r6, #21
    3290:	0b24      	lsrs	r4, r4, #12
    3292:	0d76      	lsrs	r6, r6, #21
    3294:	e7db      	b.n	324e <__aeabi_dsub+0x14a>
    3296:	4663      	mov	r3, ip
    3298:	1af3      	subs	r3, r6, r3
    329a:	2b00      	cmp	r3, #0
    329c:	dc00      	bgt.n	32a0 <__aeabi_dsub+0x19c>
    329e:	e094      	b.n	33ca <__aeabi_dsub+0x2c6>
    32a0:	4660      	mov	r0, ip
    32a2:	2800      	cmp	r0, #0
    32a4:	d035      	beq.n	3312 <__aeabi_dsub+0x20e>
    32a6:	4868      	ldr	r0, [pc, #416]	; (3448 <__aeabi_dsub+0x344>)
    32a8:	4286      	cmp	r6, r0
    32aa:	d0b1      	beq.n	3210 <__aeabi_dsub+0x10c>
    32ac:	2780      	movs	r7, #128	; 0x80
    32ae:	043f      	lsls	r7, r7, #16
    32b0:	4339      	orrs	r1, r7
    32b2:	2b38      	cmp	r3, #56	; 0x38
    32b4:	dc00      	bgt.n	32b8 <__aeabi_dsub+0x1b4>
    32b6:	e0fd      	b.n	34b4 <__aeabi_dsub+0x3b0>
    32b8:	430a      	orrs	r2, r1
    32ba:	0017      	movs	r7, r2
    32bc:	2100      	movs	r1, #0
    32be:	1e7a      	subs	r2, r7, #1
    32c0:	4197      	sbcs	r7, r2
    32c2:	4457      	add	r7, sl
    32c4:	4557      	cmp	r7, sl
    32c6:	4180      	sbcs	r0, r0
    32c8:	1909      	adds	r1, r1, r4
    32ca:	4244      	negs	r4, r0
    32cc:	190c      	adds	r4, r1, r4
    32ce:	0223      	lsls	r3, r4, #8
    32d0:	d53a      	bpl.n	3348 <__aeabi_dsub+0x244>
    32d2:	4b5d      	ldr	r3, [pc, #372]	; (3448 <__aeabi_dsub+0x344>)
    32d4:	3601      	adds	r6, #1
    32d6:	429e      	cmp	r6, r3
    32d8:	d100      	bne.n	32dc <__aeabi_dsub+0x1d8>
    32da:	e14b      	b.n	3574 <__aeabi_dsub+0x470>
    32dc:	2201      	movs	r2, #1
    32de:	4b5b      	ldr	r3, [pc, #364]	; (344c <__aeabi_dsub+0x348>)
    32e0:	401c      	ands	r4, r3
    32e2:	087b      	lsrs	r3, r7, #1
    32e4:	4017      	ands	r7, r2
    32e6:	431f      	orrs	r7, r3
    32e8:	07e2      	lsls	r2, r4, #31
    32ea:	4317      	orrs	r7, r2
    32ec:	0864      	lsrs	r4, r4, #1
    32ee:	e78f      	b.n	3210 <__aeabi_dsub+0x10c>
    32f0:	0008      	movs	r0, r1
    32f2:	4310      	orrs	r0, r2
    32f4:	d000      	beq.n	32f8 <__aeabi_dsub+0x1f4>
    32f6:	e724      	b.n	3142 <__aeabi_dsub+0x3e>
    32f8:	e721      	b.n	313e <__aeabi_dsub+0x3a>
    32fa:	0023      	movs	r3, r4
    32fc:	433b      	orrs	r3, r7
    32fe:	d100      	bne.n	3302 <__aeabi_dsub+0x1fe>
    3300:	e1b9      	b.n	3676 <__aeabi_dsub+0x572>
    3302:	2280      	movs	r2, #128	; 0x80
    3304:	0312      	lsls	r2, r2, #12
    3306:	4314      	orrs	r4, r2
    3308:	0324      	lsls	r4, r4, #12
    330a:	0b24      	lsrs	r4, r4, #12
    330c:	e79f      	b.n	324e <__aeabi_dsub+0x14a>
    330e:	002e      	movs	r6, r5
    3310:	e77e      	b.n	3210 <__aeabi_dsub+0x10c>
    3312:	0008      	movs	r0, r1
    3314:	4310      	orrs	r0, r2
    3316:	d100      	bne.n	331a <__aeabi_dsub+0x216>
    3318:	e0ca      	b.n	34b0 <__aeabi_dsub+0x3ac>
    331a:	1e58      	subs	r0, r3, #1
    331c:	4684      	mov	ip, r0
    331e:	2800      	cmp	r0, #0
    3320:	d000      	beq.n	3324 <__aeabi_dsub+0x220>
    3322:	e0e7      	b.n	34f4 <__aeabi_dsub+0x3f0>
    3324:	4452      	add	r2, sl
    3326:	4552      	cmp	r2, sl
    3328:	4180      	sbcs	r0, r0
    332a:	1864      	adds	r4, r4, r1
    332c:	4240      	negs	r0, r0
    332e:	1824      	adds	r4, r4, r0
    3330:	0017      	movs	r7, r2
    3332:	2601      	movs	r6, #1
    3334:	0223      	lsls	r3, r4, #8
    3336:	d507      	bpl.n	3348 <__aeabi_dsub+0x244>
    3338:	2602      	movs	r6, #2
    333a:	e7cf      	b.n	32dc <__aeabi_dsub+0x1d8>
    333c:	4664      	mov	r4, ip
    333e:	432c      	orrs	r4, r5
    3340:	d100      	bne.n	3344 <__aeabi_dsub+0x240>
    3342:	e1b3      	b.n	36ac <__aeabi_dsub+0x5a8>
    3344:	002c      	movs	r4, r5
    3346:	4667      	mov	r7, ip
    3348:	077b      	lsls	r3, r7, #29
    334a:	d000      	beq.n	334e <__aeabi_dsub+0x24a>
    334c:	e762      	b.n	3214 <__aeabi_dsub+0x110>
    334e:	0763      	lsls	r3, r4, #29
    3350:	08ff      	lsrs	r7, r7, #3
    3352:	431f      	orrs	r7, r3
    3354:	2501      	movs	r5, #1
    3356:	4643      	mov	r3, r8
    3358:	08e4      	lsrs	r4, r4, #3
    335a:	401d      	ands	r5, r3
    335c:	e793      	b.n	3286 <__aeabi_dsub+0x182>
    335e:	2d00      	cmp	r5, #0
    3360:	d178      	bne.n	3454 <__aeabi_dsub+0x350>
    3362:	1c75      	adds	r5, r6, #1
    3364:	056d      	lsls	r5, r5, #21
    3366:	0d6d      	lsrs	r5, r5, #21
    3368:	2d01      	cmp	r5, #1
    336a:	dc00      	bgt.n	336e <__aeabi_dsub+0x26a>
    336c:	e0f2      	b.n	3554 <__aeabi_dsub+0x450>
    336e:	4650      	mov	r0, sl
    3370:	1a80      	subs	r0, r0, r2
    3372:	4582      	cmp	sl, r0
    3374:	41bf      	sbcs	r7, r7
    3376:	1a65      	subs	r5, r4, r1
    3378:	427f      	negs	r7, r7
    337a:	1bed      	subs	r5, r5, r7
    337c:	4684      	mov	ip, r0
    337e:	0228      	lsls	r0, r5, #8
    3380:	d400      	bmi.n	3384 <__aeabi_dsub+0x280>
    3382:	e08c      	b.n	349e <__aeabi_dsub+0x39a>
    3384:	4650      	mov	r0, sl
    3386:	1a17      	subs	r7, r2, r0
    3388:	42ba      	cmp	r2, r7
    338a:	4192      	sbcs	r2, r2
    338c:	1b0c      	subs	r4, r1, r4
    338e:	4255      	negs	r5, r2
    3390:	1b65      	subs	r5, r4, r5
    3392:	4698      	mov	r8, r3
    3394:	e714      	b.n	31c0 <__aeabi_dsub+0xbc>
    3396:	2501      	movs	r5, #1
    3398:	4643      	mov	r3, r8
    339a:	2400      	movs	r4, #0
    339c:	401d      	ands	r5, r3
    339e:	2700      	movs	r7, #0
    33a0:	e755      	b.n	324e <__aeabi_dsub+0x14a>
    33a2:	4c2a      	ldr	r4, [pc, #168]	; (344c <__aeabi_dsub+0x348>)
    33a4:	1af6      	subs	r6, r6, r3
    33a6:	402c      	ands	r4, r5
    33a8:	e732      	b.n	3210 <__aeabi_dsub+0x10c>
    33aa:	003d      	movs	r5, r7
    33ac:	3828      	subs	r0, #40	; 0x28
    33ae:	4085      	lsls	r5, r0
    33b0:	2700      	movs	r7, #0
    33b2:	e717      	b.n	31e4 <__aeabi_dsub+0xe0>
    33b4:	0038      	movs	r0, r7
    33b6:	f000 fb33 	bl	3a20 <__clzsi2>
    33ba:	3020      	adds	r0, #32
    33bc:	e706      	b.n	31cc <__aeabi_dsub+0xc8>
    33be:	430a      	orrs	r2, r1
    33c0:	0017      	movs	r7, r2
    33c2:	2100      	movs	r1, #0
    33c4:	1e7a      	subs	r2, r7, #1
    33c6:	4197      	sbcs	r7, r2
    33c8:	e6ee      	b.n	31a8 <__aeabi_dsub+0xa4>
    33ca:	2b00      	cmp	r3, #0
    33cc:	d000      	beq.n	33d0 <__aeabi_dsub+0x2cc>
    33ce:	e0e5      	b.n	359c <__aeabi_dsub+0x498>
    33d0:	1c73      	adds	r3, r6, #1
    33d2:	469c      	mov	ip, r3
    33d4:	055b      	lsls	r3, r3, #21
    33d6:	0d5b      	lsrs	r3, r3, #21
    33d8:	2b01      	cmp	r3, #1
    33da:	dc00      	bgt.n	33de <__aeabi_dsub+0x2da>
    33dc:	e09f      	b.n	351e <__aeabi_dsub+0x41a>
    33de:	4b1a      	ldr	r3, [pc, #104]	; (3448 <__aeabi_dsub+0x344>)
    33e0:	459c      	cmp	ip, r3
    33e2:	d100      	bne.n	33e6 <__aeabi_dsub+0x2e2>
    33e4:	e0c5      	b.n	3572 <__aeabi_dsub+0x46e>
    33e6:	4452      	add	r2, sl
    33e8:	4552      	cmp	r2, sl
    33ea:	4180      	sbcs	r0, r0
    33ec:	1864      	adds	r4, r4, r1
    33ee:	4240      	negs	r0, r0
    33f0:	1824      	adds	r4, r4, r0
    33f2:	07e7      	lsls	r7, r4, #31
    33f4:	0852      	lsrs	r2, r2, #1
    33f6:	4317      	orrs	r7, r2
    33f8:	0864      	lsrs	r4, r4, #1
    33fa:	4666      	mov	r6, ip
    33fc:	e708      	b.n	3210 <__aeabi_dsub+0x10c>
    33fe:	4812      	ldr	r0, [pc, #72]	; (3448 <__aeabi_dsub+0x344>)
    3400:	4285      	cmp	r5, r0
    3402:	d100      	bne.n	3406 <__aeabi_dsub+0x302>
    3404:	e085      	b.n	3512 <__aeabi_dsub+0x40e>
    3406:	001d      	movs	r5, r3
    3408:	e6bc      	b.n	3184 <__aeabi_dsub+0x80>
    340a:	0029      	movs	r1, r5
    340c:	3e1f      	subs	r6, #31
    340e:	40f1      	lsrs	r1, r6
    3410:	2b20      	cmp	r3, #32
    3412:	d100      	bne.n	3416 <__aeabi_dsub+0x312>
    3414:	e07f      	b.n	3516 <__aeabi_dsub+0x412>
    3416:	2240      	movs	r2, #64	; 0x40
    3418:	1ad3      	subs	r3, r2, r3
    341a:	409d      	lsls	r5, r3
    341c:	432f      	orrs	r7, r5
    341e:	1e7d      	subs	r5, r7, #1
    3420:	41af      	sbcs	r7, r5
    3422:	2400      	movs	r4, #0
    3424:	430f      	orrs	r7, r1
    3426:	2600      	movs	r6, #0
    3428:	e78e      	b.n	3348 <__aeabi_dsub+0x244>
    342a:	002b      	movs	r3, r5
    342c:	000f      	movs	r7, r1
    342e:	3b20      	subs	r3, #32
    3430:	40df      	lsrs	r7, r3
    3432:	2d20      	cmp	r5, #32
    3434:	d071      	beq.n	351a <__aeabi_dsub+0x416>
    3436:	2340      	movs	r3, #64	; 0x40
    3438:	1b5d      	subs	r5, r3, r5
    343a:	40a9      	lsls	r1, r5
    343c:	430a      	orrs	r2, r1
    343e:	1e51      	subs	r1, r2, #1
    3440:	418a      	sbcs	r2, r1
    3442:	2100      	movs	r1, #0
    3444:	4317      	orrs	r7, r2
    3446:	e6af      	b.n	31a8 <__aeabi_dsub+0xa4>
    3448:	000007ff 	.word	0x000007ff
    344c:	ff7fffff 	.word	0xff7fffff
    3450:	800fffff 	.word	0x800fffff
    3454:	2e00      	cmp	r6, #0
    3456:	d03e      	beq.n	34d6 <__aeabi_dsub+0x3d2>
    3458:	4eb3      	ldr	r6, [pc, #716]	; (3728 <__aeabi_dsub+0x624>)
    345a:	45b4      	cmp	ip, r6
    345c:	d045      	beq.n	34ea <__aeabi_dsub+0x3e6>
    345e:	2680      	movs	r6, #128	; 0x80
    3460:	0436      	lsls	r6, r6, #16
    3462:	426d      	negs	r5, r5
    3464:	4334      	orrs	r4, r6
    3466:	2d38      	cmp	r5, #56	; 0x38
    3468:	dd00      	ble.n	346c <__aeabi_dsub+0x368>
    346a:	e0a8      	b.n	35be <__aeabi_dsub+0x4ba>
    346c:	2d1f      	cmp	r5, #31
    346e:	dd00      	ble.n	3472 <__aeabi_dsub+0x36e>
    3470:	e11f      	b.n	36b2 <__aeabi_dsub+0x5ae>
    3472:	2620      	movs	r6, #32
    3474:	0027      	movs	r7, r4
    3476:	4650      	mov	r0, sl
    3478:	1b76      	subs	r6, r6, r5
    347a:	40b7      	lsls	r7, r6
    347c:	40e8      	lsrs	r0, r5
    347e:	4307      	orrs	r7, r0
    3480:	4650      	mov	r0, sl
    3482:	40b0      	lsls	r0, r6
    3484:	1e46      	subs	r6, r0, #1
    3486:	41b0      	sbcs	r0, r6
    3488:	40ec      	lsrs	r4, r5
    348a:	4338      	orrs	r0, r7
    348c:	1a17      	subs	r7, r2, r0
    348e:	42ba      	cmp	r2, r7
    3490:	4192      	sbcs	r2, r2
    3492:	1b0c      	subs	r4, r1, r4
    3494:	4252      	negs	r2, r2
    3496:	1aa4      	subs	r4, r4, r2
    3498:	4666      	mov	r6, ip
    349a:	4698      	mov	r8, r3
    349c:	e68b      	b.n	31b6 <__aeabi_dsub+0xb2>
    349e:	4664      	mov	r4, ip
    34a0:	4667      	mov	r7, ip
    34a2:	432c      	orrs	r4, r5
    34a4:	d000      	beq.n	34a8 <__aeabi_dsub+0x3a4>
    34a6:	e68b      	b.n	31c0 <__aeabi_dsub+0xbc>
    34a8:	2500      	movs	r5, #0
    34aa:	2600      	movs	r6, #0
    34ac:	2700      	movs	r7, #0
    34ae:	e6ea      	b.n	3286 <__aeabi_dsub+0x182>
    34b0:	001e      	movs	r6, r3
    34b2:	e6ad      	b.n	3210 <__aeabi_dsub+0x10c>
    34b4:	2b1f      	cmp	r3, #31
    34b6:	dc60      	bgt.n	357a <__aeabi_dsub+0x476>
    34b8:	2720      	movs	r7, #32
    34ba:	1af8      	subs	r0, r7, r3
    34bc:	000f      	movs	r7, r1
    34be:	4684      	mov	ip, r0
    34c0:	4087      	lsls	r7, r0
    34c2:	0010      	movs	r0, r2
    34c4:	40d8      	lsrs	r0, r3
    34c6:	4307      	orrs	r7, r0
    34c8:	4660      	mov	r0, ip
    34ca:	4082      	lsls	r2, r0
    34cc:	1e50      	subs	r0, r2, #1
    34ce:	4182      	sbcs	r2, r0
    34d0:	40d9      	lsrs	r1, r3
    34d2:	4317      	orrs	r7, r2
    34d4:	e6f5      	b.n	32c2 <__aeabi_dsub+0x1be>
    34d6:	0026      	movs	r6, r4
    34d8:	4650      	mov	r0, sl
    34da:	4306      	orrs	r6, r0
    34dc:	d005      	beq.n	34ea <__aeabi_dsub+0x3e6>
    34de:	43ed      	mvns	r5, r5
    34e0:	2d00      	cmp	r5, #0
    34e2:	d0d3      	beq.n	348c <__aeabi_dsub+0x388>
    34e4:	4e90      	ldr	r6, [pc, #576]	; (3728 <__aeabi_dsub+0x624>)
    34e6:	45b4      	cmp	ip, r6
    34e8:	d1bd      	bne.n	3466 <__aeabi_dsub+0x362>
    34ea:	000c      	movs	r4, r1
    34ec:	0017      	movs	r7, r2
    34ee:	4666      	mov	r6, ip
    34f0:	4698      	mov	r8, r3
    34f2:	e68d      	b.n	3210 <__aeabi_dsub+0x10c>
    34f4:	488c      	ldr	r0, [pc, #560]	; (3728 <__aeabi_dsub+0x624>)
    34f6:	4283      	cmp	r3, r0
    34f8:	d00b      	beq.n	3512 <__aeabi_dsub+0x40e>
    34fa:	4663      	mov	r3, ip
    34fc:	e6d9      	b.n	32b2 <__aeabi_dsub+0x1ae>
    34fe:	2d00      	cmp	r5, #0
    3500:	d000      	beq.n	3504 <__aeabi_dsub+0x400>
    3502:	e096      	b.n	3632 <__aeabi_dsub+0x52e>
    3504:	0008      	movs	r0, r1
    3506:	4310      	orrs	r0, r2
    3508:	d100      	bne.n	350c <__aeabi_dsub+0x408>
    350a:	e0e2      	b.n	36d2 <__aeabi_dsub+0x5ce>
    350c:	000c      	movs	r4, r1
    350e:	0017      	movs	r7, r2
    3510:	4698      	mov	r8, r3
    3512:	4e85      	ldr	r6, [pc, #532]	; (3728 <__aeabi_dsub+0x624>)
    3514:	e67c      	b.n	3210 <__aeabi_dsub+0x10c>
    3516:	2500      	movs	r5, #0
    3518:	e780      	b.n	341c <__aeabi_dsub+0x318>
    351a:	2100      	movs	r1, #0
    351c:	e78e      	b.n	343c <__aeabi_dsub+0x338>
    351e:	0023      	movs	r3, r4
    3520:	4650      	mov	r0, sl
    3522:	4303      	orrs	r3, r0
    3524:	2e00      	cmp	r6, #0
    3526:	d000      	beq.n	352a <__aeabi_dsub+0x426>
    3528:	e0a8      	b.n	367c <__aeabi_dsub+0x578>
    352a:	2b00      	cmp	r3, #0
    352c:	d100      	bne.n	3530 <__aeabi_dsub+0x42c>
    352e:	e0de      	b.n	36ee <__aeabi_dsub+0x5ea>
    3530:	000b      	movs	r3, r1
    3532:	4313      	orrs	r3, r2
    3534:	d100      	bne.n	3538 <__aeabi_dsub+0x434>
    3536:	e66b      	b.n	3210 <__aeabi_dsub+0x10c>
    3538:	4452      	add	r2, sl
    353a:	4552      	cmp	r2, sl
    353c:	4180      	sbcs	r0, r0
    353e:	1864      	adds	r4, r4, r1
    3540:	4240      	negs	r0, r0
    3542:	1824      	adds	r4, r4, r0
    3544:	0017      	movs	r7, r2
    3546:	0223      	lsls	r3, r4, #8
    3548:	d400      	bmi.n	354c <__aeabi_dsub+0x448>
    354a:	e6fd      	b.n	3348 <__aeabi_dsub+0x244>
    354c:	4b77      	ldr	r3, [pc, #476]	; (372c <__aeabi_dsub+0x628>)
    354e:	4666      	mov	r6, ip
    3550:	401c      	ands	r4, r3
    3552:	e65d      	b.n	3210 <__aeabi_dsub+0x10c>
    3554:	0025      	movs	r5, r4
    3556:	4650      	mov	r0, sl
    3558:	4305      	orrs	r5, r0
    355a:	2e00      	cmp	r6, #0
    355c:	d1cf      	bne.n	34fe <__aeabi_dsub+0x3fa>
    355e:	2d00      	cmp	r5, #0
    3560:	d14f      	bne.n	3602 <__aeabi_dsub+0x4fe>
    3562:	000c      	movs	r4, r1
    3564:	4314      	orrs	r4, r2
    3566:	d100      	bne.n	356a <__aeabi_dsub+0x466>
    3568:	e0a0      	b.n	36ac <__aeabi_dsub+0x5a8>
    356a:	000c      	movs	r4, r1
    356c:	0017      	movs	r7, r2
    356e:	4698      	mov	r8, r3
    3570:	e64e      	b.n	3210 <__aeabi_dsub+0x10c>
    3572:	4666      	mov	r6, ip
    3574:	2400      	movs	r4, #0
    3576:	2700      	movs	r7, #0
    3578:	e685      	b.n	3286 <__aeabi_dsub+0x182>
    357a:	001f      	movs	r7, r3
    357c:	0008      	movs	r0, r1
    357e:	3f20      	subs	r7, #32
    3580:	40f8      	lsrs	r0, r7
    3582:	0007      	movs	r7, r0
    3584:	2b20      	cmp	r3, #32
    3586:	d100      	bne.n	358a <__aeabi_dsub+0x486>
    3588:	e08e      	b.n	36a8 <__aeabi_dsub+0x5a4>
    358a:	2040      	movs	r0, #64	; 0x40
    358c:	1ac3      	subs	r3, r0, r3
    358e:	4099      	lsls	r1, r3
    3590:	430a      	orrs	r2, r1
    3592:	1e51      	subs	r1, r2, #1
    3594:	418a      	sbcs	r2, r1
    3596:	2100      	movs	r1, #0
    3598:	4317      	orrs	r7, r2
    359a:	e692      	b.n	32c2 <__aeabi_dsub+0x1be>
    359c:	2e00      	cmp	r6, #0
    359e:	d114      	bne.n	35ca <__aeabi_dsub+0x4c6>
    35a0:	0026      	movs	r6, r4
    35a2:	4650      	mov	r0, sl
    35a4:	4306      	orrs	r6, r0
    35a6:	d062      	beq.n	366e <__aeabi_dsub+0x56a>
    35a8:	43db      	mvns	r3, r3
    35aa:	2b00      	cmp	r3, #0
    35ac:	d15c      	bne.n	3668 <__aeabi_dsub+0x564>
    35ae:	1887      	adds	r7, r0, r2
    35b0:	4297      	cmp	r7, r2
    35b2:	4192      	sbcs	r2, r2
    35b4:	1864      	adds	r4, r4, r1
    35b6:	4252      	negs	r2, r2
    35b8:	18a4      	adds	r4, r4, r2
    35ba:	4666      	mov	r6, ip
    35bc:	e687      	b.n	32ce <__aeabi_dsub+0x1ca>
    35be:	4650      	mov	r0, sl
    35c0:	4320      	orrs	r0, r4
    35c2:	1e44      	subs	r4, r0, #1
    35c4:	41a0      	sbcs	r0, r4
    35c6:	2400      	movs	r4, #0
    35c8:	e760      	b.n	348c <__aeabi_dsub+0x388>
    35ca:	4e57      	ldr	r6, [pc, #348]	; (3728 <__aeabi_dsub+0x624>)
    35cc:	45b4      	cmp	ip, r6
    35ce:	d04e      	beq.n	366e <__aeabi_dsub+0x56a>
    35d0:	2680      	movs	r6, #128	; 0x80
    35d2:	0436      	lsls	r6, r6, #16
    35d4:	425b      	negs	r3, r3
    35d6:	4334      	orrs	r4, r6
    35d8:	2b38      	cmp	r3, #56	; 0x38
    35da:	dd00      	ble.n	35de <__aeabi_dsub+0x4da>
    35dc:	e07f      	b.n	36de <__aeabi_dsub+0x5da>
    35de:	2b1f      	cmp	r3, #31
    35e0:	dd00      	ble.n	35e4 <__aeabi_dsub+0x4e0>
    35e2:	e08b      	b.n	36fc <__aeabi_dsub+0x5f8>
    35e4:	2620      	movs	r6, #32
    35e6:	0027      	movs	r7, r4
    35e8:	4650      	mov	r0, sl
    35ea:	1af6      	subs	r6, r6, r3
    35ec:	40b7      	lsls	r7, r6
    35ee:	40d8      	lsrs	r0, r3
    35f0:	4307      	orrs	r7, r0
    35f2:	4650      	mov	r0, sl
    35f4:	40b0      	lsls	r0, r6
    35f6:	1e46      	subs	r6, r0, #1
    35f8:	41b0      	sbcs	r0, r6
    35fa:	4307      	orrs	r7, r0
    35fc:	40dc      	lsrs	r4, r3
    35fe:	18bf      	adds	r7, r7, r2
    3600:	e7d6      	b.n	35b0 <__aeabi_dsub+0x4ac>
    3602:	000d      	movs	r5, r1
    3604:	4315      	orrs	r5, r2
    3606:	d100      	bne.n	360a <__aeabi_dsub+0x506>
    3608:	e602      	b.n	3210 <__aeabi_dsub+0x10c>
    360a:	4650      	mov	r0, sl
    360c:	1a80      	subs	r0, r0, r2
    360e:	4582      	cmp	sl, r0
    3610:	41bf      	sbcs	r7, r7
    3612:	1a65      	subs	r5, r4, r1
    3614:	427f      	negs	r7, r7
    3616:	1bed      	subs	r5, r5, r7
    3618:	4684      	mov	ip, r0
    361a:	0228      	lsls	r0, r5, #8
    361c:	d400      	bmi.n	3620 <__aeabi_dsub+0x51c>
    361e:	e68d      	b.n	333c <__aeabi_dsub+0x238>
    3620:	4650      	mov	r0, sl
    3622:	1a17      	subs	r7, r2, r0
    3624:	42ba      	cmp	r2, r7
    3626:	4192      	sbcs	r2, r2
    3628:	1b0c      	subs	r4, r1, r4
    362a:	4252      	negs	r2, r2
    362c:	1aa4      	subs	r4, r4, r2
    362e:	4698      	mov	r8, r3
    3630:	e5ee      	b.n	3210 <__aeabi_dsub+0x10c>
    3632:	000d      	movs	r5, r1
    3634:	4315      	orrs	r5, r2
    3636:	d100      	bne.n	363a <__aeabi_dsub+0x536>
    3638:	e76b      	b.n	3512 <__aeabi_dsub+0x40e>
    363a:	4650      	mov	r0, sl
    363c:	0767      	lsls	r7, r4, #29
    363e:	08c0      	lsrs	r0, r0, #3
    3640:	4307      	orrs	r7, r0
    3642:	2080      	movs	r0, #128	; 0x80
    3644:	08e4      	lsrs	r4, r4, #3
    3646:	0300      	lsls	r0, r0, #12
    3648:	4204      	tst	r4, r0
    364a:	d007      	beq.n	365c <__aeabi_dsub+0x558>
    364c:	08cd      	lsrs	r5, r1, #3
    364e:	4205      	tst	r5, r0
    3650:	d104      	bne.n	365c <__aeabi_dsub+0x558>
    3652:	002c      	movs	r4, r5
    3654:	4698      	mov	r8, r3
    3656:	08d7      	lsrs	r7, r2, #3
    3658:	0749      	lsls	r1, r1, #29
    365a:	430f      	orrs	r7, r1
    365c:	0f7b      	lsrs	r3, r7, #29
    365e:	00e4      	lsls	r4, r4, #3
    3660:	431c      	orrs	r4, r3
    3662:	00ff      	lsls	r7, r7, #3
    3664:	4e30      	ldr	r6, [pc, #192]	; (3728 <__aeabi_dsub+0x624>)
    3666:	e5d3      	b.n	3210 <__aeabi_dsub+0x10c>
    3668:	4e2f      	ldr	r6, [pc, #188]	; (3728 <__aeabi_dsub+0x624>)
    366a:	45b4      	cmp	ip, r6
    366c:	d1b4      	bne.n	35d8 <__aeabi_dsub+0x4d4>
    366e:	000c      	movs	r4, r1
    3670:	0017      	movs	r7, r2
    3672:	4666      	mov	r6, ip
    3674:	e5cc      	b.n	3210 <__aeabi_dsub+0x10c>
    3676:	2700      	movs	r7, #0
    3678:	2400      	movs	r4, #0
    367a:	e5e8      	b.n	324e <__aeabi_dsub+0x14a>
    367c:	2b00      	cmp	r3, #0
    367e:	d039      	beq.n	36f4 <__aeabi_dsub+0x5f0>
    3680:	000b      	movs	r3, r1
    3682:	4313      	orrs	r3, r2
    3684:	d100      	bne.n	3688 <__aeabi_dsub+0x584>
    3686:	e744      	b.n	3512 <__aeabi_dsub+0x40e>
    3688:	08c0      	lsrs	r0, r0, #3
    368a:	0767      	lsls	r7, r4, #29
    368c:	4307      	orrs	r7, r0
    368e:	2080      	movs	r0, #128	; 0x80
    3690:	08e4      	lsrs	r4, r4, #3
    3692:	0300      	lsls	r0, r0, #12
    3694:	4204      	tst	r4, r0
    3696:	d0e1      	beq.n	365c <__aeabi_dsub+0x558>
    3698:	08cb      	lsrs	r3, r1, #3
    369a:	4203      	tst	r3, r0
    369c:	d1de      	bne.n	365c <__aeabi_dsub+0x558>
    369e:	08d7      	lsrs	r7, r2, #3
    36a0:	0749      	lsls	r1, r1, #29
    36a2:	430f      	orrs	r7, r1
    36a4:	001c      	movs	r4, r3
    36a6:	e7d9      	b.n	365c <__aeabi_dsub+0x558>
    36a8:	2100      	movs	r1, #0
    36aa:	e771      	b.n	3590 <__aeabi_dsub+0x48c>
    36ac:	2500      	movs	r5, #0
    36ae:	2700      	movs	r7, #0
    36b0:	e5e9      	b.n	3286 <__aeabi_dsub+0x182>
    36b2:	002e      	movs	r6, r5
    36b4:	0027      	movs	r7, r4
    36b6:	3e20      	subs	r6, #32
    36b8:	40f7      	lsrs	r7, r6
    36ba:	2d20      	cmp	r5, #32
    36bc:	d02f      	beq.n	371e <__aeabi_dsub+0x61a>
    36be:	2640      	movs	r6, #64	; 0x40
    36c0:	1b75      	subs	r5, r6, r5
    36c2:	40ac      	lsls	r4, r5
    36c4:	4650      	mov	r0, sl
    36c6:	4320      	orrs	r0, r4
    36c8:	1e44      	subs	r4, r0, #1
    36ca:	41a0      	sbcs	r0, r4
    36cc:	2400      	movs	r4, #0
    36ce:	4338      	orrs	r0, r7
    36d0:	e6dc      	b.n	348c <__aeabi_dsub+0x388>
    36d2:	2480      	movs	r4, #128	; 0x80
    36d4:	2500      	movs	r5, #0
    36d6:	0324      	lsls	r4, r4, #12
    36d8:	4e13      	ldr	r6, [pc, #76]	; (3728 <__aeabi_dsub+0x624>)
    36da:	2700      	movs	r7, #0
    36dc:	e5d3      	b.n	3286 <__aeabi_dsub+0x182>
    36de:	4650      	mov	r0, sl
    36e0:	4320      	orrs	r0, r4
    36e2:	0007      	movs	r7, r0
    36e4:	1e78      	subs	r0, r7, #1
    36e6:	4187      	sbcs	r7, r0
    36e8:	2400      	movs	r4, #0
    36ea:	18bf      	adds	r7, r7, r2
    36ec:	e760      	b.n	35b0 <__aeabi_dsub+0x4ac>
    36ee:	000c      	movs	r4, r1
    36f0:	0017      	movs	r7, r2
    36f2:	e58d      	b.n	3210 <__aeabi_dsub+0x10c>
    36f4:	000c      	movs	r4, r1
    36f6:	0017      	movs	r7, r2
    36f8:	4e0b      	ldr	r6, [pc, #44]	; (3728 <__aeabi_dsub+0x624>)
    36fa:	e589      	b.n	3210 <__aeabi_dsub+0x10c>
    36fc:	001e      	movs	r6, r3
    36fe:	0027      	movs	r7, r4
    3700:	3e20      	subs	r6, #32
    3702:	40f7      	lsrs	r7, r6
    3704:	2b20      	cmp	r3, #32
    3706:	d00c      	beq.n	3722 <__aeabi_dsub+0x61e>
    3708:	2640      	movs	r6, #64	; 0x40
    370a:	1af3      	subs	r3, r6, r3
    370c:	409c      	lsls	r4, r3
    370e:	4650      	mov	r0, sl
    3710:	4320      	orrs	r0, r4
    3712:	1e44      	subs	r4, r0, #1
    3714:	41a0      	sbcs	r0, r4
    3716:	4307      	orrs	r7, r0
    3718:	2400      	movs	r4, #0
    371a:	18bf      	adds	r7, r7, r2
    371c:	e748      	b.n	35b0 <__aeabi_dsub+0x4ac>
    371e:	2400      	movs	r4, #0
    3720:	e7d0      	b.n	36c4 <__aeabi_dsub+0x5c0>
    3722:	2400      	movs	r4, #0
    3724:	e7f3      	b.n	370e <__aeabi_dsub+0x60a>
    3726:	46c0      	nop			; (mov r8, r8)
    3728:	000007ff 	.word	0x000007ff
    372c:	ff7fffff 	.word	0xff7fffff

00003730 <__aeabi_d2iz>:
    3730:	b530      	push	{r4, r5, lr}
    3732:	4d13      	ldr	r5, [pc, #76]	; (3780 <__aeabi_d2iz+0x50>)
    3734:	030a      	lsls	r2, r1, #12
    3736:	004b      	lsls	r3, r1, #1
    3738:	0b12      	lsrs	r2, r2, #12
    373a:	0d5b      	lsrs	r3, r3, #21
    373c:	0fc9      	lsrs	r1, r1, #31
    373e:	2400      	movs	r4, #0
    3740:	42ab      	cmp	r3, r5
    3742:	dd10      	ble.n	3766 <__aeabi_d2iz+0x36>
    3744:	4c0f      	ldr	r4, [pc, #60]	; (3784 <__aeabi_d2iz+0x54>)
    3746:	42a3      	cmp	r3, r4
    3748:	dc0f      	bgt.n	376a <__aeabi_d2iz+0x3a>
    374a:	2480      	movs	r4, #128	; 0x80
    374c:	4d0e      	ldr	r5, [pc, #56]	; (3788 <__aeabi_d2iz+0x58>)
    374e:	0364      	lsls	r4, r4, #13
    3750:	4322      	orrs	r2, r4
    3752:	1aed      	subs	r5, r5, r3
    3754:	2d1f      	cmp	r5, #31
    3756:	dd0b      	ble.n	3770 <__aeabi_d2iz+0x40>
    3758:	480c      	ldr	r0, [pc, #48]	; (378c <__aeabi_d2iz+0x5c>)
    375a:	1ac3      	subs	r3, r0, r3
    375c:	40da      	lsrs	r2, r3
    375e:	4254      	negs	r4, r2
    3760:	2900      	cmp	r1, #0
    3762:	d100      	bne.n	3766 <__aeabi_d2iz+0x36>
    3764:	0014      	movs	r4, r2
    3766:	0020      	movs	r0, r4
    3768:	bd30      	pop	{r4, r5, pc}
    376a:	4b09      	ldr	r3, [pc, #36]	; (3790 <__aeabi_d2iz+0x60>)
    376c:	18cc      	adds	r4, r1, r3
    376e:	e7fa      	b.n	3766 <__aeabi_d2iz+0x36>
    3770:	4c08      	ldr	r4, [pc, #32]	; (3794 <__aeabi_d2iz+0x64>)
    3772:	40e8      	lsrs	r0, r5
    3774:	46a4      	mov	ip, r4
    3776:	4463      	add	r3, ip
    3778:	409a      	lsls	r2, r3
    377a:	4302      	orrs	r2, r0
    377c:	e7ef      	b.n	375e <__aeabi_d2iz+0x2e>
    377e:	46c0      	nop			; (mov r8, r8)
    3780:	000003fe 	.word	0x000003fe
    3784:	0000041d 	.word	0x0000041d
    3788:	00000433 	.word	0x00000433
    378c:	00000413 	.word	0x00000413
    3790:	7fffffff 	.word	0x7fffffff
    3794:	fffffbed 	.word	0xfffffbed

00003798 <__aeabi_i2d>:
    3798:	b570      	push	{r4, r5, r6, lr}
    379a:	2800      	cmp	r0, #0
    379c:	d030      	beq.n	3800 <__aeabi_i2d+0x68>
    379e:	17c3      	asrs	r3, r0, #31
    37a0:	18c4      	adds	r4, r0, r3
    37a2:	405c      	eors	r4, r3
    37a4:	0fc5      	lsrs	r5, r0, #31
    37a6:	0020      	movs	r0, r4
    37a8:	f000 f93a 	bl	3a20 <__clzsi2>
    37ac:	4b17      	ldr	r3, [pc, #92]	; (380c <__aeabi_i2d+0x74>)
    37ae:	4a18      	ldr	r2, [pc, #96]	; (3810 <__aeabi_i2d+0x78>)
    37b0:	1a1b      	subs	r3, r3, r0
    37b2:	1ad2      	subs	r2, r2, r3
    37b4:	2a1f      	cmp	r2, #31
    37b6:	dd18      	ble.n	37ea <__aeabi_i2d+0x52>
    37b8:	4a16      	ldr	r2, [pc, #88]	; (3814 <__aeabi_i2d+0x7c>)
    37ba:	1ad2      	subs	r2, r2, r3
    37bc:	4094      	lsls	r4, r2
    37be:	2200      	movs	r2, #0
    37c0:	0324      	lsls	r4, r4, #12
    37c2:	055b      	lsls	r3, r3, #21
    37c4:	0b24      	lsrs	r4, r4, #12
    37c6:	0d5b      	lsrs	r3, r3, #21
    37c8:	2100      	movs	r1, #0
    37ca:	0010      	movs	r0, r2
    37cc:	0324      	lsls	r4, r4, #12
    37ce:	0d0a      	lsrs	r2, r1, #20
    37d0:	0b24      	lsrs	r4, r4, #12
    37d2:	0512      	lsls	r2, r2, #20
    37d4:	4322      	orrs	r2, r4
    37d6:	4c10      	ldr	r4, [pc, #64]	; (3818 <__aeabi_i2d+0x80>)
    37d8:	051b      	lsls	r3, r3, #20
    37da:	4022      	ands	r2, r4
    37dc:	4313      	orrs	r3, r2
    37de:	005b      	lsls	r3, r3, #1
    37e0:	07ed      	lsls	r5, r5, #31
    37e2:	085b      	lsrs	r3, r3, #1
    37e4:	432b      	orrs	r3, r5
    37e6:	0019      	movs	r1, r3
    37e8:	bd70      	pop	{r4, r5, r6, pc}
    37ea:	0021      	movs	r1, r4
    37ec:	4091      	lsls	r1, r2
    37ee:	000a      	movs	r2, r1
    37f0:	210b      	movs	r1, #11
    37f2:	1a08      	subs	r0, r1, r0
    37f4:	40c4      	lsrs	r4, r0
    37f6:	055b      	lsls	r3, r3, #21
    37f8:	0324      	lsls	r4, r4, #12
    37fa:	0b24      	lsrs	r4, r4, #12
    37fc:	0d5b      	lsrs	r3, r3, #21
    37fe:	e7e3      	b.n	37c8 <__aeabi_i2d+0x30>
    3800:	2500      	movs	r5, #0
    3802:	2300      	movs	r3, #0
    3804:	2400      	movs	r4, #0
    3806:	2200      	movs	r2, #0
    3808:	e7de      	b.n	37c8 <__aeabi_i2d+0x30>
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	0000041e 	.word	0x0000041e
    3810:	00000433 	.word	0x00000433
    3814:	00000413 	.word	0x00000413
    3818:	800fffff 	.word	0x800fffff

0000381c <__aeabi_ui2d>:
    381c:	b510      	push	{r4, lr}
    381e:	1e04      	subs	r4, r0, #0
    3820:	d028      	beq.n	3874 <__aeabi_ui2d+0x58>
    3822:	f000 f8fd 	bl	3a20 <__clzsi2>
    3826:	4b15      	ldr	r3, [pc, #84]	; (387c <__aeabi_ui2d+0x60>)
    3828:	4a15      	ldr	r2, [pc, #84]	; (3880 <__aeabi_ui2d+0x64>)
    382a:	1a1b      	subs	r3, r3, r0
    382c:	1ad2      	subs	r2, r2, r3
    382e:	2a1f      	cmp	r2, #31
    3830:	dd15      	ble.n	385e <__aeabi_ui2d+0x42>
    3832:	4a14      	ldr	r2, [pc, #80]	; (3884 <__aeabi_ui2d+0x68>)
    3834:	1ad2      	subs	r2, r2, r3
    3836:	4094      	lsls	r4, r2
    3838:	2200      	movs	r2, #0
    383a:	0324      	lsls	r4, r4, #12
    383c:	055b      	lsls	r3, r3, #21
    383e:	0b24      	lsrs	r4, r4, #12
    3840:	0d5b      	lsrs	r3, r3, #21
    3842:	2100      	movs	r1, #0
    3844:	0010      	movs	r0, r2
    3846:	0324      	lsls	r4, r4, #12
    3848:	0d0a      	lsrs	r2, r1, #20
    384a:	0b24      	lsrs	r4, r4, #12
    384c:	0512      	lsls	r2, r2, #20
    384e:	4322      	orrs	r2, r4
    3850:	4c0d      	ldr	r4, [pc, #52]	; (3888 <__aeabi_ui2d+0x6c>)
    3852:	051b      	lsls	r3, r3, #20
    3854:	4022      	ands	r2, r4
    3856:	4313      	orrs	r3, r2
    3858:	005b      	lsls	r3, r3, #1
    385a:	0859      	lsrs	r1, r3, #1
    385c:	bd10      	pop	{r4, pc}
    385e:	0021      	movs	r1, r4
    3860:	4091      	lsls	r1, r2
    3862:	000a      	movs	r2, r1
    3864:	210b      	movs	r1, #11
    3866:	1a08      	subs	r0, r1, r0
    3868:	40c4      	lsrs	r4, r0
    386a:	055b      	lsls	r3, r3, #21
    386c:	0324      	lsls	r4, r4, #12
    386e:	0b24      	lsrs	r4, r4, #12
    3870:	0d5b      	lsrs	r3, r3, #21
    3872:	e7e6      	b.n	3842 <__aeabi_ui2d+0x26>
    3874:	2300      	movs	r3, #0
    3876:	2400      	movs	r4, #0
    3878:	2200      	movs	r2, #0
    387a:	e7e2      	b.n	3842 <__aeabi_ui2d+0x26>
    387c:	0000041e 	.word	0x0000041e
    3880:	00000433 	.word	0x00000433
    3884:	00000413 	.word	0x00000413
    3888:	800fffff 	.word	0x800fffff

0000388c <__aeabi_f2d>:
    388c:	0041      	lsls	r1, r0, #1
    388e:	0e09      	lsrs	r1, r1, #24
    3890:	1c4b      	adds	r3, r1, #1
    3892:	b570      	push	{r4, r5, r6, lr}
    3894:	b2db      	uxtb	r3, r3
    3896:	0246      	lsls	r6, r0, #9
    3898:	0a75      	lsrs	r5, r6, #9
    389a:	0fc4      	lsrs	r4, r0, #31
    389c:	2b01      	cmp	r3, #1
    389e:	dd14      	ble.n	38ca <__aeabi_f2d+0x3e>
    38a0:	23e0      	movs	r3, #224	; 0xe0
    38a2:	009b      	lsls	r3, r3, #2
    38a4:	076d      	lsls	r5, r5, #29
    38a6:	0b36      	lsrs	r6, r6, #12
    38a8:	18cb      	adds	r3, r1, r3
    38aa:	2100      	movs	r1, #0
    38ac:	0d0a      	lsrs	r2, r1, #20
    38ae:	0028      	movs	r0, r5
    38b0:	0512      	lsls	r2, r2, #20
    38b2:	4d1c      	ldr	r5, [pc, #112]	; (3924 <__aeabi_f2d+0x98>)
    38b4:	4332      	orrs	r2, r6
    38b6:	055b      	lsls	r3, r3, #21
    38b8:	402a      	ands	r2, r5
    38ba:	085b      	lsrs	r3, r3, #1
    38bc:	4313      	orrs	r3, r2
    38be:	005b      	lsls	r3, r3, #1
    38c0:	07e4      	lsls	r4, r4, #31
    38c2:	085b      	lsrs	r3, r3, #1
    38c4:	4323      	orrs	r3, r4
    38c6:	0019      	movs	r1, r3
    38c8:	bd70      	pop	{r4, r5, r6, pc}
    38ca:	2900      	cmp	r1, #0
    38cc:	d114      	bne.n	38f8 <__aeabi_f2d+0x6c>
    38ce:	2d00      	cmp	r5, #0
    38d0:	d01e      	beq.n	3910 <__aeabi_f2d+0x84>
    38d2:	0028      	movs	r0, r5
    38d4:	f000 f8a4 	bl	3a20 <__clzsi2>
    38d8:	280a      	cmp	r0, #10
    38da:	dc1c      	bgt.n	3916 <__aeabi_f2d+0x8a>
    38dc:	230b      	movs	r3, #11
    38de:	002a      	movs	r2, r5
    38e0:	1a1b      	subs	r3, r3, r0
    38e2:	40da      	lsrs	r2, r3
    38e4:	0003      	movs	r3, r0
    38e6:	3315      	adds	r3, #21
    38e8:	409d      	lsls	r5, r3
    38ea:	4b0f      	ldr	r3, [pc, #60]	; (3928 <__aeabi_f2d+0x9c>)
    38ec:	0312      	lsls	r2, r2, #12
    38ee:	1a1b      	subs	r3, r3, r0
    38f0:	055b      	lsls	r3, r3, #21
    38f2:	0b16      	lsrs	r6, r2, #12
    38f4:	0d5b      	lsrs	r3, r3, #21
    38f6:	e7d8      	b.n	38aa <__aeabi_f2d+0x1e>
    38f8:	2d00      	cmp	r5, #0
    38fa:	d006      	beq.n	390a <__aeabi_f2d+0x7e>
    38fc:	0b32      	lsrs	r2, r6, #12
    38fe:	2680      	movs	r6, #128	; 0x80
    3900:	0336      	lsls	r6, r6, #12
    3902:	076d      	lsls	r5, r5, #29
    3904:	4316      	orrs	r6, r2
    3906:	4b09      	ldr	r3, [pc, #36]	; (392c <__aeabi_f2d+0xa0>)
    3908:	e7cf      	b.n	38aa <__aeabi_f2d+0x1e>
    390a:	4b08      	ldr	r3, [pc, #32]	; (392c <__aeabi_f2d+0xa0>)
    390c:	2600      	movs	r6, #0
    390e:	e7cc      	b.n	38aa <__aeabi_f2d+0x1e>
    3910:	2300      	movs	r3, #0
    3912:	2600      	movs	r6, #0
    3914:	e7c9      	b.n	38aa <__aeabi_f2d+0x1e>
    3916:	0003      	movs	r3, r0
    3918:	002a      	movs	r2, r5
    391a:	3b0b      	subs	r3, #11
    391c:	409a      	lsls	r2, r3
    391e:	2500      	movs	r5, #0
    3920:	e7e3      	b.n	38ea <__aeabi_f2d+0x5e>
    3922:	46c0      	nop			; (mov r8, r8)
    3924:	800fffff 	.word	0x800fffff
    3928:	00000389 	.word	0x00000389
    392c:	000007ff 	.word	0x000007ff

00003930 <__aeabi_cdrcmple>:
    3930:	4684      	mov	ip, r0
    3932:	1c10      	adds	r0, r2, #0
    3934:	4662      	mov	r2, ip
    3936:	468c      	mov	ip, r1
    3938:	1c19      	adds	r1, r3, #0
    393a:	4663      	mov	r3, ip
    393c:	e000      	b.n	3940 <__aeabi_cdcmpeq>
    393e:	46c0      	nop			; (mov r8, r8)

00003940 <__aeabi_cdcmpeq>:
    3940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    3942:	f000 f9d1 	bl	3ce8 <__ledf2>
    3946:	2800      	cmp	r0, #0
    3948:	d401      	bmi.n	394e <__aeabi_cdcmpeq+0xe>
    394a:	2100      	movs	r1, #0
    394c:	42c8      	cmn	r0, r1
    394e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00003950 <__aeabi_dcmpeq>:
    3950:	b510      	push	{r4, lr}
    3952:	f000 f92b 	bl	3bac <__eqdf2>
    3956:	4240      	negs	r0, r0
    3958:	3001      	adds	r0, #1
    395a:	bd10      	pop	{r4, pc}

0000395c <__aeabi_dcmplt>:
    395c:	b510      	push	{r4, lr}
    395e:	f000 f9c3 	bl	3ce8 <__ledf2>
    3962:	2800      	cmp	r0, #0
    3964:	db01      	blt.n	396a <__aeabi_dcmplt+0xe>
    3966:	2000      	movs	r0, #0
    3968:	bd10      	pop	{r4, pc}
    396a:	2001      	movs	r0, #1
    396c:	bd10      	pop	{r4, pc}
    396e:	46c0      	nop			; (mov r8, r8)

00003970 <__aeabi_dcmple>:
    3970:	b510      	push	{r4, lr}
    3972:	f000 f9b9 	bl	3ce8 <__ledf2>
    3976:	2800      	cmp	r0, #0
    3978:	dd01      	ble.n	397e <__aeabi_dcmple+0xe>
    397a:	2000      	movs	r0, #0
    397c:	bd10      	pop	{r4, pc}
    397e:	2001      	movs	r0, #1
    3980:	bd10      	pop	{r4, pc}
    3982:	46c0      	nop			; (mov r8, r8)

00003984 <__aeabi_dcmpgt>:
    3984:	b510      	push	{r4, lr}
    3986:	f000 f94b 	bl	3c20 <__gedf2>
    398a:	2800      	cmp	r0, #0
    398c:	dc01      	bgt.n	3992 <__aeabi_dcmpgt+0xe>
    398e:	2000      	movs	r0, #0
    3990:	bd10      	pop	{r4, pc}
    3992:	2001      	movs	r0, #1
    3994:	bd10      	pop	{r4, pc}
    3996:	46c0      	nop			; (mov r8, r8)

00003998 <__aeabi_dcmpge>:
    3998:	b510      	push	{r4, lr}
    399a:	f000 f941 	bl	3c20 <__gedf2>
    399e:	2800      	cmp	r0, #0
    39a0:	da01      	bge.n	39a6 <__aeabi_dcmpge+0xe>
    39a2:	2000      	movs	r0, #0
    39a4:	bd10      	pop	{r4, pc}
    39a6:	2001      	movs	r0, #1
    39a8:	bd10      	pop	{r4, pc}
    39aa:	46c0      	nop			; (mov r8, r8)

000039ac <__aeabi_cfrcmple>:
    39ac:	4684      	mov	ip, r0
    39ae:	1c08      	adds	r0, r1, #0
    39b0:	4661      	mov	r1, ip
    39b2:	e7ff      	b.n	39b4 <__aeabi_cfcmpeq>

000039b4 <__aeabi_cfcmpeq>:
    39b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    39b6:	f000 f8b7 	bl	3b28 <__lesf2>
    39ba:	2800      	cmp	r0, #0
    39bc:	d401      	bmi.n	39c2 <__aeabi_cfcmpeq+0xe>
    39be:	2100      	movs	r1, #0
    39c0:	42c8      	cmn	r0, r1
    39c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000039c4 <__aeabi_fcmpeq>:
    39c4:	b510      	push	{r4, lr}
    39c6:	f000 f849 	bl	3a5c <__eqsf2>
    39ca:	4240      	negs	r0, r0
    39cc:	3001      	adds	r0, #1
    39ce:	bd10      	pop	{r4, pc}

000039d0 <__aeabi_fcmplt>:
    39d0:	b510      	push	{r4, lr}
    39d2:	f000 f8a9 	bl	3b28 <__lesf2>
    39d6:	2800      	cmp	r0, #0
    39d8:	db01      	blt.n	39de <__aeabi_fcmplt+0xe>
    39da:	2000      	movs	r0, #0
    39dc:	bd10      	pop	{r4, pc}
    39de:	2001      	movs	r0, #1
    39e0:	bd10      	pop	{r4, pc}
    39e2:	46c0      	nop			; (mov r8, r8)

000039e4 <__aeabi_fcmple>:
    39e4:	b510      	push	{r4, lr}
    39e6:	f000 f89f 	bl	3b28 <__lesf2>
    39ea:	2800      	cmp	r0, #0
    39ec:	dd01      	ble.n	39f2 <__aeabi_fcmple+0xe>
    39ee:	2000      	movs	r0, #0
    39f0:	bd10      	pop	{r4, pc}
    39f2:	2001      	movs	r0, #1
    39f4:	bd10      	pop	{r4, pc}
    39f6:	46c0      	nop			; (mov r8, r8)

000039f8 <__aeabi_fcmpgt>:
    39f8:	b510      	push	{r4, lr}
    39fa:	f000 f855 	bl	3aa8 <__gesf2>
    39fe:	2800      	cmp	r0, #0
    3a00:	dc01      	bgt.n	3a06 <__aeabi_fcmpgt+0xe>
    3a02:	2000      	movs	r0, #0
    3a04:	bd10      	pop	{r4, pc}
    3a06:	2001      	movs	r0, #1
    3a08:	bd10      	pop	{r4, pc}
    3a0a:	46c0      	nop			; (mov r8, r8)

00003a0c <__aeabi_fcmpge>:
    3a0c:	b510      	push	{r4, lr}
    3a0e:	f000 f84b 	bl	3aa8 <__gesf2>
    3a12:	2800      	cmp	r0, #0
    3a14:	da01      	bge.n	3a1a <__aeabi_fcmpge+0xe>
    3a16:	2000      	movs	r0, #0
    3a18:	bd10      	pop	{r4, pc}
    3a1a:	2001      	movs	r0, #1
    3a1c:	bd10      	pop	{r4, pc}
    3a1e:	46c0      	nop			; (mov r8, r8)

00003a20 <__clzsi2>:
    3a20:	211c      	movs	r1, #28
    3a22:	2301      	movs	r3, #1
    3a24:	041b      	lsls	r3, r3, #16
    3a26:	4298      	cmp	r0, r3
    3a28:	d301      	bcc.n	3a2e <__clzsi2+0xe>
    3a2a:	0c00      	lsrs	r0, r0, #16
    3a2c:	3910      	subs	r1, #16
    3a2e:	0a1b      	lsrs	r3, r3, #8
    3a30:	4298      	cmp	r0, r3
    3a32:	d301      	bcc.n	3a38 <__clzsi2+0x18>
    3a34:	0a00      	lsrs	r0, r0, #8
    3a36:	3908      	subs	r1, #8
    3a38:	091b      	lsrs	r3, r3, #4
    3a3a:	4298      	cmp	r0, r3
    3a3c:	d301      	bcc.n	3a42 <__clzsi2+0x22>
    3a3e:	0900      	lsrs	r0, r0, #4
    3a40:	3904      	subs	r1, #4
    3a42:	a202      	add	r2, pc, #8	; (adr r2, 3a4c <__clzsi2+0x2c>)
    3a44:	5c10      	ldrb	r0, [r2, r0]
    3a46:	1840      	adds	r0, r0, r1
    3a48:	4770      	bx	lr
    3a4a:	46c0      	nop			; (mov r8, r8)
    3a4c:	02020304 	.word	0x02020304
    3a50:	01010101 	.word	0x01010101
	...

00003a5c <__eqsf2>:
    3a5c:	b570      	push	{r4, r5, r6, lr}
    3a5e:	0042      	lsls	r2, r0, #1
    3a60:	0245      	lsls	r5, r0, #9
    3a62:	024e      	lsls	r6, r1, #9
    3a64:	004c      	lsls	r4, r1, #1
    3a66:	0fc3      	lsrs	r3, r0, #31
    3a68:	0a6d      	lsrs	r5, r5, #9
    3a6a:	0e12      	lsrs	r2, r2, #24
    3a6c:	0a76      	lsrs	r6, r6, #9
    3a6e:	0e24      	lsrs	r4, r4, #24
    3a70:	0fc9      	lsrs	r1, r1, #31
    3a72:	2001      	movs	r0, #1
    3a74:	2aff      	cmp	r2, #255	; 0xff
    3a76:	d006      	beq.n	3a86 <__eqsf2+0x2a>
    3a78:	2cff      	cmp	r4, #255	; 0xff
    3a7a:	d003      	beq.n	3a84 <__eqsf2+0x28>
    3a7c:	42a2      	cmp	r2, r4
    3a7e:	d101      	bne.n	3a84 <__eqsf2+0x28>
    3a80:	42b5      	cmp	r5, r6
    3a82:	d006      	beq.n	3a92 <__eqsf2+0x36>
    3a84:	bd70      	pop	{r4, r5, r6, pc}
    3a86:	2d00      	cmp	r5, #0
    3a88:	d1fc      	bne.n	3a84 <__eqsf2+0x28>
    3a8a:	2cff      	cmp	r4, #255	; 0xff
    3a8c:	d1fa      	bne.n	3a84 <__eqsf2+0x28>
    3a8e:	2e00      	cmp	r6, #0
    3a90:	d1f8      	bne.n	3a84 <__eqsf2+0x28>
    3a92:	428b      	cmp	r3, r1
    3a94:	d006      	beq.n	3aa4 <__eqsf2+0x48>
    3a96:	2001      	movs	r0, #1
    3a98:	2a00      	cmp	r2, #0
    3a9a:	d1f3      	bne.n	3a84 <__eqsf2+0x28>
    3a9c:	0028      	movs	r0, r5
    3a9e:	1e45      	subs	r5, r0, #1
    3aa0:	41a8      	sbcs	r0, r5
    3aa2:	e7ef      	b.n	3a84 <__eqsf2+0x28>
    3aa4:	2000      	movs	r0, #0
    3aa6:	e7ed      	b.n	3a84 <__eqsf2+0x28>

00003aa8 <__gesf2>:
    3aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3aaa:	0042      	lsls	r2, r0, #1
    3aac:	0245      	lsls	r5, r0, #9
    3aae:	024c      	lsls	r4, r1, #9
    3ab0:	0fc3      	lsrs	r3, r0, #31
    3ab2:	0048      	lsls	r0, r1, #1
    3ab4:	0a6d      	lsrs	r5, r5, #9
    3ab6:	0e12      	lsrs	r2, r2, #24
    3ab8:	0a64      	lsrs	r4, r4, #9
    3aba:	0e00      	lsrs	r0, r0, #24
    3abc:	0fc9      	lsrs	r1, r1, #31
    3abe:	2aff      	cmp	r2, #255	; 0xff
    3ac0:	d01e      	beq.n	3b00 <__gesf2+0x58>
    3ac2:	28ff      	cmp	r0, #255	; 0xff
    3ac4:	d021      	beq.n	3b0a <__gesf2+0x62>
    3ac6:	2a00      	cmp	r2, #0
    3ac8:	d10a      	bne.n	3ae0 <__gesf2+0x38>
    3aca:	426e      	negs	r6, r5
    3acc:	416e      	adcs	r6, r5
    3ace:	b2f6      	uxtb	r6, r6
    3ad0:	2800      	cmp	r0, #0
    3ad2:	d10f      	bne.n	3af4 <__gesf2+0x4c>
    3ad4:	2c00      	cmp	r4, #0
    3ad6:	d10d      	bne.n	3af4 <__gesf2+0x4c>
    3ad8:	2000      	movs	r0, #0
    3ada:	2d00      	cmp	r5, #0
    3adc:	d009      	beq.n	3af2 <__gesf2+0x4a>
    3ade:	e005      	b.n	3aec <__gesf2+0x44>
    3ae0:	2800      	cmp	r0, #0
    3ae2:	d101      	bne.n	3ae8 <__gesf2+0x40>
    3ae4:	2c00      	cmp	r4, #0
    3ae6:	d001      	beq.n	3aec <__gesf2+0x44>
    3ae8:	428b      	cmp	r3, r1
    3aea:	d011      	beq.n	3b10 <__gesf2+0x68>
    3aec:	2101      	movs	r1, #1
    3aee:	4258      	negs	r0, r3
    3af0:	4308      	orrs	r0, r1
    3af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3af4:	2e00      	cmp	r6, #0
    3af6:	d0f7      	beq.n	3ae8 <__gesf2+0x40>
    3af8:	2001      	movs	r0, #1
    3afa:	3901      	subs	r1, #1
    3afc:	4308      	orrs	r0, r1
    3afe:	e7f8      	b.n	3af2 <__gesf2+0x4a>
    3b00:	2d00      	cmp	r5, #0
    3b02:	d0de      	beq.n	3ac2 <__gesf2+0x1a>
    3b04:	2002      	movs	r0, #2
    3b06:	4240      	negs	r0, r0
    3b08:	e7f3      	b.n	3af2 <__gesf2+0x4a>
    3b0a:	2c00      	cmp	r4, #0
    3b0c:	d0db      	beq.n	3ac6 <__gesf2+0x1e>
    3b0e:	e7f9      	b.n	3b04 <__gesf2+0x5c>
    3b10:	4282      	cmp	r2, r0
    3b12:	dceb      	bgt.n	3aec <__gesf2+0x44>
    3b14:	db04      	blt.n	3b20 <__gesf2+0x78>
    3b16:	42a5      	cmp	r5, r4
    3b18:	d8e8      	bhi.n	3aec <__gesf2+0x44>
    3b1a:	2000      	movs	r0, #0
    3b1c:	42a5      	cmp	r5, r4
    3b1e:	d2e8      	bcs.n	3af2 <__gesf2+0x4a>
    3b20:	2101      	movs	r1, #1
    3b22:	1e58      	subs	r0, r3, #1
    3b24:	4308      	orrs	r0, r1
    3b26:	e7e4      	b.n	3af2 <__gesf2+0x4a>

00003b28 <__lesf2>:
    3b28:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b2a:	0042      	lsls	r2, r0, #1
    3b2c:	024d      	lsls	r5, r1, #9
    3b2e:	004c      	lsls	r4, r1, #1
    3b30:	0246      	lsls	r6, r0, #9
    3b32:	0a76      	lsrs	r6, r6, #9
    3b34:	0e12      	lsrs	r2, r2, #24
    3b36:	0fc3      	lsrs	r3, r0, #31
    3b38:	0a6d      	lsrs	r5, r5, #9
    3b3a:	0e24      	lsrs	r4, r4, #24
    3b3c:	0fc9      	lsrs	r1, r1, #31
    3b3e:	2aff      	cmp	r2, #255	; 0xff
    3b40:	d016      	beq.n	3b70 <__lesf2+0x48>
    3b42:	2cff      	cmp	r4, #255	; 0xff
    3b44:	d018      	beq.n	3b78 <__lesf2+0x50>
    3b46:	2a00      	cmp	r2, #0
    3b48:	d10a      	bne.n	3b60 <__lesf2+0x38>
    3b4a:	4270      	negs	r0, r6
    3b4c:	4170      	adcs	r0, r6
    3b4e:	b2c0      	uxtb	r0, r0
    3b50:	2c00      	cmp	r4, #0
    3b52:	d015      	beq.n	3b80 <__lesf2+0x58>
    3b54:	2800      	cmp	r0, #0
    3b56:	d005      	beq.n	3b64 <__lesf2+0x3c>
    3b58:	2001      	movs	r0, #1
    3b5a:	3901      	subs	r1, #1
    3b5c:	4308      	orrs	r0, r1
    3b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b60:	2c00      	cmp	r4, #0
    3b62:	d013      	beq.n	3b8c <__lesf2+0x64>
    3b64:	4299      	cmp	r1, r3
    3b66:	d014      	beq.n	3b92 <__lesf2+0x6a>
    3b68:	2001      	movs	r0, #1
    3b6a:	425b      	negs	r3, r3
    3b6c:	4318      	orrs	r0, r3
    3b6e:	e7f6      	b.n	3b5e <__lesf2+0x36>
    3b70:	2002      	movs	r0, #2
    3b72:	2e00      	cmp	r6, #0
    3b74:	d1f3      	bne.n	3b5e <__lesf2+0x36>
    3b76:	e7e4      	b.n	3b42 <__lesf2+0x1a>
    3b78:	2002      	movs	r0, #2
    3b7a:	2d00      	cmp	r5, #0
    3b7c:	d1ef      	bne.n	3b5e <__lesf2+0x36>
    3b7e:	e7e2      	b.n	3b46 <__lesf2+0x1e>
    3b80:	2d00      	cmp	r5, #0
    3b82:	d1e7      	bne.n	3b54 <__lesf2+0x2c>
    3b84:	2000      	movs	r0, #0
    3b86:	2e00      	cmp	r6, #0
    3b88:	d0e9      	beq.n	3b5e <__lesf2+0x36>
    3b8a:	e7ed      	b.n	3b68 <__lesf2+0x40>
    3b8c:	2d00      	cmp	r5, #0
    3b8e:	d1e9      	bne.n	3b64 <__lesf2+0x3c>
    3b90:	e7ea      	b.n	3b68 <__lesf2+0x40>
    3b92:	42a2      	cmp	r2, r4
    3b94:	dc06      	bgt.n	3ba4 <__lesf2+0x7c>
    3b96:	dbdf      	blt.n	3b58 <__lesf2+0x30>
    3b98:	42ae      	cmp	r6, r5
    3b9a:	d803      	bhi.n	3ba4 <__lesf2+0x7c>
    3b9c:	2000      	movs	r0, #0
    3b9e:	42ae      	cmp	r6, r5
    3ba0:	d3da      	bcc.n	3b58 <__lesf2+0x30>
    3ba2:	e7dc      	b.n	3b5e <__lesf2+0x36>
    3ba4:	2001      	movs	r0, #1
    3ba6:	4249      	negs	r1, r1
    3ba8:	4308      	orrs	r0, r1
    3baa:	e7d8      	b.n	3b5e <__lesf2+0x36>

00003bac <__eqdf2>:
    3bac:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bae:	464f      	mov	r7, r9
    3bb0:	4646      	mov	r6, r8
    3bb2:	46d6      	mov	lr, sl
    3bb4:	005c      	lsls	r4, r3, #1
    3bb6:	b5c0      	push	{r6, r7, lr}
    3bb8:	031f      	lsls	r7, r3, #12
    3bba:	0fdb      	lsrs	r3, r3, #31
    3bbc:	469a      	mov	sl, r3
    3bbe:	4b17      	ldr	r3, [pc, #92]	; (3c1c <__eqdf2+0x70>)
    3bc0:	030e      	lsls	r6, r1, #12
    3bc2:	004d      	lsls	r5, r1, #1
    3bc4:	4684      	mov	ip, r0
    3bc6:	4680      	mov	r8, r0
    3bc8:	0b36      	lsrs	r6, r6, #12
    3bca:	0d6d      	lsrs	r5, r5, #21
    3bcc:	0fc9      	lsrs	r1, r1, #31
    3bce:	4691      	mov	r9, r2
    3bd0:	0b3f      	lsrs	r7, r7, #12
    3bd2:	0d64      	lsrs	r4, r4, #21
    3bd4:	2001      	movs	r0, #1
    3bd6:	429d      	cmp	r5, r3
    3bd8:	d008      	beq.n	3bec <__eqdf2+0x40>
    3bda:	429c      	cmp	r4, r3
    3bdc:	d001      	beq.n	3be2 <__eqdf2+0x36>
    3bde:	42a5      	cmp	r5, r4
    3be0:	d00b      	beq.n	3bfa <__eqdf2+0x4e>
    3be2:	bc1c      	pop	{r2, r3, r4}
    3be4:	4690      	mov	r8, r2
    3be6:	4699      	mov	r9, r3
    3be8:	46a2      	mov	sl, r4
    3bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bec:	4663      	mov	r3, ip
    3bee:	4333      	orrs	r3, r6
    3bf0:	d1f7      	bne.n	3be2 <__eqdf2+0x36>
    3bf2:	42ac      	cmp	r4, r5
    3bf4:	d1f5      	bne.n	3be2 <__eqdf2+0x36>
    3bf6:	433a      	orrs	r2, r7
    3bf8:	d1f3      	bne.n	3be2 <__eqdf2+0x36>
    3bfa:	2001      	movs	r0, #1
    3bfc:	42be      	cmp	r6, r7
    3bfe:	d1f0      	bne.n	3be2 <__eqdf2+0x36>
    3c00:	45c8      	cmp	r8, r9
    3c02:	d1ee      	bne.n	3be2 <__eqdf2+0x36>
    3c04:	4551      	cmp	r1, sl
    3c06:	d007      	beq.n	3c18 <__eqdf2+0x6c>
    3c08:	2d00      	cmp	r5, #0
    3c0a:	d1ea      	bne.n	3be2 <__eqdf2+0x36>
    3c0c:	4663      	mov	r3, ip
    3c0e:	431e      	orrs	r6, r3
    3c10:	0030      	movs	r0, r6
    3c12:	1e46      	subs	r6, r0, #1
    3c14:	41b0      	sbcs	r0, r6
    3c16:	e7e4      	b.n	3be2 <__eqdf2+0x36>
    3c18:	2000      	movs	r0, #0
    3c1a:	e7e2      	b.n	3be2 <__eqdf2+0x36>
    3c1c:	000007ff 	.word	0x000007ff

00003c20 <__gedf2>:
    3c20:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c22:	4645      	mov	r5, r8
    3c24:	46de      	mov	lr, fp
    3c26:	4657      	mov	r7, sl
    3c28:	464e      	mov	r6, r9
    3c2a:	b5e0      	push	{r5, r6, r7, lr}
    3c2c:	031f      	lsls	r7, r3, #12
    3c2e:	0b3d      	lsrs	r5, r7, #12
    3c30:	4f2c      	ldr	r7, [pc, #176]	; (3ce4 <__gedf2+0xc4>)
    3c32:	030e      	lsls	r6, r1, #12
    3c34:	004c      	lsls	r4, r1, #1
    3c36:	46ab      	mov	fp, r5
    3c38:	005d      	lsls	r5, r3, #1
    3c3a:	4684      	mov	ip, r0
    3c3c:	0b36      	lsrs	r6, r6, #12
    3c3e:	0d64      	lsrs	r4, r4, #21
    3c40:	0fc9      	lsrs	r1, r1, #31
    3c42:	4690      	mov	r8, r2
    3c44:	0d6d      	lsrs	r5, r5, #21
    3c46:	0fdb      	lsrs	r3, r3, #31
    3c48:	42bc      	cmp	r4, r7
    3c4a:	d02a      	beq.n	3ca2 <__gedf2+0x82>
    3c4c:	4f25      	ldr	r7, [pc, #148]	; (3ce4 <__gedf2+0xc4>)
    3c4e:	42bd      	cmp	r5, r7
    3c50:	d02d      	beq.n	3cae <__gedf2+0x8e>
    3c52:	2c00      	cmp	r4, #0
    3c54:	d10f      	bne.n	3c76 <__gedf2+0x56>
    3c56:	4330      	orrs	r0, r6
    3c58:	0007      	movs	r7, r0
    3c5a:	4681      	mov	r9, r0
    3c5c:	4278      	negs	r0, r7
    3c5e:	4178      	adcs	r0, r7
    3c60:	b2c0      	uxtb	r0, r0
    3c62:	2d00      	cmp	r5, #0
    3c64:	d117      	bne.n	3c96 <__gedf2+0x76>
    3c66:	465f      	mov	r7, fp
    3c68:	433a      	orrs	r2, r7
    3c6a:	d114      	bne.n	3c96 <__gedf2+0x76>
    3c6c:	464b      	mov	r3, r9
    3c6e:	2000      	movs	r0, #0
    3c70:	2b00      	cmp	r3, #0
    3c72:	d00a      	beq.n	3c8a <__gedf2+0x6a>
    3c74:	e006      	b.n	3c84 <__gedf2+0x64>
    3c76:	2d00      	cmp	r5, #0
    3c78:	d102      	bne.n	3c80 <__gedf2+0x60>
    3c7a:	4658      	mov	r0, fp
    3c7c:	4302      	orrs	r2, r0
    3c7e:	d001      	beq.n	3c84 <__gedf2+0x64>
    3c80:	4299      	cmp	r1, r3
    3c82:	d018      	beq.n	3cb6 <__gedf2+0x96>
    3c84:	4248      	negs	r0, r1
    3c86:	2101      	movs	r1, #1
    3c88:	4308      	orrs	r0, r1
    3c8a:	bc3c      	pop	{r2, r3, r4, r5}
    3c8c:	4690      	mov	r8, r2
    3c8e:	4699      	mov	r9, r3
    3c90:	46a2      	mov	sl, r4
    3c92:	46ab      	mov	fp, r5
    3c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c96:	2800      	cmp	r0, #0
    3c98:	d0f2      	beq.n	3c80 <__gedf2+0x60>
    3c9a:	2001      	movs	r0, #1
    3c9c:	3b01      	subs	r3, #1
    3c9e:	4318      	orrs	r0, r3
    3ca0:	e7f3      	b.n	3c8a <__gedf2+0x6a>
    3ca2:	0037      	movs	r7, r6
    3ca4:	4307      	orrs	r7, r0
    3ca6:	d0d1      	beq.n	3c4c <__gedf2+0x2c>
    3ca8:	2002      	movs	r0, #2
    3caa:	4240      	negs	r0, r0
    3cac:	e7ed      	b.n	3c8a <__gedf2+0x6a>
    3cae:	465f      	mov	r7, fp
    3cb0:	4317      	orrs	r7, r2
    3cb2:	d0ce      	beq.n	3c52 <__gedf2+0x32>
    3cb4:	e7f8      	b.n	3ca8 <__gedf2+0x88>
    3cb6:	42ac      	cmp	r4, r5
    3cb8:	dce4      	bgt.n	3c84 <__gedf2+0x64>
    3cba:	da03      	bge.n	3cc4 <__gedf2+0xa4>
    3cbc:	1e48      	subs	r0, r1, #1
    3cbe:	2101      	movs	r1, #1
    3cc0:	4308      	orrs	r0, r1
    3cc2:	e7e2      	b.n	3c8a <__gedf2+0x6a>
    3cc4:	455e      	cmp	r6, fp
    3cc6:	d8dd      	bhi.n	3c84 <__gedf2+0x64>
    3cc8:	d006      	beq.n	3cd8 <__gedf2+0xb8>
    3cca:	2000      	movs	r0, #0
    3ccc:	455e      	cmp	r6, fp
    3cce:	d2dc      	bcs.n	3c8a <__gedf2+0x6a>
    3cd0:	2301      	movs	r3, #1
    3cd2:	1e48      	subs	r0, r1, #1
    3cd4:	4318      	orrs	r0, r3
    3cd6:	e7d8      	b.n	3c8a <__gedf2+0x6a>
    3cd8:	45c4      	cmp	ip, r8
    3cda:	d8d3      	bhi.n	3c84 <__gedf2+0x64>
    3cdc:	2000      	movs	r0, #0
    3cde:	45c4      	cmp	ip, r8
    3ce0:	d3f6      	bcc.n	3cd0 <__gedf2+0xb0>
    3ce2:	e7d2      	b.n	3c8a <__gedf2+0x6a>
    3ce4:	000007ff 	.word	0x000007ff

00003ce8 <__ledf2>:
    3ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cea:	464e      	mov	r6, r9
    3cec:	4645      	mov	r5, r8
    3cee:	46de      	mov	lr, fp
    3cf0:	4657      	mov	r7, sl
    3cf2:	005c      	lsls	r4, r3, #1
    3cf4:	b5e0      	push	{r5, r6, r7, lr}
    3cf6:	031f      	lsls	r7, r3, #12
    3cf8:	0fdb      	lsrs	r3, r3, #31
    3cfa:	4699      	mov	r9, r3
    3cfc:	4b2a      	ldr	r3, [pc, #168]	; (3da8 <__ledf2+0xc0>)
    3cfe:	030e      	lsls	r6, r1, #12
    3d00:	004d      	lsls	r5, r1, #1
    3d02:	0fc9      	lsrs	r1, r1, #31
    3d04:	4684      	mov	ip, r0
    3d06:	0b36      	lsrs	r6, r6, #12
    3d08:	0d6d      	lsrs	r5, r5, #21
    3d0a:	468b      	mov	fp, r1
    3d0c:	4690      	mov	r8, r2
    3d0e:	0b3f      	lsrs	r7, r7, #12
    3d10:	0d64      	lsrs	r4, r4, #21
    3d12:	429d      	cmp	r5, r3
    3d14:	d020      	beq.n	3d58 <__ledf2+0x70>
    3d16:	4b24      	ldr	r3, [pc, #144]	; (3da8 <__ledf2+0xc0>)
    3d18:	429c      	cmp	r4, r3
    3d1a:	d022      	beq.n	3d62 <__ledf2+0x7a>
    3d1c:	2d00      	cmp	r5, #0
    3d1e:	d112      	bne.n	3d46 <__ledf2+0x5e>
    3d20:	4330      	orrs	r0, r6
    3d22:	4243      	negs	r3, r0
    3d24:	4143      	adcs	r3, r0
    3d26:	b2db      	uxtb	r3, r3
    3d28:	2c00      	cmp	r4, #0
    3d2a:	d01f      	beq.n	3d6c <__ledf2+0x84>
    3d2c:	2b00      	cmp	r3, #0
    3d2e:	d00c      	beq.n	3d4a <__ledf2+0x62>
    3d30:	464b      	mov	r3, r9
    3d32:	2001      	movs	r0, #1
    3d34:	3b01      	subs	r3, #1
    3d36:	4303      	orrs	r3, r0
    3d38:	0018      	movs	r0, r3
    3d3a:	bc3c      	pop	{r2, r3, r4, r5}
    3d3c:	4690      	mov	r8, r2
    3d3e:	4699      	mov	r9, r3
    3d40:	46a2      	mov	sl, r4
    3d42:	46ab      	mov	fp, r5
    3d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d46:	2c00      	cmp	r4, #0
    3d48:	d016      	beq.n	3d78 <__ledf2+0x90>
    3d4a:	45cb      	cmp	fp, r9
    3d4c:	d017      	beq.n	3d7e <__ledf2+0x96>
    3d4e:	465b      	mov	r3, fp
    3d50:	4259      	negs	r1, r3
    3d52:	2301      	movs	r3, #1
    3d54:	430b      	orrs	r3, r1
    3d56:	e7ef      	b.n	3d38 <__ledf2+0x50>
    3d58:	0031      	movs	r1, r6
    3d5a:	2302      	movs	r3, #2
    3d5c:	4301      	orrs	r1, r0
    3d5e:	d1eb      	bne.n	3d38 <__ledf2+0x50>
    3d60:	e7d9      	b.n	3d16 <__ledf2+0x2e>
    3d62:	0039      	movs	r1, r7
    3d64:	2302      	movs	r3, #2
    3d66:	4311      	orrs	r1, r2
    3d68:	d1e6      	bne.n	3d38 <__ledf2+0x50>
    3d6a:	e7d7      	b.n	3d1c <__ledf2+0x34>
    3d6c:	433a      	orrs	r2, r7
    3d6e:	d1dd      	bne.n	3d2c <__ledf2+0x44>
    3d70:	2300      	movs	r3, #0
    3d72:	2800      	cmp	r0, #0
    3d74:	d0e0      	beq.n	3d38 <__ledf2+0x50>
    3d76:	e7ea      	b.n	3d4e <__ledf2+0x66>
    3d78:	433a      	orrs	r2, r7
    3d7a:	d1e6      	bne.n	3d4a <__ledf2+0x62>
    3d7c:	e7e7      	b.n	3d4e <__ledf2+0x66>
    3d7e:	42a5      	cmp	r5, r4
    3d80:	dce5      	bgt.n	3d4e <__ledf2+0x66>
    3d82:	db05      	blt.n	3d90 <__ledf2+0xa8>
    3d84:	42be      	cmp	r6, r7
    3d86:	d8e2      	bhi.n	3d4e <__ledf2+0x66>
    3d88:	d007      	beq.n	3d9a <__ledf2+0xb2>
    3d8a:	2300      	movs	r3, #0
    3d8c:	42be      	cmp	r6, r7
    3d8e:	d2d3      	bcs.n	3d38 <__ledf2+0x50>
    3d90:	4659      	mov	r1, fp
    3d92:	2301      	movs	r3, #1
    3d94:	3901      	subs	r1, #1
    3d96:	430b      	orrs	r3, r1
    3d98:	e7ce      	b.n	3d38 <__ledf2+0x50>
    3d9a:	45c4      	cmp	ip, r8
    3d9c:	d8d7      	bhi.n	3d4e <__ledf2+0x66>
    3d9e:	2300      	movs	r3, #0
    3da0:	45c4      	cmp	ip, r8
    3da2:	d3f5      	bcc.n	3d90 <__ledf2+0xa8>
    3da4:	e7c8      	b.n	3d38 <__ledf2+0x50>
    3da6:	46c0      	nop			; (mov r8, r8)
    3da8:	000007ff 	.word	0x000007ff

00003dac <gcvt>:
    3dac:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dae:	001c      	movs	r4, r3
    3db0:	b085      	sub	sp, #20
    3db2:	2300      	movs	r3, #0
    3db4:	0015      	movs	r5, r2
    3db6:	2200      	movs	r2, #0
    3db8:	0006      	movs	r6, r0
    3dba:	000f      	movs	r7, r1
    3dbc:	f7ff fdce 	bl	395c <__aeabi_dcmplt>
    3dc0:	0023      	movs	r3, r4
    3dc2:	2800      	cmp	r0, #0
    3dc4:	d003      	beq.n	3dce <gcvt+0x22>
    3dc6:	232d      	movs	r3, #45	; 0x2d
    3dc8:	3d01      	subs	r5, #1
    3dca:	7023      	strb	r3, [r4, #0]
    3dcc:	1c63      	adds	r3, r4, #1
    3dce:	2200      	movs	r2, #0
    3dd0:	4908      	ldr	r1, [pc, #32]	; (3df4 <gcvt+0x48>)
    3dd2:	9203      	str	r2, [sp, #12]
    3dd4:	3267      	adds	r2, #103	; 0x67
    3dd6:	9202      	str	r2, [sp, #8]
    3dd8:	9301      	str	r3, [sp, #4]
    3dda:	9500      	str	r5, [sp, #0]
    3ddc:	003b      	movs	r3, r7
    3dde:	0032      	movs	r2, r6
    3de0:	6808      	ldr	r0, [r1, #0]
    3de2:	f000 f8bf 	bl	3f64 <_gcvt>
    3de6:	1e43      	subs	r3, r0, #1
    3de8:	4198      	sbcs	r0, r3
    3dea:	4240      	negs	r0, r0
    3dec:	4004      	ands	r4, r0
    3dee:	0020      	movs	r0, r4
    3df0:	b005      	add	sp, #20
    3df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3df4:	20000100 	.word	0x20000100

00003df8 <__libc_init_array>:
    3df8:	b570      	push	{r4, r5, r6, lr}
    3dfa:	2600      	movs	r6, #0
    3dfc:	4d0c      	ldr	r5, [pc, #48]	; (3e30 <__libc_init_array+0x38>)
    3dfe:	4c0d      	ldr	r4, [pc, #52]	; (3e34 <__libc_init_array+0x3c>)
    3e00:	1b64      	subs	r4, r4, r5
    3e02:	10a4      	asrs	r4, r4, #2
    3e04:	42a6      	cmp	r6, r4
    3e06:	d109      	bne.n	3e1c <__libc_init_array+0x24>
    3e08:	2600      	movs	r6, #0
    3e0a:	f002 f883 	bl	5f14 <_init>
    3e0e:	4d0a      	ldr	r5, [pc, #40]	; (3e38 <__libc_init_array+0x40>)
    3e10:	4c0a      	ldr	r4, [pc, #40]	; (3e3c <__libc_init_array+0x44>)
    3e12:	1b64      	subs	r4, r4, r5
    3e14:	10a4      	asrs	r4, r4, #2
    3e16:	42a6      	cmp	r6, r4
    3e18:	d105      	bne.n	3e26 <__libc_init_array+0x2e>
    3e1a:	bd70      	pop	{r4, r5, r6, pc}
    3e1c:	00b3      	lsls	r3, r6, #2
    3e1e:	58eb      	ldr	r3, [r5, r3]
    3e20:	4798      	blx	r3
    3e22:	3601      	adds	r6, #1
    3e24:	e7ee      	b.n	3e04 <__libc_init_array+0xc>
    3e26:	00b3      	lsls	r3, r6, #2
    3e28:	58eb      	ldr	r3, [r5, r3]
    3e2a:	4798      	blx	r3
    3e2c:	3601      	adds	r6, #1
    3e2e:	e7f2      	b.n	3e16 <__libc_init_array+0x1e>
    3e30:	00005f20 	.word	0x00005f20
    3e34:	00005f20 	.word	0x00005f20
    3e38:	00005f20 	.word	0x00005f20
    3e3c:	00005f24 	.word	0x00005f24

00003e40 <memcpy>:
    3e40:	2300      	movs	r3, #0
    3e42:	b510      	push	{r4, lr}
    3e44:	429a      	cmp	r2, r3
    3e46:	d100      	bne.n	3e4a <memcpy+0xa>
    3e48:	bd10      	pop	{r4, pc}
    3e4a:	5ccc      	ldrb	r4, [r1, r3]
    3e4c:	54c4      	strb	r4, [r0, r3]
    3e4e:	3301      	adds	r3, #1
    3e50:	e7f8      	b.n	3e44 <memcpy+0x4>

00003e52 <memset>:
    3e52:	0003      	movs	r3, r0
    3e54:	1882      	adds	r2, r0, r2
    3e56:	4293      	cmp	r3, r2
    3e58:	d100      	bne.n	3e5c <memset+0xa>
    3e5a:	4770      	bx	lr
    3e5c:	7019      	strb	r1, [r3, #0]
    3e5e:	3301      	adds	r3, #1
    3e60:	e7f9      	b.n	3e56 <memset+0x4>

00003e62 <strlen>:
    3e62:	2300      	movs	r3, #0
    3e64:	5cc2      	ldrb	r2, [r0, r3]
    3e66:	3301      	adds	r3, #1
    3e68:	2a00      	cmp	r2, #0
    3e6a:	d1fb      	bne.n	3e64 <strlen+0x2>
    3e6c:	1e58      	subs	r0, r3, #1
    3e6e:	4770      	bx	lr

00003e70 <print_e>:
    3e70:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e72:	b08b      	sub	sp, #44	; 0x2c
    3e74:	000e      	movs	r6, r1
    3e76:	a910      	add	r1, sp, #64	; 0x40
    3e78:	c910      	ldmia	r1!, {r4}
    3e7a:	780d      	ldrb	r5, [r1, #0]
    3e7c:	a908      	add	r1, sp, #32
    3e7e:	9104      	str	r1, [sp, #16]
    3e80:	a907      	add	r1, sp, #28
    3e82:	9103      	str	r1, [sp, #12]
    3e84:	a909      	add	r1, sp, #36	; 0x24
    3e86:	9102      	str	r1, [sp, #8]
    3e88:	1c61      	adds	r1, r4, #1
    3e8a:	9101      	str	r1, [sp, #4]
    3e8c:	2102      	movs	r1, #2
    3e8e:	9100      	str	r1, [sp, #0]
    3e90:	f000 fd3c 	bl	490c <_dtoa_r>
    3e94:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3e96:	4b32      	ldr	r3, [pc, #200]	; (3f60 <print_e+0xf0>)
    3e98:	429f      	cmp	r7, r3
    3e9a:	d105      	bne.n	3ea8 <print_e+0x38>
    3e9c:	0001      	movs	r1, r0
    3e9e:	0030      	movs	r0, r6
    3ea0:	f000 fca8 	bl	47f4 <strcpy>
    3ea4:	b00b      	add	sp, #44	; 0x2c
    3ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ea8:	7803      	ldrb	r3, [r0, #0]
    3eaa:	9a12      	ldr	r2, [sp, #72]	; 0x48
    3eac:	1c41      	adds	r1, r0, #1
    3eae:	7033      	strb	r3, [r6, #0]
    3eb0:	4322      	orrs	r2, r4
    3eb2:	d109      	bne.n	3ec8 <print_e+0x58>
    3eb4:	0014      	movs	r4, r2
    3eb6:	1c73      	adds	r3, r6, #1
    3eb8:	7808      	ldrb	r0, [r1, #0]
    3eba:	001a      	movs	r2, r3
    3ebc:	2800      	cmp	r0, #0
    3ebe:	d107      	bne.n	3ed0 <print_e+0x60>
    3ec0:	2d67      	cmp	r5, #103	; 0x67
    3ec2:	d10c      	bne.n	3ede <print_e+0x6e>
    3ec4:	2565      	movs	r5, #101	; 0x65
    3ec6:	e014      	b.n	3ef2 <print_e+0x82>
    3ec8:	222e      	movs	r2, #46	; 0x2e
    3eca:	1cb3      	adds	r3, r6, #2
    3ecc:	7072      	strb	r2, [r6, #1]
    3ece:	e7f3      	b.n	3eb8 <print_e+0x48>
    3ed0:	2c00      	cmp	r4, #0
    3ed2:	ddf5      	ble.n	3ec0 <print_e+0x50>
    3ed4:	7018      	strb	r0, [r3, #0]
    3ed6:	3101      	adds	r1, #1
    3ed8:	3c01      	subs	r4, #1
    3eda:	3301      	adds	r3, #1
    3edc:	e7ec      	b.n	3eb8 <print_e+0x48>
    3ede:	2d47      	cmp	r5, #71	; 0x47
    3ee0:	d039      	beq.n	3f56 <print_e+0xe6>
    3ee2:	0021      	movs	r1, r4
    3ee4:	2030      	movs	r0, #48	; 0x30
    3ee6:	2900      	cmp	r1, #0
    3ee8:	dc31      	bgt.n	3f4e <print_e+0xde>
    3eea:	43e3      	mvns	r3, r4
    3eec:	17db      	asrs	r3, r3, #31
    3eee:	401c      	ands	r4, r3
    3ef0:	1912      	adds	r2, r2, r4
    3ef2:	7015      	strb	r5, [r2, #0]
    3ef4:	1e7b      	subs	r3, r7, #1
    3ef6:	1c95      	adds	r5, r2, #2
    3ef8:	9309      	str	r3, [sp, #36]	; 0x24
    3efa:	002c      	movs	r4, r5
    3efc:	2b00      	cmp	r3, #0
    3efe:	da2c      	bge.n	3f5a <print_e+0xea>
    3f00:	232d      	movs	r3, #45	; 0x2d
    3f02:	7053      	strb	r3, [r2, #1]
    3f04:	3b2c      	subs	r3, #44	; 0x2c
    3f06:	1bdf      	subs	r7, r3, r7
    3f08:	9709      	str	r7, [sp, #36]	; 0x24
    3f0a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    3f0c:	2e63      	cmp	r6, #99	; 0x63
    3f0e:	dd0c      	ble.n	3f2a <print_e+0xba>
    3f10:	2164      	movs	r1, #100	; 0x64
    3f12:	0030      	movs	r0, r6
    3f14:	f7fd f947 	bl	11a6 <__aeabi_idiv>
    3f18:	0003      	movs	r3, r0
    3f1a:	3330      	adds	r3, #48	; 0x30
    3f1c:	702b      	strb	r3, [r5, #0]
    3f1e:	2364      	movs	r3, #100	; 0x64
    3f20:	425b      	negs	r3, r3
    3f22:	4358      	muls	r0, r3
    3f24:	1980      	adds	r0, r0, r6
    3f26:	9009      	str	r0, [sp, #36]	; 0x24
    3f28:	1c6c      	adds	r4, r5, #1
    3f2a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3f2c:	210a      	movs	r1, #10
    3f2e:	0028      	movs	r0, r5
    3f30:	f7fd f939 	bl	11a6 <__aeabi_idiv>
    3f34:	0003      	movs	r3, r0
    3f36:	0002      	movs	r2, r0
    3f38:	200a      	movs	r0, #10
    3f3a:	4240      	negs	r0, r0
    3f3c:	4358      	muls	r0, r3
    3f3e:	2300      	movs	r3, #0
    3f40:	1940      	adds	r0, r0, r5
    3f42:	3230      	adds	r2, #48	; 0x30
    3f44:	3030      	adds	r0, #48	; 0x30
    3f46:	7022      	strb	r2, [r4, #0]
    3f48:	7060      	strb	r0, [r4, #1]
    3f4a:	70a3      	strb	r3, [r4, #2]
    3f4c:	e7aa      	b.n	3ea4 <print_e+0x34>
    3f4e:	7018      	strb	r0, [r3, #0]
    3f50:	3901      	subs	r1, #1
    3f52:	3301      	adds	r3, #1
    3f54:	e7c7      	b.n	3ee6 <print_e+0x76>
    3f56:	2545      	movs	r5, #69	; 0x45
    3f58:	e7cb      	b.n	3ef2 <print_e+0x82>
    3f5a:	232b      	movs	r3, #43	; 0x2b
    3f5c:	7053      	strb	r3, [r2, #1]
    3f5e:	e7d4      	b.n	3f0a <print_e+0x9a>
    3f60:	0000270f 	.word	0x0000270f

00003f64 <_gcvt>:
    3f64:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f66:	0015      	movs	r5, r2
    3f68:	001c      	movs	r4, r3
    3f6a:	b08d      	sub	sp, #52	; 0x34
    3f6c:	ab14      	add	r3, sp, #80	; 0x50
    3f6e:	781b      	ldrb	r3, [r3, #0]
    3f70:	0006      	movs	r6, r0
    3f72:	9307      	str	r3, [sp, #28]
    3f74:	2200      	movs	r2, #0
    3f76:	2300      	movs	r3, #0
    3f78:	0028      	movs	r0, r5
    3f7a:	0021      	movs	r1, r4
    3f7c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    3f7e:	f7ff fced 	bl	395c <__aeabi_dcmplt>
    3f82:	2800      	cmp	r0, #0
    3f84:	d002      	beq.n	3f8c <_gcvt+0x28>
    3f86:	2380      	movs	r3, #128	; 0x80
    3f88:	061b      	lsls	r3, r3, #24
    3f8a:	18e4      	adds	r4, r4, r3
    3f8c:	2200      	movs	r2, #0
    3f8e:	2300      	movs	r3, #0
    3f90:	0028      	movs	r0, r5
    3f92:	0021      	movs	r1, r4
    3f94:	f7ff fcdc 	bl	3950 <__aeabi_dcmpeq>
    3f98:	2800      	cmp	r0, #0
    3f9a:	d006      	beq.n	3faa <_gcvt+0x46>
    3f9c:	2330      	movs	r3, #48	; 0x30
    3f9e:	703b      	strb	r3, [r7, #0]
    3fa0:	2300      	movs	r3, #0
    3fa2:	707b      	strb	r3, [r7, #1]
    3fa4:	0038      	movs	r0, r7
    3fa6:	b00d      	add	sp, #52	; 0x34
    3fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3faa:	4a51      	ldr	r2, [pc, #324]	; (40f0 <_gcvt+0x18c>)
    3fac:	4b51      	ldr	r3, [pc, #324]	; (40f4 <_gcvt+0x190>)
    3fae:	0028      	movs	r0, r5
    3fb0:	0021      	movs	r1, r4
    3fb2:	f7ff fcdd 	bl	3970 <__aeabi_dcmple>
    3fb6:	2800      	cmp	r0, #0
    3fb8:	d00d      	beq.n	3fd6 <_gcvt+0x72>
    3fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3fbc:	002a      	movs	r2, r5
    3fbe:	9302      	str	r3, [sp, #8]
    3fc0:	9b07      	ldr	r3, [sp, #28]
    3fc2:	0039      	movs	r1, r7
    3fc4:	9301      	str	r3, [sp, #4]
    3fc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3fc8:	0030      	movs	r0, r6
    3fca:	3b01      	subs	r3, #1
    3fcc:	9300      	str	r3, [sp, #0]
    3fce:	0023      	movs	r3, r4
    3fd0:	f7ff ff4e 	bl	3e70 <print_e>
    3fd4:	e7e6      	b.n	3fa4 <_gcvt+0x40>
    3fd6:	9812      	ldr	r0, [sp, #72]	; 0x48
    3fd8:	f000 fb74 	bl	46c4 <_mprec_log10>
    3fdc:	0002      	movs	r2, r0
    3fde:	000b      	movs	r3, r1
    3fe0:	0028      	movs	r0, r5
    3fe2:	0021      	movs	r1, r4
    3fe4:	f7ff fcd8 	bl	3998 <__aeabi_dcmpge>
    3fe8:	2800      	cmp	r0, #0
    3fea:	d1e6      	bne.n	3fba <_gcvt+0x56>
    3fec:	2200      	movs	r2, #0
    3fee:	4b42      	ldr	r3, [pc, #264]	; (40f8 <_gcvt+0x194>)
    3ff0:	0028      	movs	r0, r5
    3ff2:	0021      	movs	r1, r4
    3ff4:	f7ff fcb2 	bl	395c <__aeabi_dcmplt>
    3ff8:	ab0a      	add	r3, sp, #40	; 0x28
    3ffa:	9303      	str	r3, [sp, #12]
    3ffc:	ab09      	add	r3, sp, #36	; 0x24
    3ffe:	9302      	str	r3, [sp, #8]
    4000:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4002:	aa0b      	add	r2, sp, #44	; 0x2c
    4004:	9301      	str	r3, [sp, #4]
    4006:	9204      	str	r2, [sp, #16]
    4008:	2303      	movs	r3, #3
    400a:	2800      	cmp	r0, #0
    400c:	d100      	bne.n	4010 <_gcvt+0xac>
    400e:	2302      	movs	r3, #2
    4010:	9300      	str	r3, [sp, #0]
    4012:	002a      	movs	r2, r5
    4014:	0023      	movs	r3, r4
    4016:	0030      	movs	r0, r6
    4018:	f000 fc78 	bl	490c <_dtoa_r>
    401c:	4b37      	ldr	r3, [pc, #220]	; (40fc <_gcvt+0x198>)
    401e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4020:	429a      	cmp	r2, r3
    4022:	d013      	beq.n	404c <_gcvt+0xe8>
    4024:	003a      	movs	r2, r7
    4026:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4028:	7804      	ldrb	r4, [r0, #0]
    402a:	1a9b      	subs	r3, r3, r2
    402c:	0011      	movs	r1, r2
    402e:	18fb      	adds	r3, r7, r3
    4030:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4032:	2c00      	cmp	r4, #0
    4034:	d115      	bne.n	4062 <_gcvt+0xfe>
    4036:	2101      	movs	r1, #1
    4038:	468c      	mov	ip, r1
    403a:	1aed      	subs	r5, r5, r3
    403c:	18ee      	adds	r6, r5, r3
    403e:	0011      	movs	r1, r2
    4040:	2e00      	cmp	r6, #0
    4042:	dc3b      	bgt.n	40bc <_gcvt+0x158>
    4044:	2c00      	cmp	r4, #0
    4046:	d00e      	beq.n	4066 <_gcvt+0x102>
    4048:	9609      	str	r6, [sp, #36]	; 0x24
    404a:	e00c      	b.n	4066 <_gcvt+0x102>
    404c:	0001      	movs	r1, r0
    404e:	0038      	movs	r0, r7
    4050:	f000 fbd0 	bl	47f4 <strcpy>
    4054:	e7a6      	b.n	3fa4 <_gcvt+0x40>
    4056:	3d01      	subs	r5, #1
    4058:	7014      	strb	r4, [r2, #0]
    405a:	3001      	adds	r0, #1
    405c:	9509      	str	r5, [sp, #36]	; 0x24
    405e:	3201      	adds	r2, #1
    4060:	e7e1      	b.n	4026 <_gcvt+0xc2>
    4062:	2d00      	cmp	r5, #0
    4064:	dcf7      	bgt.n	4056 <_gcvt+0xf2>
    4066:	9c15      	ldr	r4, [sp, #84]	; 0x54
    4068:	2c00      	cmp	r4, #0
    406a:	d102      	bne.n	4072 <_gcvt+0x10e>
    406c:	7804      	ldrb	r4, [r0, #0]
    406e:	2c00      	cmp	r4, #0
    4070:	d021      	beq.n	40b6 <_gcvt+0x152>
    4072:	4297      	cmp	r7, r2
    4074:	d102      	bne.n	407c <_gcvt+0x118>
    4076:	2230      	movs	r2, #48	; 0x30
    4078:	1c79      	adds	r1, r7, #1
    407a:	703a      	strb	r2, [r7, #0]
    407c:	222e      	movs	r2, #46	; 0x2e
    407e:	2530      	movs	r5, #48	; 0x30
    4080:	700a      	strb	r2, [r1, #0]
    4082:	2601      	movs	r6, #1
    4084:	1c4a      	adds	r2, r1, #1
    4086:	2100      	movs	r1, #0
    4088:	9c09      	ldr	r4, [sp, #36]	; 0x24
    408a:	2c00      	cmp	r4, #0
    408c:	db1e      	blt.n	40cc <_gcvt+0x168>
    408e:	2900      	cmp	r1, #0
    4090:	d000      	beq.n	4094 <_gcvt+0x130>
    4092:	9409      	str	r4, [sp, #36]	; 0x24
    4094:	7804      	ldrb	r4, [r0, #0]
    4096:	0011      	movs	r1, r2
    4098:	2c00      	cmp	r4, #0
    409a:	d001      	beq.n	40a0 <_gcvt+0x13c>
    409c:	2b00      	cmp	r3, #0
    409e:	dc1d      	bgt.n	40dc <_gcvt+0x178>
    40a0:	9815      	ldr	r0, [sp, #84]	; 0x54
    40a2:	2800      	cmp	r0, #0
    40a4:	d007      	beq.n	40b6 <_gcvt+0x152>
    40a6:	0018      	movs	r0, r3
    40a8:	2430      	movs	r4, #48	; 0x30
    40aa:	2800      	cmp	r0, #0
    40ac:	dc1b      	bgt.n	40e6 <_gcvt+0x182>
    40ae:	43da      	mvns	r2, r3
    40b0:	17d2      	asrs	r2, r2, #31
    40b2:	4013      	ands	r3, r2
    40b4:	18c9      	adds	r1, r1, r3
    40b6:	2300      	movs	r3, #0
    40b8:	700b      	strb	r3, [r1, #0]
    40ba:	e773      	b.n	3fa4 <_gcvt+0x40>
    40bc:	2b00      	cmp	r3, #0
    40be:	ddc1      	ble.n	4044 <_gcvt+0xe0>
    40c0:	2130      	movs	r1, #48	; 0x30
    40c2:	3b01      	subs	r3, #1
    40c4:	7011      	strb	r1, [r2, #0]
    40c6:	4664      	mov	r4, ip
    40c8:	3201      	adds	r2, #1
    40ca:	e7b7      	b.n	403c <_gcvt+0xd8>
    40cc:	2b00      	cmp	r3, #0
    40ce:	ddde      	ble.n	408e <_gcvt+0x12a>
    40d0:	7015      	strb	r5, [r2, #0]
    40d2:	3401      	adds	r4, #1
    40d4:	3b01      	subs	r3, #1
    40d6:	3201      	adds	r2, #1
    40d8:	0031      	movs	r1, r6
    40da:	e7d6      	b.n	408a <_gcvt+0x126>
    40dc:	7014      	strb	r4, [r2, #0]
    40de:	3001      	adds	r0, #1
    40e0:	3b01      	subs	r3, #1
    40e2:	3201      	adds	r2, #1
    40e4:	e7d6      	b.n	4094 <_gcvt+0x130>
    40e6:	7014      	strb	r4, [r2, #0]
    40e8:	3801      	subs	r0, #1
    40ea:	3201      	adds	r2, #1
    40ec:	e7dd      	b.n	40aa <_gcvt+0x146>
    40ee:	46c0      	nop			; (mov r8, r8)
    40f0:	eb1c432d 	.word	0xeb1c432d
    40f4:	3f1a36e2 	.word	0x3f1a36e2
    40f8:	3ff00000 	.word	0x3ff00000
    40fc:	0000270f 	.word	0x0000270f

00004100 <_Balloc>:
    4100:	b570      	push	{r4, r5, r6, lr}
    4102:	6a46      	ldr	r6, [r0, #36]	; 0x24
    4104:	0004      	movs	r4, r0
    4106:	000d      	movs	r5, r1
    4108:	2e00      	cmp	r6, #0
    410a:	d107      	bne.n	411c <_Balloc+0x1c>
    410c:	2010      	movs	r0, #16
    410e:	f001 f9e5 	bl	54dc <malloc>
    4112:	6260      	str	r0, [r4, #36]	; 0x24
    4114:	6046      	str	r6, [r0, #4]
    4116:	6086      	str	r6, [r0, #8]
    4118:	6006      	str	r6, [r0, #0]
    411a:	60c6      	str	r6, [r0, #12]
    411c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    411e:	68f3      	ldr	r3, [r6, #12]
    4120:	2b00      	cmp	r3, #0
    4122:	d013      	beq.n	414c <_Balloc+0x4c>
    4124:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4126:	00aa      	lsls	r2, r5, #2
    4128:	68db      	ldr	r3, [r3, #12]
    412a:	189b      	adds	r3, r3, r2
    412c:	6818      	ldr	r0, [r3, #0]
    412e:	2800      	cmp	r0, #0
    4130:	d118      	bne.n	4164 <_Balloc+0x64>
    4132:	2101      	movs	r1, #1
    4134:	000e      	movs	r6, r1
    4136:	40ae      	lsls	r6, r5
    4138:	1d72      	adds	r2, r6, #5
    413a:	0092      	lsls	r2, r2, #2
    413c:	0020      	movs	r0, r4
    413e:	f000 fadb 	bl	46f8 <_calloc_r>
    4142:	2800      	cmp	r0, #0
    4144:	d00c      	beq.n	4160 <_Balloc+0x60>
    4146:	6045      	str	r5, [r0, #4]
    4148:	6086      	str	r6, [r0, #8]
    414a:	e00d      	b.n	4168 <_Balloc+0x68>
    414c:	2221      	movs	r2, #33	; 0x21
    414e:	2104      	movs	r1, #4
    4150:	0020      	movs	r0, r4
    4152:	f000 fad1 	bl	46f8 <_calloc_r>
    4156:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4158:	60f0      	str	r0, [r6, #12]
    415a:	68db      	ldr	r3, [r3, #12]
    415c:	2b00      	cmp	r3, #0
    415e:	d1e1      	bne.n	4124 <_Balloc+0x24>
    4160:	2000      	movs	r0, #0
    4162:	bd70      	pop	{r4, r5, r6, pc}
    4164:	6802      	ldr	r2, [r0, #0]
    4166:	601a      	str	r2, [r3, #0]
    4168:	2300      	movs	r3, #0
    416a:	6103      	str	r3, [r0, #16]
    416c:	60c3      	str	r3, [r0, #12]
    416e:	e7f8      	b.n	4162 <_Balloc+0x62>

00004170 <_Bfree>:
    4170:	b570      	push	{r4, r5, r6, lr}
    4172:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4174:	0006      	movs	r6, r0
    4176:	000d      	movs	r5, r1
    4178:	2c00      	cmp	r4, #0
    417a:	d107      	bne.n	418c <_Bfree+0x1c>
    417c:	2010      	movs	r0, #16
    417e:	f001 f9ad 	bl	54dc <malloc>
    4182:	6270      	str	r0, [r6, #36]	; 0x24
    4184:	6044      	str	r4, [r0, #4]
    4186:	6084      	str	r4, [r0, #8]
    4188:	6004      	str	r4, [r0, #0]
    418a:	60c4      	str	r4, [r0, #12]
    418c:	2d00      	cmp	r5, #0
    418e:	d007      	beq.n	41a0 <_Bfree+0x30>
    4190:	6a73      	ldr	r3, [r6, #36]	; 0x24
    4192:	686a      	ldr	r2, [r5, #4]
    4194:	68db      	ldr	r3, [r3, #12]
    4196:	0092      	lsls	r2, r2, #2
    4198:	189b      	adds	r3, r3, r2
    419a:	681a      	ldr	r2, [r3, #0]
    419c:	602a      	str	r2, [r5, #0]
    419e:	601d      	str	r5, [r3, #0]
    41a0:	bd70      	pop	{r4, r5, r6, pc}

000041a2 <__multadd>:
    41a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    41a4:	001e      	movs	r6, r3
    41a6:	2314      	movs	r3, #20
    41a8:	469c      	mov	ip, r3
    41aa:	0007      	movs	r7, r0
    41ac:	000c      	movs	r4, r1
    41ae:	2000      	movs	r0, #0
    41b0:	690d      	ldr	r5, [r1, #16]
    41b2:	448c      	add	ip, r1
    41b4:	4663      	mov	r3, ip
    41b6:	8819      	ldrh	r1, [r3, #0]
    41b8:	681b      	ldr	r3, [r3, #0]
    41ba:	4351      	muls	r1, r2
    41bc:	0c1b      	lsrs	r3, r3, #16
    41be:	4353      	muls	r3, r2
    41c0:	1989      	adds	r1, r1, r6
    41c2:	0c0e      	lsrs	r6, r1, #16
    41c4:	199b      	adds	r3, r3, r6
    41c6:	b289      	uxth	r1, r1
    41c8:	0c1e      	lsrs	r6, r3, #16
    41ca:	041b      	lsls	r3, r3, #16
    41cc:	185b      	adds	r3, r3, r1
    41ce:	4661      	mov	r1, ip
    41d0:	3001      	adds	r0, #1
    41d2:	c108      	stmia	r1!, {r3}
    41d4:	468c      	mov	ip, r1
    41d6:	4285      	cmp	r5, r0
    41d8:	dcec      	bgt.n	41b4 <__multadd+0x12>
    41da:	2e00      	cmp	r6, #0
    41dc:	d01b      	beq.n	4216 <__multadd+0x74>
    41de:	68a3      	ldr	r3, [r4, #8]
    41e0:	429d      	cmp	r5, r3
    41e2:	db12      	blt.n	420a <__multadd+0x68>
    41e4:	6863      	ldr	r3, [r4, #4]
    41e6:	0038      	movs	r0, r7
    41e8:	1c59      	adds	r1, r3, #1
    41ea:	f7ff ff89 	bl	4100 <_Balloc>
    41ee:	0021      	movs	r1, r4
    41f0:	6923      	ldr	r3, [r4, #16]
    41f2:	9001      	str	r0, [sp, #4]
    41f4:	1c9a      	adds	r2, r3, #2
    41f6:	0092      	lsls	r2, r2, #2
    41f8:	310c      	adds	r1, #12
    41fa:	300c      	adds	r0, #12
    41fc:	f7ff fe20 	bl	3e40 <memcpy>
    4200:	0021      	movs	r1, r4
    4202:	0038      	movs	r0, r7
    4204:	f7ff ffb4 	bl	4170 <_Bfree>
    4208:	9c01      	ldr	r4, [sp, #4]
    420a:	1d2b      	adds	r3, r5, #4
    420c:	009b      	lsls	r3, r3, #2
    420e:	18e3      	adds	r3, r4, r3
    4210:	3501      	adds	r5, #1
    4212:	605e      	str	r6, [r3, #4]
    4214:	6125      	str	r5, [r4, #16]
    4216:	0020      	movs	r0, r4
    4218:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000421a <__hi0bits>:
    421a:	0003      	movs	r3, r0
    421c:	0c02      	lsrs	r2, r0, #16
    421e:	2000      	movs	r0, #0
    4220:	4282      	cmp	r2, r0
    4222:	d101      	bne.n	4228 <__hi0bits+0xe>
    4224:	041b      	lsls	r3, r3, #16
    4226:	3010      	adds	r0, #16
    4228:	0e1a      	lsrs	r2, r3, #24
    422a:	d101      	bne.n	4230 <__hi0bits+0x16>
    422c:	3008      	adds	r0, #8
    422e:	021b      	lsls	r3, r3, #8
    4230:	0f1a      	lsrs	r2, r3, #28
    4232:	d101      	bne.n	4238 <__hi0bits+0x1e>
    4234:	3004      	adds	r0, #4
    4236:	011b      	lsls	r3, r3, #4
    4238:	0f9a      	lsrs	r2, r3, #30
    423a:	d101      	bne.n	4240 <__hi0bits+0x26>
    423c:	3002      	adds	r0, #2
    423e:	009b      	lsls	r3, r3, #2
    4240:	2b00      	cmp	r3, #0
    4242:	db03      	blt.n	424c <__hi0bits+0x32>
    4244:	3001      	adds	r0, #1
    4246:	005b      	lsls	r3, r3, #1
    4248:	d400      	bmi.n	424c <__hi0bits+0x32>
    424a:	2020      	movs	r0, #32
    424c:	4770      	bx	lr

0000424e <__lo0bits>:
    424e:	2207      	movs	r2, #7
    4250:	6803      	ldr	r3, [r0, #0]
    4252:	b510      	push	{r4, lr}
    4254:	0001      	movs	r1, r0
    4256:	401a      	ands	r2, r3
    4258:	d00d      	beq.n	4276 <__lo0bits+0x28>
    425a:	2401      	movs	r4, #1
    425c:	2000      	movs	r0, #0
    425e:	4223      	tst	r3, r4
    4260:	d105      	bne.n	426e <__lo0bits+0x20>
    4262:	3002      	adds	r0, #2
    4264:	4203      	tst	r3, r0
    4266:	d003      	beq.n	4270 <__lo0bits+0x22>
    4268:	40e3      	lsrs	r3, r4
    426a:	0020      	movs	r0, r4
    426c:	600b      	str	r3, [r1, #0]
    426e:	bd10      	pop	{r4, pc}
    4270:	089b      	lsrs	r3, r3, #2
    4272:	600b      	str	r3, [r1, #0]
    4274:	e7fb      	b.n	426e <__lo0bits+0x20>
    4276:	b29c      	uxth	r4, r3
    4278:	0010      	movs	r0, r2
    427a:	2c00      	cmp	r4, #0
    427c:	d101      	bne.n	4282 <__lo0bits+0x34>
    427e:	2010      	movs	r0, #16
    4280:	0c1b      	lsrs	r3, r3, #16
    4282:	b2da      	uxtb	r2, r3
    4284:	2a00      	cmp	r2, #0
    4286:	d101      	bne.n	428c <__lo0bits+0x3e>
    4288:	3008      	adds	r0, #8
    428a:	0a1b      	lsrs	r3, r3, #8
    428c:	071a      	lsls	r2, r3, #28
    428e:	d101      	bne.n	4294 <__lo0bits+0x46>
    4290:	3004      	adds	r0, #4
    4292:	091b      	lsrs	r3, r3, #4
    4294:	079a      	lsls	r2, r3, #30
    4296:	d101      	bne.n	429c <__lo0bits+0x4e>
    4298:	3002      	adds	r0, #2
    429a:	089b      	lsrs	r3, r3, #2
    429c:	07da      	lsls	r2, r3, #31
    429e:	d4e8      	bmi.n	4272 <__lo0bits+0x24>
    42a0:	085b      	lsrs	r3, r3, #1
    42a2:	d001      	beq.n	42a8 <__lo0bits+0x5a>
    42a4:	3001      	adds	r0, #1
    42a6:	e7e4      	b.n	4272 <__lo0bits+0x24>
    42a8:	2020      	movs	r0, #32
    42aa:	e7e0      	b.n	426e <__lo0bits+0x20>

000042ac <__i2b>:
    42ac:	b510      	push	{r4, lr}
    42ae:	000c      	movs	r4, r1
    42b0:	2101      	movs	r1, #1
    42b2:	f7ff ff25 	bl	4100 <_Balloc>
    42b6:	2301      	movs	r3, #1
    42b8:	6144      	str	r4, [r0, #20]
    42ba:	6103      	str	r3, [r0, #16]
    42bc:	bd10      	pop	{r4, pc}

000042be <__multiply>:
    42be:	b5f0      	push	{r4, r5, r6, r7, lr}
    42c0:	690b      	ldr	r3, [r1, #16]
    42c2:	0015      	movs	r5, r2
    42c4:	6912      	ldr	r2, [r2, #16]
    42c6:	b089      	sub	sp, #36	; 0x24
    42c8:	000c      	movs	r4, r1
    42ca:	4293      	cmp	r3, r2
    42cc:	da01      	bge.n	42d2 <__multiply+0x14>
    42ce:	002c      	movs	r4, r5
    42d0:	000d      	movs	r5, r1
    42d2:	6927      	ldr	r7, [r4, #16]
    42d4:	692e      	ldr	r6, [r5, #16]
    42d6:	68a2      	ldr	r2, [r4, #8]
    42d8:	19bb      	adds	r3, r7, r6
    42da:	6861      	ldr	r1, [r4, #4]
    42dc:	9301      	str	r3, [sp, #4]
    42de:	4293      	cmp	r3, r2
    42e0:	dd00      	ble.n	42e4 <__multiply+0x26>
    42e2:	3101      	adds	r1, #1
    42e4:	f7ff ff0c 	bl	4100 <_Balloc>
    42e8:	0003      	movs	r3, r0
    42ea:	3314      	adds	r3, #20
    42ec:	9300      	str	r3, [sp, #0]
    42ee:	9a00      	ldr	r2, [sp, #0]
    42f0:	19bb      	adds	r3, r7, r6
    42f2:	4694      	mov	ip, r2
    42f4:	009b      	lsls	r3, r3, #2
    42f6:	449c      	add	ip, r3
    42f8:	0013      	movs	r3, r2
    42fa:	2200      	movs	r2, #0
    42fc:	9004      	str	r0, [sp, #16]
    42fe:	4563      	cmp	r3, ip
    4300:	d31c      	bcc.n	433c <__multiply+0x7e>
    4302:	002a      	movs	r2, r5
    4304:	3414      	adds	r4, #20
    4306:	00bf      	lsls	r7, r7, #2
    4308:	19e3      	adds	r3, r4, r7
    430a:	3214      	adds	r2, #20
    430c:	00b6      	lsls	r6, r6, #2
    430e:	9305      	str	r3, [sp, #20]
    4310:	1993      	adds	r3, r2, r6
    4312:	9402      	str	r4, [sp, #8]
    4314:	9306      	str	r3, [sp, #24]
    4316:	9b06      	ldr	r3, [sp, #24]
    4318:	429a      	cmp	r2, r3
    431a:	d311      	bcc.n	4340 <__multiply+0x82>
    431c:	9b01      	ldr	r3, [sp, #4]
    431e:	2b00      	cmp	r3, #0
    4320:	dd06      	ble.n	4330 <__multiply+0x72>
    4322:	2304      	movs	r3, #4
    4324:	425b      	negs	r3, r3
    4326:	449c      	add	ip, r3
    4328:	4663      	mov	r3, ip
    432a:	681b      	ldr	r3, [r3, #0]
    432c:	2b00      	cmp	r3, #0
    432e:	d051      	beq.n	43d4 <__multiply+0x116>
    4330:	9b04      	ldr	r3, [sp, #16]
    4332:	9a01      	ldr	r2, [sp, #4]
    4334:	0018      	movs	r0, r3
    4336:	611a      	str	r2, [r3, #16]
    4338:	b009      	add	sp, #36	; 0x24
    433a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    433c:	c304      	stmia	r3!, {r2}
    433e:	e7de      	b.n	42fe <__multiply+0x40>
    4340:	8814      	ldrh	r4, [r2, #0]
    4342:	2c00      	cmp	r4, #0
    4344:	d01e      	beq.n	4384 <__multiply+0xc6>
    4346:	2600      	movs	r6, #0
    4348:	9d00      	ldr	r5, [sp, #0]
    434a:	9f02      	ldr	r7, [sp, #8]
    434c:	cf01      	ldmia	r7!, {r0}
    434e:	9507      	str	r5, [sp, #28]
    4350:	cd08      	ldmia	r5!, {r3}
    4352:	9303      	str	r3, [sp, #12]
    4354:	b283      	uxth	r3, r0
    4356:	4363      	muls	r3, r4
    4358:	0019      	movs	r1, r3
    435a:	466b      	mov	r3, sp
    435c:	0c00      	lsrs	r0, r0, #16
    435e:	899b      	ldrh	r3, [r3, #12]
    4360:	4360      	muls	r0, r4
    4362:	18cb      	adds	r3, r1, r3
    4364:	9903      	ldr	r1, [sp, #12]
    4366:	199b      	adds	r3, r3, r6
    4368:	0c09      	lsrs	r1, r1, #16
    436a:	1841      	adds	r1, r0, r1
    436c:	0c18      	lsrs	r0, r3, #16
    436e:	1809      	adds	r1, r1, r0
    4370:	0c0e      	lsrs	r6, r1, #16
    4372:	b29b      	uxth	r3, r3
    4374:	0409      	lsls	r1, r1, #16
    4376:	430b      	orrs	r3, r1
    4378:	9907      	ldr	r1, [sp, #28]
    437a:	600b      	str	r3, [r1, #0]
    437c:	9b05      	ldr	r3, [sp, #20]
    437e:	42bb      	cmp	r3, r7
    4380:	d8e4      	bhi.n	434c <__multiply+0x8e>
    4382:	602e      	str	r6, [r5, #0]
    4384:	6813      	ldr	r3, [r2, #0]
    4386:	0c1b      	lsrs	r3, r3, #16
    4388:	9303      	str	r3, [sp, #12]
    438a:	d01e      	beq.n	43ca <__multiply+0x10c>
    438c:	2600      	movs	r6, #0
    438e:	9b00      	ldr	r3, [sp, #0]
    4390:	9c02      	ldr	r4, [sp, #8]
    4392:	681b      	ldr	r3, [r3, #0]
    4394:	9800      	ldr	r0, [sp, #0]
    4396:	0007      	movs	r7, r0
    4398:	8821      	ldrh	r1, [r4, #0]
    439a:	9d03      	ldr	r5, [sp, #12]
    439c:	b29b      	uxth	r3, r3
    439e:	4369      	muls	r1, r5
    43a0:	c820      	ldmia	r0!, {r5}
    43a2:	0c2d      	lsrs	r5, r5, #16
    43a4:	1949      	adds	r1, r1, r5
    43a6:	198e      	adds	r6, r1, r6
    43a8:	0431      	lsls	r1, r6, #16
    43aa:	430b      	orrs	r3, r1
    43ac:	603b      	str	r3, [r7, #0]
    43ae:	cc08      	ldmia	r4!, {r3}
    43b0:	9903      	ldr	r1, [sp, #12]
    43b2:	0c1b      	lsrs	r3, r3, #16
    43b4:	434b      	muls	r3, r1
    43b6:	6879      	ldr	r1, [r7, #4]
    43b8:	0c36      	lsrs	r6, r6, #16
    43ba:	b289      	uxth	r1, r1
    43bc:	185b      	adds	r3, r3, r1
    43be:	9905      	ldr	r1, [sp, #20]
    43c0:	199b      	adds	r3, r3, r6
    43c2:	0c1e      	lsrs	r6, r3, #16
    43c4:	42a1      	cmp	r1, r4
    43c6:	d8e6      	bhi.n	4396 <__multiply+0xd8>
    43c8:	6003      	str	r3, [r0, #0]
    43ca:	9b00      	ldr	r3, [sp, #0]
    43cc:	3204      	adds	r2, #4
    43ce:	3304      	adds	r3, #4
    43d0:	9300      	str	r3, [sp, #0]
    43d2:	e7a0      	b.n	4316 <__multiply+0x58>
    43d4:	9b01      	ldr	r3, [sp, #4]
    43d6:	3b01      	subs	r3, #1
    43d8:	9301      	str	r3, [sp, #4]
    43da:	e79f      	b.n	431c <__multiply+0x5e>

000043dc <__pow5mult>:
    43dc:	2303      	movs	r3, #3
    43de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    43e0:	4013      	ands	r3, r2
    43e2:	0005      	movs	r5, r0
    43e4:	000e      	movs	r6, r1
    43e6:	0014      	movs	r4, r2
    43e8:	2b00      	cmp	r3, #0
    43ea:	d008      	beq.n	43fe <__pow5mult+0x22>
    43ec:	4922      	ldr	r1, [pc, #136]	; (4478 <__pow5mult+0x9c>)
    43ee:	3b01      	subs	r3, #1
    43f0:	009a      	lsls	r2, r3, #2
    43f2:	5852      	ldr	r2, [r2, r1]
    43f4:	2300      	movs	r3, #0
    43f6:	0031      	movs	r1, r6
    43f8:	f7ff fed3 	bl	41a2 <__multadd>
    43fc:	0006      	movs	r6, r0
    43fe:	10a3      	asrs	r3, r4, #2
    4400:	9301      	str	r3, [sp, #4]
    4402:	d036      	beq.n	4472 <__pow5mult+0x96>
    4404:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    4406:	2c00      	cmp	r4, #0
    4408:	d107      	bne.n	441a <__pow5mult+0x3e>
    440a:	2010      	movs	r0, #16
    440c:	f001 f866 	bl	54dc <malloc>
    4410:	6268      	str	r0, [r5, #36]	; 0x24
    4412:	6044      	str	r4, [r0, #4]
    4414:	6084      	str	r4, [r0, #8]
    4416:	6004      	str	r4, [r0, #0]
    4418:	60c4      	str	r4, [r0, #12]
    441a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    441c:	68bc      	ldr	r4, [r7, #8]
    441e:	2c00      	cmp	r4, #0
    4420:	d107      	bne.n	4432 <__pow5mult+0x56>
    4422:	4916      	ldr	r1, [pc, #88]	; (447c <__pow5mult+0xa0>)
    4424:	0028      	movs	r0, r5
    4426:	f7ff ff41 	bl	42ac <__i2b>
    442a:	2300      	movs	r3, #0
    442c:	0004      	movs	r4, r0
    442e:	60b8      	str	r0, [r7, #8]
    4430:	6003      	str	r3, [r0, #0]
    4432:	2201      	movs	r2, #1
    4434:	9b01      	ldr	r3, [sp, #4]
    4436:	4213      	tst	r3, r2
    4438:	d00a      	beq.n	4450 <__pow5mult+0x74>
    443a:	0031      	movs	r1, r6
    443c:	0022      	movs	r2, r4
    443e:	0028      	movs	r0, r5
    4440:	f7ff ff3d 	bl	42be <__multiply>
    4444:	0007      	movs	r7, r0
    4446:	0031      	movs	r1, r6
    4448:	0028      	movs	r0, r5
    444a:	f7ff fe91 	bl	4170 <_Bfree>
    444e:	003e      	movs	r6, r7
    4450:	9b01      	ldr	r3, [sp, #4]
    4452:	105b      	asrs	r3, r3, #1
    4454:	9301      	str	r3, [sp, #4]
    4456:	d00c      	beq.n	4472 <__pow5mult+0x96>
    4458:	6820      	ldr	r0, [r4, #0]
    445a:	2800      	cmp	r0, #0
    445c:	d107      	bne.n	446e <__pow5mult+0x92>
    445e:	0022      	movs	r2, r4
    4460:	0021      	movs	r1, r4
    4462:	0028      	movs	r0, r5
    4464:	f7ff ff2b 	bl	42be <__multiply>
    4468:	2300      	movs	r3, #0
    446a:	6020      	str	r0, [r4, #0]
    446c:	6003      	str	r3, [r0, #0]
    446e:	0004      	movs	r4, r0
    4470:	e7df      	b.n	4432 <__pow5mult+0x56>
    4472:	0030      	movs	r0, r6
    4474:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4476:	46c0      	nop			; (mov r8, r8)
    4478:	00005ef8 	.word	0x00005ef8
    447c:	00000271 	.word	0x00000271

00004480 <__lshift>:
    4480:	b5f0      	push	{r4, r5, r6, r7, lr}
    4482:	000d      	movs	r5, r1
    4484:	0017      	movs	r7, r2
    4486:	692b      	ldr	r3, [r5, #16]
    4488:	1154      	asrs	r4, r2, #5
    448a:	b085      	sub	sp, #20
    448c:	18e3      	adds	r3, r4, r3
    448e:	9302      	str	r3, [sp, #8]
    4490:	3301      	adds	r3, #1
    4492:	9301      	str	r3, [sp, #4]
    4494:	6849      	ldr	r1, [r1, #4]
    4496:	68ab      	ldr	r3, [r5, #8]
    4498:	9003      	str	r0, [sp, #12]
    449a:	9a01      	ldr	r2, [sp, #4]
    449c:	4293      	cmp	r3, r2
    449e:	db34      	blt.n	450a <__lshift+0x8a>
    44a0:	9803      	ldr	r0, [sp, #12]
    44a2:	f7ff fe2d 	bl	4100 <_Balloc>
    44a6:	2300      	movs	r3, #0
    44a8:	0002      	movs	r2, r0
    44aa:	0006      	movs	r6, r0
    44ac:	0019      	movs	r1, r3
    44ae:	3214      	adds	r2, #20
    44b0:	42a3      	cmp	r3, r4
    44b2:	db2d      	blt.n	4510 <__lshift+0x90>
    44b4:	43e3      	mvns	r3, r4
    44b6:	17db      	asrs	r3, r3, #31
    44b8:	401c      	ands	r4, r3
    44ba:	002b      	movs	r3, r5
    44bc:	211f      	movs	r1, #31
    44be:	00a4      	lsls	r4, r4, #2
    44c0:	1914      	adds	r4, r2, r4
    44c2:	692a      	ldr	r2, [r5, #16]
    44c4:	3314      	adds	r3, #20
    44c6:	0092      	lsls	r2, r2, #2
    44c8:	189a      	adds	r2, r3, r2
    44ca:	400f      	ands	r7, r1
    44cc:	d024      	beq.n	4518 <__lshift+0x98>
    44ce:	3101      	adds	r1, #1
    44d0:	1bc9      	subs	r1, r1, r7
    44d2:	468c      	mov	ip, r1
    44d4:	2100      	movs	r1, #0
    44d6:	6818      	ldr	r0, [r3, #0]
    44d8:	40b8      	lsls	r0, r7
    44da:	4301      	orrs	r1, r0
    44dc:	4660      	mov	r0, ip
    44de:	6021      	str	r1, [r4, #0]
    44e0:	cb02      	ldmia	r3!, {r1}
    44e2:	3404      	adds	r4, #4
    44e4:	40c1      	lsrs	r1, r0
    44e6:	429a      	cmp	r2, r3
    44e8:	d8f5      	bhi.n	44d6 <__lshift+0x56>
    44ea:	6021      	str	r1, [r4, #0]
    44ec:	2900      	cmp	r1, #0
    44ee:	d002      	beq.n	44f6 <__lshift+0x76>
    44f0:	9b02      	ldr	r3, [sp, #8]
    44f2:	3302      	adds	r3, #2
    44f4:	9301      	str	r3, [sp, #4]
    44f6:	9b01      	ldr	r3, [sp, #4]
    44f8:	9803      	ldr	r0, [sp, #12]
    44fa:	3b01      	subs	r3, #1
    44fc:	6133      	str	r3, [r6, #16]
    44fe:	0029      	movs	r1, r5
    4500:	f7ff fe36 	bl	4170 <_Bfree>
    4504:	0030      	movs	r0, r6
    4506:	b005      	add	sp, #20
    4508:	bdf0      	pop	{r4, r5, r6, r7, pc}
    450a:	3101      	adds	r1, #1
    450c:	005b      	lsls	r3, r3, #1
    450e:	e7c4      	b.n	449a <__lshift+0x1a>
    4510:	0098      	lsls	r0, r3, #2
    4512:	5011      	str	r1, [r2, r0]
    4514:	3301      	adds	r3, #1
    4516:	e7cb      	b.n	44b0 <__lshift+0x30>
    4518:	cb02      	ldmia	r3!, {r1}
    451a:	c402      	stmia	r4!, {r1}
    451c:	429a      	cmp	r2, r3
    451e:	d8fb      	bhi.n	4518 <__lshift+0x98>
    4520:	e7e9      	b.n	44f6 <__lshift+0x76>

00004522 <__mcmp>:
    4522:	690a      	ldr	r2, [r1, #16]
    4524:	6903      	ldr	r3, [r0, #16]
    4526:	b530      	push	{r4, r5, lr}
    4528:	1a9b      	subs	r3, r3, r2
    452a:	d10e      	bne.n	454a <__mcmp+0x28>
    452c:	0092      	lsls	r2, r2, #2
    452e:	3014      	adds	r0, #20
    4530:	3114      	adds	r1, #20
    4532:	1884      	adds	r4, r0, r2
    4534:	1889      	adds	r1, r1, r2
    4536:	3c04      	subs	r4, #4
    4538:	3904      	subs	r1, #4
    453a:	6822      	ldr	r2, [r4, #0]
    453c:	680d      	ldr	r5, [r1, #0]
    453e:	42aa      	cmp	r2, r5
    4540:	d005      	beq.n	454e <__mcmp+0x2c>
    4542:	42aa      	cmp	r2, r5
    4544:	4192      	sbcs	r2, r2
    4546:	2301      	movs	r3, #1
    4548:	4313      	orrs	r3, r2
    454a:	0018      	movs	r0, r3
    454c:	bd30      	pop	{r4, r5, pc}
    454e:	42a0      	cmp	r0, r4
    4550:	d3f1      	bcc.n	4536 <__mcmp+0x14>
    4552:	e7fa      	b.n	454a <__mcmp+0x28>

00004554 <__mdiff>:
    4554:	b5f0      	push	{r4, r5, r6, r7, lr}
    4556:	000d      	movs	r5, r1
    4558:	b085      	sub	sp, #20
    455a:	0007      	movs	r7, r0
    455c:	0011      	movs	r1, r2
    455e:	0028      	movs	r0, r5
    4560:	0014      	movs	r4, r2
    4562:	f7ff ffde 	bl	4522 <__mcmp>
    4566:	1e06      	subs	r6, r0, #0
    4568:	d108      	bne.n	457c <__mdiff+0x28>
    456a:	0001      	movs	r1, r0
    456c:	0038      	movs	r0, r7
    456e:	f7ff fdc7 	bl	4100 <_Balloc>
    4572:	2301      	movs	r3, #1
    4574:	6146      	str	r6, [r0, #20]
    4576:	6103      	str	r3, [r0, #16]
    4578:	b005      	add	sp, #20
    457a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    457c:	2301      	movs	r3, #1
    457e:	9301      	str	r3, [sp, #4]
    4580:	2800      	cmp	r0, #0
    4582:	db04      	blt.n	458e <__mdiff+0x3a>
    4584:	0023      	movs	r3, r4
    4586:	002c      	movs	r4, r5
    4588:	001d      	movs	r5, r3
    458a:	2300      	movs	r3, #0
    458c:	9301      	str	r3, [sp, #4]
    458e:	6861      	ldr	r1, [r4, #4]
    4590:	0038      	movs	r0, r7
    4592:	f7ff fdb5 	bl	4100 <_Balloc>
    4596:	002f      	movs	r7, r5
    4598:	2200      	movs	r2, #0
    459a:	9b01      	ldr	r3, [sp, #4]
    459c:	6926      	ldr	r6, [r4, #16]
    459e:	60c3      	str	r3, [r0, #12]
    45a0:	3414      	adds	r4, #20
    45a2:	00b3      	lsls	r3, r6, #2
    45a4:	18e3      	adds	r3, r4, r3
    45a6:	9302      	str	r3, [sp, #8]
    45a8:	692b      	ldr	r3, [r5, #16]
    45aa:	3714      	adds	r7, #20
    45ac:	009b      	lsls	r3, r3, #2
    45ae:	18fb      	adds	r3, r7, r3
    45b0:	9303      	str	r3, [sp, #12]
    45b2:	0003      	movs	r3, r0
    45b4:	4694      	mov	ip, r2
    45b6:	3314      	adds	r3, #20
    45b8:	cc20      	ldmia	r4!, {r5}
    45ba:	cf04      	ldmia	r7!, {r2}
    45bc:	9201      	str	r2, [sp, #4]
    45be:	b2aa      	uxth	r2, r5
    45c0:	4494      	add	ip, r2
    45c2:	466a      	mov	r2, sp
    45c4:	4661      	mov	r1, ip
    45c6:	8892      	ldrh	r2, [r2, #4]
    45c8:	0c2d      	lsrs	r5, r5, #16
    45ca:	1a8a      	subs	r2, r1, r2
    45cc:	9901      	ldr	r1, [sp, #4]
    45ce:	0c09      	lsrs	r1, r1, #16
    45d0:	1a69      	subs	r1, r5, r1
    45d2:	1415      	asrs	r5, r2, #16
    45d4:	1949      	adds	r1, r1, r5
    45d6:	140d      	asrs	r5, r1, #16
    45d8:	b292      	uxth	r2, r2
    45da:	0409      	lsls	r1, r1, #16
    45dc:	430a      	orrs	r2, r1
    45de:	601a      	str	r2, [r3, #0]
    45e0:	9a03      	ldr	r2, [sp, #12]
    45e2:	46ac      	mov	ip, r5
    45e4:	3304      	adds	r3, #4
    45e6:	42ba      	cmp	r2, r7
    45e8:	d8e6      	bhi.n	45b8 <__mdiff+0x64>
    45ea:	9902      	ldr	r1, [sp, #8]
    45ec:	001a      	movs	r2, r3
    45ee:	428c      	cmp	r4, r1
    45f0:	d305      	bcc.n	45fe <__mdiff+0xaa>
    45f2:	3a04      	subs	r2, #4
    45f4:	6813      	ldr	r3, [r2, #0]
    45f6:	2b00      	cmp	r3, #0
    45f8:	d00e      	beq.n	4618 <__mdiff+0xc4>
    45fa:	6106      	str	r6, [r0, #16]
    45fc:	e7bc      	b.n	4578 <__mdiff+0x24>
    45fe:	cc04      	ldmia	r4!, {r2}
    4600:	b291      	uxth	r1, r2
    4602:	4461      	add	r1, ip
    4604:	140d      	asrs	r5, r1, #16
    4606:	0c12      	lsrs	r2, r2, #16
    4608:	1952      	adds	r2, r2, r5
    460a:	1415      	asrs	r5, r2, #16
    460c:	b289      	uxth	r1, r1
    460e:	0412      	lsls	r2, r2, #16
    4610:	430a      	orrs	r2, r1
    4612:	46ac      	mov	ip, r5
    4614:	c304      	stmia	r3!, {r2}
    4616:	e7e8      	b.n	45ea <__mdiff+0x96>
    4618:	3e01      	subs	r6, #1
    461a:	e7ea      	b.n	45f2 <__mdiff+0x9e>

0000461c <__d2b>:
    461c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    461e:	001d      	movs	r5, r3
    4620:	2101      	movs	r1, #1
    4622:	9f08      	ldr	r7, [sp, #32]
    4624:	0014      	movs	r4, r2
    4626:	f7ff fd6b 	bl	4100 <_Balloc>
    462a:	032b      	lsls	r3, r5, #12
    462c:	006d      	lsls	r5, r5, #1
    462e:	0006      	movs	r6, r0
    4630:	0b1b      	lsrs	r3, r3, #12
    4632:	0d6d      	lsrs	r5, r5, #21
    4634:	d124      	bne.n	4680 <__d2b+0x64>
    4636:	9301      	str	r3, [sp, #4]
    4638:	2c00      	cmp	r4, #0
    463a:	d027      	beq.n	468c <__d2b+0x70>
    463c:	4668      	mov	r0, sp
    463e:	9400      	str	r4, [sp, #0]
    4640:	f7ff fe05 	bl	424e <__lo0bits>
    4644:	9c00      	ldr	r4, [sp, #0]
    4646:	2800      	cmp	r0, #0
    4648:	d01e      	beq.n	4688 <__d2b+0x6c>
    464a:	9b01      	ldr	r3, [sp, #4]
    464c:	2120      	movs	r1, #32
    464e:	001a      	movs	r2, r3
    4650:	1a09      	subs	r1, r1, r0
    4652:	408a      	lsls	r2, r1
    4654:	40c3      	lsrs	r3, r0
    4656:	4322      	orrs	r2, r4
    4658:	6172      	str	r2, [r6, #20]
    465a:	9301      	str	r3, [sp, #4]
    465c:	9c01      	ldr	r4, [sp, #4]
    465e:	61b4      	str	r4, [r6, #24]
    4660:	1e63      	subs	r3, r4, #1
    4662:	419c      	sbcs	r4, r3
    4664:	3401      	adds	r4, #1
    4666:	6134      	str	r4, [r6, #16]
    4668:	2d00      	cmp	r5, #0
    466a:	d018      	beq.n	469e <__d2b+0x82>
    466c:	4b12      	ldr	r3, [pc, #72]	; (46b8 <__d2b+0x9c>)
    466e:	18ed      	adds	r5, r5, r3
    4670:	2335      	movs	r3, #53	; 0x35
    4672:	182d      	adds	r5, r5, r0
    4674:	603d      	str	r5, [r7, #0]
    4676:	1a18      	subs	r0, r3, r0
    4678:	9b09      	ldr	r3, [sp, #36]	; 0x24
    467a:	6018      	str	r0, [r3, #0]
    467c:	0030      	movs	r0, r6
    467e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4680:	2280      	movs	r2, #128	; 0x80
    4682:	0352      	lsls	r2, r2, #13
    4684:	4313      	orrs	r3, r2
    4686:	e7d6      	b.n	4636 <__d2b+0x1a>
    4688:	6174      	str	r4, [r6, #20]
    468a:	e7e7      	b.n	465c <__d2b+0x40>
    468c:	a801      	add	r0, sp, #4
    468e:	f7ff fdde 	bl	424e <__lo0bits>
    4692:	2401      	movs	r4, #1
    4694:	9b01      	ldr	r3, [sp, #4]
    4696:	6134      	str	r4, [r6, #16]
    4698:	6173      	str	r3, [r6, #20]
    469a:	3020      	adds	r0, #32
    469c:	e7e4      	b.n	4668 <__d2b+0x4c>
    469e:	4b07      	ldr	r3, [pc, #28]	; (46bc <__d2b+0xa0>)
    46a0:	18c0      	adds	r0, r0, r3
    46a2:	4b07      	ldr	r3, [pc, #28]	; (46c0 <__d2b+0xa4>)
    46a4:	6038      	str	r0, [r7, #0]
    46a6:	18e3      	adds	r3, r4, r3
    46a8:	009b      	lsls	r3, r3, #2
    46aa:	18f3      	adds	r3, r6, r3
    46ac:	6958      	ldr	r0, [r3, #20]
    46ae:	f7ff fdb4 	bl	421a <__hi0bits>
    46b2:	0164      	lsls	r4, r4, #5
    46b4:	1a20      	subs	r0, r4, r0
    46b6:	e7df      	b.n	4678 <__d2b+0x5c>
    46b8:	fffffbcd 	.word	0xfffffbcd
    46bc:	fffffbce 	.word	0xfffffbce
    46c0:	3fffffff 	.word	0x3fffffff

000046c4 <_mprec_log10>:
    46c4:	b510      	push	{r4, lr}
    46c6:	0004      	movs	r4, r0
    46c8:	2817      	cmp	r0, #23
    46ca:	dc05      	bgt.n	46d8 <_mprec_log10+0x14>
    46cc:	4b07      	ldr	r3, [pc, #28]	; (46ec <_mprec_log10+0x28>)
    46ce:	00c4      	lsls	r4, r0, #3
    46d0:	191c      	adds	r4, r3, r4
    46d2:	6820      	ldr	r0, [r4, #0]
    46d4:	6861      	ldr	r1, [r4, #4]
    46d6:	bd10      	pop	{r4, pc}
    46d8:	2000      	movs	r0, #0
    46da:	4905      	ldr	r1, [pc, #20]	; (46f0 <_mprec_log10+0x2c>)
    46dc:	2200      	movs	r2, #0
    46de:	4b05      	ldr	r3, [pc, #20]	; (46f4 <_mprec_log10+0x30>)
    46e0:	3c01      	subs	r4, #1
    46e2:	f7fe fa8f 	bl	2c04 <__aeabi_dmul>
    46e6:	2c00      	cmp	r4, #0
    46e8:	d1f8      	bne.n	46dc <_mprec_log10+0x18>
    46ea:	e7f4      	b.n	46d6 <_mprec_log10+0x12>
    46ec:	00005e30 	.word	0x00005e30
    46f0:	3ff00000 	.word	0x3ff00000
    46f4:	40240000 	.word	0x40240000

000046f8 <_calloc_r>:
    46f8:	434a      	muls	r2, r1
    46fa:	b570      	push	{r4, r5, r6, lr}
    46fc:	0011      	movs	r1, r2
    46fe:	0014      	movs	r4, r2
    4700:	f000 f808 	bl	4714 <_malloc_r>
    4704:	1e05      	subs	r5, r0, #0
    4706:	d003      	beq.n	4710 <_calloc_r+0x18>
    4708:	0022      	movs	r2, r4
    470a:	2100      	movs	r1, #0
    470c:	f7ff fba1 	bl	3e52 <memset>
    4710:	0028      	movs	r0, r5
    4712:	bd70      	pop	{r4, r5, r6, pc}

00004714 <_malloc_r>:
    4714:	2303      	movs	r3, #3
    4716:	b570      	push	{r4, r5, r6, lr}
    4718:	1ccd      	adds	r5, r1, #3
    471a:	439d      	bics	r5, r3
    471c:	3508      	adds	r5, #8
    471e:	0006      	movs	r6, r0
    4720:	2d0c      	cmp	r5, #12
    4722:	d21e      	bcs.n	4762 <_malloc_r+0x4e>
    4724:	250c      	movs	r5, #12
    4726:	42a9      	cmp	r1, r5
    4728:	d81d      	bhi.n	4766 <_malloc_r+0x52>
    472a:	0030      	movs	r0, r6
    472c:	f000 fee0 	bl	54f0 <__malloc_lock>
    4730:	4a25      	ldr	r2, [pc, #148]	; (47c8 <_malloc_r+0xb4>)
    4732:	6814      	ldr	r4, [r2, #0]
    4734:	0021      	movs	r1, r4
    4736:	2900      	cmp	r1, #0
    4738:	d119      	bne.n	476e <_malloc_r+0x5a>
    473a:	4c24      	ldr	r4, [pc, #144]	; (47cc <_malloc_r+0xb8>)
    473c:	6823      	ldr	r3, [r4, #0]
    473e:	2b00      	cmp	r3, #0
    4740:	d103      	bne.n	474a <_malloc_r+0x36>
    4742:	0030      	movs	r0, r6
    4744:	f000 f844 	bl	47d0 <_sbrk_r>
    4748:	6020      	str	r0, [r4, #0]
    474a:	0029      	movs	r1, r5
    474c:	0030      	movs	r0, r6
    474e:	f000 f83f 	bl	47d0 <_sbrk_r>
    4752:	1c43      	adds	r3, r0, #1
    4754:	d12c      	bne.n	47b0 <_malloc_r+0x9c>
    4756:	230c      	movs	r3, #12
    4758:	0030      	movs	r0, r6
    475a:	6033      	str	r3, [r6, #0]
    475c:	f000 fec9 	bl	54f2 <__malloc_unlock>
    4760:	e003      	b.n	476a <_malloc_r+0x56>
    4762:	2d00      	cmp	r5, #0
    4764:	dadf      	bge.n	4726 <_malloc_r+0x12>
    4766:	230c      	movs	r3, #12
    4768:	6033      	str	r3, [r6, #0]
    476a:	2000      	movs	r0, #0
    476c:	bd70      	pop	{r4, r5, r6, pc}
    476e:	680b      	ldr	r3, [r1, #0]
    4770:	1b5b      	subs	r3, r3, r5
    4772:	d41a      	bmi.n	47aa <_malloc_r+0x96>
    4774:	2b0b      	cmp	r3, #11
    4776:	d903      	bls.n	4780 <_malloc_r+0x6c>
    4778:	600b      	str	r3, [r1, #0]
    477a:	18cc      	adds	r4, r1, r3
    477c:	6025      	str	r5, [r4, #0]
    477e:	e003      	b.n	4788 <_malloc_r+0x74>
    4780:	428c      	cmp	r4, r1
    4782:	d10e      	bne.n	47a2 <_malloc_r+0x8e>
    4784:	6863      	ldr	r3, [r4, #4]
    4786:	6013      	str	r3, [r2, #0]
    4788:	0030      	movs	r0, r6
    478a:	f000 feb2 	bl	54f2 <__malloc_unlock>
    478e:	0020      	movs	r0, r4
    4790:	2207      	movs	r2, #7
    4792:	300b      	adds	r0, #11
    4794:	1d23      	adds	r3, r4, #4
    4796:	4390      	bics	r0, r2
    4798:	1ac3      	subs	r3, r0, r3
    479a:	d0e7      	beq.n	476c <_malloc_r+0x58>
    479c:	425a      	negs	r2, r3
    479e:	50e2      	str	r2, [r4, r3]
    47a0:	e7e4      	b.n	476c <_malloc_r+0x58>
    47a2:	684b      	ldr	r3, [r1, #4]
    47a4:	6063      	str	r3, [r4, #4]
    47a6:	000c      	movs	r4, r1
    47a8:	e7ee      	b.n	4788 <_malloc_r+0x74>
    47aa:	000c      	movs	r4, r1
    47ac:	6849      	ldr	r1, [r1, #4]
    47ae:	e7c2      	b.n	4736 <_malloc_r+0x22>
    47b0:	2303      	movs	r3, #3
    47b2:	1cc4      	adds	r4, r0, #3
    47b4:	439c      	bics	r4, r3
    47b6:	42a0      	cmp	r0, r4
    47b8:	d0e0      	beq.n	477c <_malloc_r+0x68>
    47ba:	1a21      	subs	r1, r4, r0
    47bc:	0030      	movs	r0, r6
    47be:	f000 f807 	bl	47d0 <_sbrk_r>
    47c2:	1c43      	adds	r3, r0, #1
    47c4:	d1da      	bne.n	477c <_malloc_r+0x68>
    47c6:	e7c6      	b.n	4756 <_malloc_r+0x42>
    47c8:	200002c4 	.word	0x200002c4
    47cc:	200002c8 	.word	0x200002c8

000047d0 <_sbrk_r>:
    47d0:	2300      	movs	r3, #0
    47d2:	b570      	push	{r4, r5, r6, lr}
    47d4:	4c06      	ldr	r4, [pc, #24]	; (47f0 <_sbrk_r+0x20>)
    47d6:	0005      	movs	r5, r0
    47d8:	0008      	movs	r0, r1
    47da:	6023      	str	r3, [r4, #0]
    47dc:	f7fc faea 	bl	db4 <_sbrk>
    47e0:	1c43      	adds	r3, r0, #1
    47e2:	d103      	bne.n	47ec <_sbrk_r+0x1c>
    47e4:	6823      	ldr	r3, [r4, #0]
    47e6:	2b00      	cmp	r3, #0
    47e8:	d000      	beq.n	47ec <_sbrk_r+0x1c>
    47ea:	602b      	str	r3, [r5, #0]
    47ec:	bd70      	pop	{r4, r5, r6, pc}
    47ee:	46c0      	nop			; (mov r8, r8)
    47f0:	200003a4 	.word	0x200003a4

000047f4 <strcpy>:
    47f4:	1c03      	adds	r3, r0, #0
    47f6:	780a      	ldrb	r2, [r1, #0]
    47f8:	3101      	adds	r1, #1
    47fa:	701a      	strb	r2, [r3, #0]
    47fc:	3301      	adds	r3, #1
    47fe:	2a00      	cmp	r2, #0
    4800:	d1f9      	bne.n	47f6 <strcpy+0x2>
    4802:	4770      	bx	lr

00004804 <quorem>:
    4804:	b5f0      	push	{r4, r5, r6, r7, lr}
    4806:	6903      	ldr	r3, [r0, #16]
    4808:	690c      	ldr	r4, [r1, #16]
    480a:	b089      	sub	sp, #36	; 0x24
    480c:	0007      	movs	r7, r0
    480e:	9105      	str	r1, [sp, #20]
    4810:	2600      	movs	r6, #0
    4812:	429c      	cmp	r4, r3
    4814:	dc6d      	bgt.n	48f2 <quorem+0xee>
    4816:	000b      	movs	r3, r1
    4818:	3c01      	subs	r4, #1
    481a:	3314      	adds	r3, #20
    481c:	00a5      	lsls	r5, r4, #2
    481e:	9303      	str	r3, [sp, #12]
    4820:	195b      	adds	r3, r3, r5
    4822:	9304      	str	r3, [sp, #16]
    4824:	0003      	movs	r3, r0
    4826:	3314      	adds	r3, #20
    4828:	9302      	str	r3, [sp, #8]
    482a:	195d      	adds	r5, r3, r5
    482c:	9b04      	ldr	r3, [sp, #16]
    482e:	6828      	ldr	r0, [r5, #0]
    4830:	681b      	ldr	r3, [r3, #0]
    4832:	1c59      	adds	r1, r3, #1
    4834:	9301      	str	r3, [sp, #4]
    4836:	f7fc fcd0 	bl	11da <__aeabi_uidiv>
    483a:	9001      	str	r0, [sp, #4]
    483c:	42b0      	cmp	r0, r6
    483e:	d02d      	beq.n	489c <quorem+0x98>
    4840:	9b03      	ldr	r3, [sp, #12]
    4842:	9802      	ldr	r0, [sp, #8]
    4844:	469c      	mov	ip, r3
    4846:	9606      	str	r6, [sp, #24]
    4848:	4662      	mov	r2, ip
    484a:	ca08      	ldmia	r2!, {r3}
    484c:	4694      	mov	ip, r2
    484e:	9a01      	ldr	r2, [sp, #4]
    4850:	b299      	uxth	r1, r3
    4852:	4351      	muls	r1, r2
    4854:	0c1b      	lsrs	r3, r3, #16
    4856:	4353      	muls	r3, r2
    4858:	1989      	adds	r1, r1, r6
    485a:	0c0a      	lsrs	r2, r1, #16
    485c:	189b      	adds	r3, r3, r2
    485e:	9307      	str	r3, [sp, #28]
    4860:	8802      	ldrh	r2, [r0, #0]
    4862:	0c1e      	lsrs	r6, r3, #16
    4864:	9b06      	ldr	r3, [sp, #24]
    4866:	b289      	uxth	r1, r1
    4868:	18d2      	adds	r2, r2, r3
    486a:	6803      	ldr	r3, [r0, #0]
    486c:	1a52      	subs	r2, r2, r1
    486e:	0c19      	lsrs	r1, r3, #16
    4870:	466b      	mov	r3, sp
    4872:	8b9b      	ldrh	r3, [r3, #28]
    4874:	1acb      	subs	r3, r1, r3
    4876:	1411      	asrs	r1, r2, #16
    4878:	185b      	adds	r3, r3, r1
    487a:	1419      	asrs	r1, r3, #16
    487c:	b292      	uxth	r2, r2
    487e:	041b      	lsls	r3, r3, #16
    4880:	431a      	orrs	r2, r3
    4882:	9b04      	ldr	r3, [sp, #16]
    4884:	9106      	str	r1, [sp, #24]
    4886:	c004      	stmia	r0!, {r2}
    4888:	4563      	cmp	r3, ip
    488a:	d2dd      	bcs.n	4848 <quorem+0x44>
    488c:	682b      	ldr	r3, [r5, #0]
    488e:	2b00      	cmp	r3, #0
    4890:	d104      	bne.n	489c <quorem+0x98>
    4892:	9b02      	ldr	r3, [sp, #8]
    4894:	3d04      	subs	r5, #4
    4896:	42ab      	cmp	r3, r5
    4898:	d32e      	bcc.n	48f8 <quorem+0xf4>
    489a:	613c      	str	r4, [r7, #16]
    489c:	9905      	ldr	r1, [sp, #20]
    489e:	0038      	movs	r0, r7
    48a0:	f7ff fe3f 	bl	4522 <__mcmp>
    48a4:	2800      	cmp	r0, #0
    48a6:	db23      	blt.n	48f0 <quorem+0xec>
    48a8:	2500      	movs	r5, #0
    48aa:	9b01      	ldr	r3, [sp, #4]
    48ac:	9802      	ldr	r0, [sp, #8]
    48ae:	3301      	adds	r3, #1
    48b0:	9903      	ldr	r1, [sp, #12]
    48b2:	9301      	str	r3, [sp, #4]
    48b4:	c908      	ldmia	r1!, {r3}
    48b6:	8802      	ldrh	r2, [r0, #0]
    48b8:	1955      	adds	r5, r2, r5
    48ba:	b29a      	uxth	r2, r3
    48bc:	1aaa      	subs	r2, r5, r2
    48be:	6805      	ldr	r5, [r0, #0]
    48c0:	0c1b      	lsrs	r3, r3, #16
    48c2:	0c2d      	lsrs	r5, r5, #16
    48c4:	1aeb      	subs	r3, r5, r3
    48c6:	1415      	asrs	r5, r2, #16
    48c8:	195b      	adds	r3, r3, r5
    48ca:	141d      	asrs	r5, r3, #16
    48cc:	b292      	uxth	r2, r2
    48ce:	041b      	lsls	r3, r3, #16
    48d0:	4313      	orrs	r3, r2
    48d2:	c008      	stmia	r0!, {r3}
    48d4:	9b04      	ldr	r3, [sp, #16]
    48d6:	428b      	cmp	r3, r1
    48d8:	d2ec      	bcs.n	48b4 <quorem+0xb0>
    48da:	9a02      	ldr	r2, [sp, #8]
    48dc:	00a3      	lsls	r3, r4, #2
    48de:	18d3      	adds	r3, r2, r3
    48e0:	681a      	ldr	r2, [r3, #0]
    48e2:	2a00      	cmp	r2, #0
    48e4:	d104      	bne.n	48f0 <quorem+0xec>
    48e6:	9a02      	ldr	r2, [sp, #8]
    48e8:	3b04      	subs	r3, #4
    48ea:	429a      	cmp	r2, r3
    48ec:	d309      	bcc.n	4902 <quorem+0xfe>
    48ee:	613c      	str	r4, [r7, #16]
    48f0:	9e01      	ldr	r6, [sp, #4]
    48f2:	0030      	movs	r0, r6
    48f4:	b009      	add	sp, #36	; 0x24
    48f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48f8:	682b      	ldr	r3, [r5, #0]
    48fa:	2b00      	cmp	r3, #0
    48fc:	d1cd      	bne.n	489a <quorem+0x96>
    48fe:	3c01      	subs	r4, #1
    4900:	e7c7      	b.n	4892 <quorem+0x8e>
    4902:	681a      	ldr	r2, [r3, #0]
    4904:	2a00      	cmp	r2, #0
    4906:	d1f2      	bne.n	48ee <quorem+0xea>
    4908:	3c01      	subs	r4, #1
    490a:	e7ec      	b.n	48e6 <quorem+0xe2>

0000490c <_dtoa_r>:
    490c:	b5f0      	push	{r4, r5, r6, r7, lr}
    490e:	0016      	movs	r6, r2
    4910:	001f      	movs	r7, r3
    4912:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4914:	b09d      	sub	sp, #116	; 0x74
    4916:	9004      	str	r0, [sp, #16]
    4918:	9d25      	ldr	r5, [sp, #148]	; 0x94
    491a:	9606      	str	r6, [sp, #24]
    491c:	9707      	str	r7, [sp, #28]
    491e:	2c00      	cmp	r4, #0
    4920:	d108      	bne.n	4934 <_dtoa_r+0x28>
    4922:	2010      	movs	r0, #16
    4924:	f000 fdda 	bl	54dc <malloc>
    4928:	9b04      	ldr	r3, [sp, #16]
    492a:	6258      	str	r0, [r3, #36]	; 0x24
    492c:	6044      	str	r4, [r0, #4]
    492e:	6084      	str	r4, [r0, #8]
    4930:	6004      	str	r4, [r0, #0]
    4932:	60c4      	str	r4, [r0, #12]
    4934:	9b04      	ldr	r3, [sp, #16]
    4936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4938:	6819      	ldr	r1, [r3, #0]
    493a:	2900      	cmp	r1, #0
    493c:	d00b      	beq.n	4956 <_dtoa_r+0x4a>
    493e:	685a      	ldr	r2, [r3, #4]
    4940:	2301      	movs	r3, #1
    4942:	4093      	lsls	r3, r2
    4944:	604a      	str	r2, [r1, #4]
    4946:	608b      	str	r3, [r1, #8]
    4948:	9804      	ldr	r0, [sp, #16]
    494a:	f7ff fc11 	bl	4170 <_Bfree>
    494e:	2200      	movs	r2, #0
    4950:	9b04      	ldr	r3, [sp, #16]
    4952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4954:	601a      	str	r2, [r3, #0]
    4956:	9b07      	ldr	r3, [sp, #28]
    4958:	2b00      	cmp	r3, #0
    495a:	da1f      	bge.n	499c <_dtoa_r+0x90>
    495c:	2301      	movs	r3, #1
    495e:	602b      	str	r3, [r5, #0]
    4960:	007b      	lsls	r3, r7, #1
    4962:	085b      	lsrs	r3, r3, #1
    4964:	9307      	str	r3, [sp, #28]
    4966:	9c07      	ldr	r4, [sp, #28]
    4968:	4bb7      	ldr	r3, [pc, #732]	; (4c48 <_dtoa_r+0x33c>)
    496a:	0022      	movs	r2, r4
    496c:	9319      	str	r3, [sp, #100]	; 0x64
    496e:	401a      	ands	r2, r3
    4970:	429a      	cmp	r2, r3
    4972:	d116      	bne.n	49a2 <_dtoa_r+0x96>
    4974:	4bb5      	ldr	r3, [pc, #724]	; (4c4c <_dtoa_r+0x340>)
    4976:	9a24      	ldr	r2, [sp, #144]	; 0x90
    4978:	6013      	str	r3, [r2, #0]
    497a:	9b06      	ldr	r3, [sp, #24]
    497c:	2b00      	cmp	r3, #0
    497e:	d103      	bne.n	4988 <_dtoa_r+0x7c>
    4980:	0324      	lsls	r4, r4, #12
    4982:	d101      	bne.n	4988 <_dtoa_r+0x7c>
    4984:	f000 fd91 	bl	54aa <_dtoa_r+0xb9e>
    4988:	4bb1      	ldr	r3, [pc, #708]	; (4c50 <_dtoa_r+0x344>)
    498a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    498c:	930a      	str	r3, [sp, #40]	; 0x28
    498e:	4bb1      	ldr	r3, [pc, #708]	; (4c54 <_dtoa_r+0x348>)
    4990:	2a00      	cmp	r2, #0
    4992:	d001      	beq.n	4998 <_dtoa_r+0x8c>
    4994:	f000 fd8f 	bl	54b6 <_dtoa_r+0xbaa>
    4998:	f000 fd8f 	bl	54ba <_dtoa_r+0xbae>
    499c:	2300      	movs	r3, #0
    499e:	602b      	str	r3, [r5, #0]
    49a0:	e7e1      	b.n	4966 <_dtoa_r+0x5a>
    49a2:	9e06      	ldr	r6, [sp, #24]
    49a4:	9f07      	ldr	r7, [sp, #28]
    49a6:	2200      	movs	r2, #0
    49a8:	2300      	movs	r3, #0
    49aa:	0030      	movs	r0, r6
    49ac:	0039      	movs	r1, r7
    49ae:	f7fe ffcf 	bl	3950 <__aeabi_dcmpeq>
    49b2:	1e05      	subs	r5, r0, #0
    49b4:	d00e      	beq.n	49d4 <_dtoa_r+0xc8>
    49b6:	2301      	movs	r3, #1
    49b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
    49ba:	6013      	str	r3, [r2, #0]
    49bc:	4ba6      	ldr	r3, [pc, #664]	; (4c58 <_dtoa_r+0x34c>)
    49be:	9a26      	ldr	r2, [sp, #152]	; 0x98
    49c0:	930a      	str	r3, [sp, #40]	; 0x28
    49c2:	2a00      	cmp	r2, #0
    49c4:	d101      	bne.n	49ca <_dtoa_r+0xbe>
    49c6:	f000 fd78 	bl	54ba <_dtoa_r+0xbae>
    49ca:	4aa4      	ldr	r2, [pc, #656]	; (4c5c <_dtoa_r+0x350>)
    49cc:	9926      	ldr	r1, [sp, #152]	; 0x98
    49ce:	600a      	str	r2, [r1, #0]
    49d0:	f000 fd73 	bl	54ba <_dtoa_r+0xbae>
    49d4:	ab1a      	add	r3, sp, #104	; 0x68
    49d6:	9301      	str	r3, [sp, #4]
    49d8:	ab1b      	add	r3, sp, #108	; 0x6c
    49da:	9300      	str	r3, [sp, #0]
    49dc:	0032      	movs	r2, r6
    49de:	003b      	movs	r3, r7
    49e0:	9804      	ldr	r0, [sp, #16]
    49e2:	f7ff fe1b 	bl	461c <__d2b>
    49e6:	0063      	lsls	r3, r4, #1
    49e8:	9005      	str	r0, [sp, #20]
    49ea:	0d5b      	lsrs	r3, r3, #21
    49ec:	d100      	bne.n	49f0 <_dtoa_r+0xe4>
    49ee:	e07f      	b.n	4af0 <_dtoa_r+0x1e4>
    49f0:	033a      	lsls	r2, r7, #12
    49f2:	4c9b      	ldr	r4, [pc, #620]	; (4c60 <_dtoa_r+0x354>)
    49f4:	0b12      	lsrs	r2, r2, #12
    49f6:	4314      	orrs	r4, r2
    49f8:	0021      	movs	r1, r4
    49fa:	4a9a      	ldr	r2, [pc, #616]	; (4c64 <_dtoa_r+0x358>)
    49fc:	0030      	movs	r0, r6
    49fe:	9518      	str	r5, [sp, #96]	; 0x60
    4a00:	189e      	adds	r6, r3, r2
    4a02:	2200      	movs	r2, #0
    4a04:	4b98      	ldr	r3, [pc, #608]	; (4c68 <_dtoa_r+0x35c>)
    4a06:	f7fe fb7d 	bl	3104 <__aeabi_dsub>
    4a0a:	4a98      	ldr	r2, [pc, #608]	; (4c6c <_dtoa_r+0x360>)
    4a0c:	4b98      	ldr	r3, [pc, #608]	; (4c70 <_dtoa_r+0x364>)
    4a0e:	f7fe f8f9 	bl	2c04 <__aeabi_dmul>
    4a12:	4a98      	ldr	r2, [pc, #608]	; (4c74 <_dtoa_r+0x368>)
    4a14:	4b98      	ldr	r3, [pc, #608]	; (4c78 <_dtoa_r+0x36c>)
    4a16:	f000 fd77 	bl	5508 <__aeabi_dadd>
    4a1a:	0004      	movs	r4, r0
    4a1c:	0030      	movs	r0, r6
    4a1e:	000d      	movs	r5, r1
    4a20:	f7fe feba 	bl	3798 <__aeabi_i2d>
    4a24:	4a95      	ldr	r2, [pc, #596]	; (4c7c <_dtoa_r+0x370>)
    4a26:	4b96      	ldr	r3, [pc, #600]	; (4c80 <_dtoa_r+0x374>)
    4a28:	f7fe f8ec 	bl	2c04 <__aeabi_dmul>
    4a2c:	0002      	movs	r2, r0
    4a2e:	000b      	movs	r3, r1
    4a30:	0020      	movs	r0, r4
    4a32:	0029      	movs	r1, r5
    4a34:	f000 fd68 	bl	5508 <__aeabi_dadd>
    4a38:	0004      	movs	r4, r0
    4a3a:	000d      	movs	r5, r1
    4a3c:	f7fe fe78 	bl	3730 <__aeabi_d2iz>
    4a40:	2200      	movs	r2, #0
    4a42:	9003      	str	r0, [sp, #12]
    4a44:	2300      	movs	r3, #0
    4a46:	0020      	movs	r0, r4
    4a48:	0029      	movs	r1, r5
    4a4a:	f7fe ff87 	bl	395c <__aeabi_dcmplt>
    4a4e:	2800      	cmp	r0, #0
    4a50:	d00e      	beq.n	4a70 <_dtoa_r+0x164>
    4a52:	9803      	ldr	r0, [sp, #12]
    4a54:	f7fe fea0 	bl	3798 <__aeabi_i2d>
    4a58:	000b      	movs	r3, r1
    4a5a:	0002      	movs	r2, r0
    4a5c:	0029      	movs	r1, r5
    4a5e:	0020      	movs	r0, r4
    4a60:	f7fe ff76 	bl	3950 <__aeabi_dcmpeq>
    4a64:	0003      	movs	r3, r0
    4a66:	4258      	negs	r0, r3
    4a68:	4158      	adcs	r0, r3
    4a6a:	9b03      	ldr	r3, [sp, #12]
    4a6c:	1a1b      	subs	r3, r3, r0
    4a6e:	9303      	str	r3, [sp, #12]
    4a70:	2301      	movs	r3, #1
    4a72:	9316      	str	r3, [sp, #88]	; 0x58
    4a74:	9b03      	ldr	r3, [sp, #12]
    4a76:	2b16      	cmp	r3, #22
    4a78:	d80f      	bhi.n	4a9a <_dtoa_r+0x18e>
    4a7a:	4982      	ldr	r1, [pc, #520]	; (4c84 <_dtoa_r+0x378>)
    4a7c:	00db      	lsls	r3, r3, #3
    4a7e:	18c9      	adds	r1, r1, r3
    4a80:	6808      	ldr	r0, [r1, #0]
    4a82:	6849      	ldr	r1, [r1, #4]
    4a84:	9a06      	ldr	r2, [sp, #24]
    4a86:	9b07      	ldr	r3, [sp, #28]
    4a88:	f7fe ff7c 	bl	3984 <__aeabi_dcmpgt>
    4a8c:	2800      	cmp	r0, #0
    4a8e:	d04b      	beq.n	4b28 <_dtoa_r+0x21c>
    4a90:	9b03      	ldr	r3, [sp, #12]
    4a92:	3b01      	subs	r3, #1
    4a94:	9303      	str	r3, [sp, #12]
    4a96:	2300      	movs	r3, #0
    4a98:	9316      	str	r3, [sp, #88]	; 0x58
    4a9a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4a9c:	1b9e      	subs	r6, r3, r6
    4a9e:	2300      	movs	r3, #0
    4aa0:	930b      	str	r3, [sp, #44]	; 0x2c
    4aa2:	0033      	movs	r3, r6
    4aa4:	3b01      	subs	r3, #1
    4aa6:	930c      	str	r3, [sp, #48]	; 0x30
    4aa8:	d504      	bpl.n	4ab4 <_dtoa_r+0x1a8>
    4aaa:	2301      	movs	r3, #1
    4aac:	1b9b      	subs	r3, r3, r6
    4aae:	930b      	str	r3, [sp, #44]	; 0x2c
    4ab0:	2300      	movs	r3, #0
    4ab2:	930c      	str	r3, [sp, #48]	; 0x30
    4ab4:	9b03      	ldr	r3, [sp, #12]
    4ab6:	2b00      	cmp	r3, #0
    4ab8:	db38      	blt.n	4b2c <_dtoa_r+0x220>
    4aba:	9a03      	ldr	r2, [sp, #12]
    4abc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4abe:	4694      	mov	ip, r2
    4ac0:	4463      	add	r3, ip
    4ac2:	930c      	str	r3, [sp, #48]	; 0x30
    4ac4:	2300      	movs	r3, #0
    4ac6:	920f      	str	r2, [sp, #60]	; 0x3c
    4ac8:	9308      	str	r3, [sp, #32]
    4aca:	9b22      	ldr	r3, [sp, #136]	; 0x88
    4acc:	2501      	movs	r5, #1
    4ace:	2b09      	cmp	r3, #9
    4ad0:	d900      	bls.n	4ad4 <_dtoa_r+0x1c8>
    4ad2:	e091      	b.n	4bf8 <_dtoa_r+0x2ec>
    4ad4:	2b05      	cmp	r3, #5
    4ad6:	dd02      	ble.n	4ade <_dtoa_r+0x1d2>
    4ad8:	2500      	movs	r5, #0
    4ada:	3b04      	subs	r3, #4
    4adc:	9322      	str	r3, [sp, #136]	; 0x88
    4ade:	9b22      	ldr	r3, [sp, #136]	; 0x88
    4ae0:	1e98      	subs	r0, r3, #2
    4ae2:	2803      	cmp	r0, #3
    4ae4:	d900      	bls.n	4ae8 <_dtoa_r+0x1dc>
    4ae6:	e091      	b.n	4c0c <_dtoa_r+0x300>
    4ae8:	f000 fd04 	bl	54f4 <__gnu_thumb1_case_uqi>
    4aec:	76298482 	.word	0x76298482
    4af0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4af2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    4af4:	189e      	adds	r6, r3, r2
    4af6:	4b64      	ldr	r3, [pc, #400]	; (4c88 <_dtoa_r+0x37c>)
    4af8:	18f2      	adds	r2, r6, r3
    4afa:	2a20      	cmp	r2, #32
    4afc:	dd0f      	ble.n	4b1e <_dtoa_r+0x212>
    4afe:	4b63      	ldr	r3, [pc, #396]	; (4c8c <_dtoa_r+0x380>)
    4b00:	9806      	ldr	r0, [sp, #24]
    4b02:	18f3      	adds	r3, r6, r3
    4b04:	40d8      	lsrs	r0, r3
    4b06:	2340      	movs	r3, #64	; 0x40
    4b08:	1a9b      	subs	r3, r3, r2
    4b0a:	409c      	lsls	r4, r3
    4b0c:	4320      	orrs	r0, r4
    4b0e:	f7fe fe85 	bl	381c <__aeabi_ui2d>
    4b12:	2301      	movs	r3, #1
    4b14:	4c5e      	ldr	r4, [pc, #376]	; (4c90 <_dtoa_r+0x384>)
    4b16:	3e01      	subs	r6, #1
    4b18:	1909      	adds	r1, r1, r4
    4b1a:	9318      	str	r3, [sp, #96]	; 0x60
    4b1c:	e771      	b.n	4a02 <_dtoa_r+0xf6>
    4b1e:	2320      	movs	r3, #32
    4b20:	9806      	ldr	r0, [sp, #24]
    4b22:	1a9b      	subs	r3, r3, r2
    4b24:	4098      	lsls	r0, r3
    4b26:	e7f2      	b.n	4b0e <_dtoa_r+0x202>
    4b28:	9016      	str	r0, [sp, #88]	; 0x58
    4b2a:	e7b6      	b.n	4a9a <_dtoa_r+0x18e>
    4b2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4b2e:	9a03      	ldr	r2, [sp, #12]
    4b30:	1a9b      	subs	r3, r3, r2
    4b32:	930b      	str	r3, [sp, #44]	; 0x2c
    4b34:	4253      	negs	r3, r2
    4b36:	9308      	str	r3, [sp, #32]
    4b38:	2300      	movs	r3, #0
    4b3a:	930f      	str	r3, [sp, #60]	; 0x3c
    4b3c:	e7c5      	b.n	4aca <_dtoa_r+0x1be>
    4b3e:	2301      	movs	r3, #1
    4b40:	930e      	str	r3, [sp, #56]	; 0x38
    4b42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    4b44:	2b00      	cmp	r3, #0
    4b46:	dd65      	ble.n	4c14 <_dtoa_r+0x308>
    4b48:	001f      	movs	r7, r3
    4b4a:	930d      	str	r3, [sp, #52]	; 0x34
    4b4c:	9a04      	ldr	r2, [sp, #16]
    4b4e:	6a54      	ldr	r4, [r2, #36]	; 0x24
    4b50:	2200      	movs	r2, #0
    4b52:	6062      	str	r2, [r4, #4]
    4b54:	3204      	adds	r2, #4
    4b56:	0011      	movs	r1, r2
    4b58:	3114      	adds	r1, #20
    4b5a:	4299      	cmp	r1, r3
    4b5c:	d95f      	bls.n	4c1e <_dtoa_r+0x312>
    4b5e:	6861      	ldr	r1, [r4, #4]
    4b60:	9804      	ldr	r0, [sp, #16]
    4b62:	f7ff facd 	bl	4100 <_Balloc>
    4b66:	9b04      	ldr	r3, [sp, #16]
    4b68:	6020      	str	r0, [r4, #0]
    4b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b6c:	681b      	ldr	r3, [r3, #0]
    4b6e:	930a      	str	r3, [sp, #40]	; 0x28
    4b70:	2f0e      	cmp	r7, #14
    4b72:	d900      	bls.n	4b76 <_dtoa_r+0x26a>
    4b74:	e105      	b.n	4d82 <_dtoa_r+0x476>
    4b76:	2d00      	cmp	r5, #0
    4b78:	d100      	bne.n	4b7c <_dtoa_r+0x270>
    4b7a:	e102      	b.n	4d82 <_dtoa_r+0x476>
    4b7c:	9b06      	ldr	r3, [sp, #24]
    4b7e:	9c07      	ldr	r4, [sp, #28]
    4b80:	9314      	str	r3, [sp, #80]	; 0x50
    4b82:	9415      	str	r4, [sp, #84]	; 0x54
    4b84:	9b03      	ldr	r3, [sp, #12]
    4b86:	2b00      	cmp	r3, #0
    4b88:	dc00      	bgt.n	4b8c <_dtoa_r+0x280>
    4b8a:	e085      	b.n	4c98 <_dtoa_r+0x38c>
    4b8c:	001a      	movs	r2, r3
    4b8e:	210f      	movs	r1, #15
    4b90:	4b3c      	ldr	r3, [pc, #240]	; (4c84 <_dtoa_r+0x378>)
    4b92:	400a      	ands	r2, r1
    4b94:	00d2      	lsls	r2, r2, #3
    4b96:	189b      	adds	r3, r3, r2
    4b98:	685c      	ldr	r4, [r3, #4]
    4b9a:	681b      	ldr	r3, [r3, #0]
    4b9c:	9310      	str	r3, [sp, #64]	; 0x40
    4b9e:	9411      	str	r4, [sp, #68]	; 0x44
    4ba0:	9b03      	ldr	r3, [sp, #12]
    4ba2:	2402      	movs	r4, #2
    4ba4:	111d      	asrs	r5, r3, #4
    4ba6:	06eb      	lsls	r3, r5, #27
    4ba8:	d50a      	bpl.n	4bc0 <_dtoa_r+0x2b4>
    4baa:	4b3a      	ldr	r3, [pc, #232]	; (4c94 <_dtoa_r+0x388>)
    4bac:	400d      	ands	r5, r1
    4bae:	6a1a      	ldr	r2, [r3, #32]
    4bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4bb2:	9814      	ldr	r0, [sp, #80]	; 0x50
    4bb4:	9915      	ldr	r1, [sp, #84]	; 0x54
    4bb6:	f7fd fcf1 	bl	259c <__aeabi_ddiv>
    4bba:	9006      	str	r0, [sp, #24]
    4bbc:	9107      	str	r1, [sp, #28]
    4bbe:	3401      	adds	r4, #1
    4bc0:	4e34      	ldr	r6, [pc, #208]	; (4c94 <_dtoa_r+0x388>)
    4bc2:	2d00      	cmp	r5, #0
    4bc4:	d130      	bne.n	4c28 <_dtoa_r+0x31c>
    4bc6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4bc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4bca:	9806      	ldr	r0, [sp, #24]
    4bcc:	9907      	ldr	r1, [sp, #28]
    4bce:	f7fd fce5 	bl	259c <__aeabi_ddiv>
    4bd2:	9006      	str	r0, [sp, #24]
    4bd4:	9107      	str	r1, [sp, #28]
    4bd6:	e07a      	b.n	4cce <_dtoa_r+0x3c2>
    4bd8:	2301      	movs	r3, #1
    4bda:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    4bdc:	930e      	str	r3, [sp, #56]	; 0x38
    4bde:	4694      	mov	ip, r2
    4be0:	9b03      	ldr	r3, [sp, #12]
    4be2:	4463      	add	r3, ip
    4be4:	1c5f      	adds	r7, r3, #1
    4be6:	930d      	str	r3, [sp, #52]	; 0x34
    4be8:	1e3b      	subs	r3, r7, #0
    4bea:	dcaf      	bgt.n	4b4c <_dtoa_r+0x240>
    4bec:	2301      	movs	r3, #1
    4bee:	e7ad      	b.n	4b4c <_dtoa_r+0x240>
    4bf0:	2300      	movs	r3, #0
    4bf2:	e7a5      	b.n	4b40 <_dtoa_r+0x234>
    4bf4:	2300      	movs	r3, #0
    4bf6:	e7f0      	b.n	4bda <_dtoa_r+0x2ce>
    4bf8:	2300      	movs	r3, #0
    4bfa:	950e      	str	r5, [sp, #56]	; 0x38
    4bfc:	9322      	str	r3, [sp, #136]	; 0x88
    4bfe:	3b01      	subs	r3, #1
    4c00:	2200      	movs	r2, #0
    4c02:	930d      	str	r3, [sp, #52]	; 0x34
    4c04:	001f      	movs	r7, r3
    4c06:	3313      	adds	r3, #19
    4c08:	9223      	str	r2, [sp, #140]	; 0x8c
    4c0a:	e79f      	b.n	4b4c <_dtoa_r+0x240>
    4c0c:	2301      	movs	r3, #1
    4c0e:	930e      	str	r3, [sp, #56]	; 0x38
    4c10:	3b02      	subs	r3, #2
    4c12:	e7f5      	b.n	4c00 <_dtoa_r+0x2f4>
    4c14:	2301      	movs	r3, #1
    4c16:	930d      	str	r3, [sp, #52]	; 0x34
    4c18:	001f      	movs	r7, r3
    4c1a:	001a      	movs	r2, r3
    4c1c:	e7f4      	b.n	4c08 <_dtoa_r+0x2fc>
    4c1e:	6861      	ldr	r1, [r4, #4]
    4c20:	0052      	lsls	r2, r2, #1
    4c22:	3101      	adds	r1, #1
    4c24:	6061      	str	r1, [r4, #4]
    4c26:	e796      	b.n	4b56 <_dtoa_r+0x24a>
    4c28:	2301      	movs	r3, #1
    4c2a:	421d      	tst	r5, r3
    4c2c:	d008      	beq.n	4c40 <_dtoa_r+0x334>
    4c2e:	9810      	ldr	r0, [sp, #64]	; 0x40
    4c30:	9911      	ldr	r1, [sp, #68]	; 0x44
    4c32:	18e4      	adds	r4, r4, r3
    4c34:	6832      	ldr	r2, [r6, #0]
    4c36:	6873      	ldr	r3, [r6, #4]
    4c38:	f7fd ffe4 	bl	2c04 <__aeabi_dmul>
    4c3c:	9010      	str	r0, [sp, #64]	; 0x40
    4c3e:	9111      	str	r1, [sp, #68]	; 0x44
    4c40:	106d      	asrs	r5, r5, #1
    4c42:	3608      	adds	r6, #8
    4c44:	e7bd      	b.n	4bc2 <_dtoa_r+0x2b6>
    4c46:	46c0      	nop			; (mov r8, r8)
    4c48:	7ff00000 	.word	0x7ff00000
    4c4c:	0000270f 	.word	0x0000270f
    4c50:	00005f0d 	.word	0x00005f0d
    4c54:	00005f10 	.word	0x00005f10
    4c58:	00005f11 	.word	0x00005f11
    4c5c:	00005f12 	.word	0x00005f12
    4c60:	3ff00000 	.word	0x3ff00000
    4c64:	fffffc01 	.word	0xfffffc01
    4c68:	3ff80000 	.word	0x3ff80000
    4c6c:	636f4361 	.word	0x636f4361
    4c70:	3fd287a7 	.word	0x3fd287a7
    4c74:	8b60c8b3 	.word	0x8b60c8b3
    4c78:	3fc68a28 	.word	0x3fc68a28
    4c7c:	509f79fb 	.word	0x509f79fb
    4c80:	3fd34413 	.word	0x3fd34413
    4c84:	00005e30 	.word	0x00005e30
    4c88:	00000432 	.word	0x00000432
    4c8c:	00000412 	.word	0x00000412
    4c90:	fe100000 	.word	0xfe100000
    4c94:	00005e08 	.word	0x00005e08
    4c98:	9b03      	ldr	r3, [sp, #12]
    4c9a:	2402      	movs	r4, #2
    4c9c:	2b00      	cmp	r3, #0
    4c9e:	d016      	beq.n	4cce <_dtoa_r+0x3c2>
    4ca0:	9814      	ldr	r0, [sp, #80]	; 0x50
    4ca2:	9915      	ldr	r1, [sp, #84]	; 0x54
    4ca4:	425d      	negs	r5, r3
    4ca6:	230f      	movs	r3, #15
    4ca8:	4aca      	ldr	r2, [pc, #808]	; (4fd4 <_dtoa_r+0x6c8>)
    4caa:	402b      	ands	r3, r5
    4cac:	00db      	lsls	r3, r3, #3
    4cae:	18d3      	adds	r3, r2, r3
    4cb0:	681a      	ldr	r2, [r3, #0]
    4cb2:	685b      	ldr	r3, [r3, #4]
    4cb4:	f7fd ffa6 	bl	2c04 <__aeabi_dmul>
    4cb8:	2300      	movs	r3, #0
    4cba:	9006      	str	r0, [sp, #24]
    4cbc:	9107      	str	r1, [sp, #28]
    4cbe:	4ec6      	ldr	r6, [pc, #792]	; (4fd8 <_dtoa_r+0x6cc>)
    4cc0:	112d      	asrs	r5, r5, #4
    4cc2:	2d00      	cmp	r5, #0
    4cc4:	d000      	beq.n	4cc8 <_dtoa_r+0x3bc>
    4cc6:	e08c      	b.n	4de2 <_dtoa_r+0x4d6>
    4cc8:	2b00      	cmp	r3, #0
    4cca:	d000      	beq.n	4cce <_dtoa_r+0x3c2>
    4ccc:	e781      	b.n	4bd2 <_dtoa_r+0x2c6>
    4cce:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4cd0:	2b00      	cmp	r3, #0
    4cd2:	d100      	bne.n	4cd6 <_dtoa_r+0x3ca>
    4cd4:	e091      	b.n	4dfa <_dtoa_r+0x4ee>
    4cd6:	9a06      	ldr	r2, [sp, #24]
    4cd8:	9b07      	ldr	r3, [sp, #28]
    4cda:	9210      	str	r2, [sp, #64]	; 0x40
    4cdc:	9311      	str	r3, [sp, #68]	; 0x44
    4cde:	9810      	ldr	r0, [sp, #64]	; 0x40
    4ce0:	9911      	ldr	r1, [sp, #68]	; 0x44
    4ce2:	2200      	movs	r2, #0
    4ce4:	4bbd      	ldr	r3, [pc, #756]	; (4fdc <_dtoa_r+0x6d0>)
    4ce6:	f7fe fe39 	bl	395c <__aeabi_dcmplt>
    4cea:	2800      	cmp	r0, #0
    4cec:	d100      	bne.n	4cf0 <_dtoa_r+0x3e4>
    4cee:	e084      	b.n	4dfa <_dtoa_r+0x4ee>
    4cf0:	2f00      	cmp	r7, #0
    4cf2:	d100      	bne.n	4cf6 <_dtoa_r+0x3ea>
    4cf4:	e081      	b.n	4dfa <_dtoa_r+0x4ee>
    4cf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4cf8:	2b00      	cmp	r3, #0
    4cfa:	dd3e      	ble.n	4d7a <_dtoa_r+0x46e>
    4cfc:	9810      	ldr	r0, [sp, #64]	; 0x40
    4cfe:	9911      	ldr	r1, [sp, #68]	; 0x44
    4d00:	9b03      	ldr	r3, [sp, #12]
    4d02:	2200      	movs	r2, #0
    4d04:	1e5e      	subs	r6, r3, #1
    4d06:	4bb6      	ldr	r3, [pc, #728]	; (4fe0 <_dtoa_r+0x6d4>)
    4d08:	f7fd ff7c 	bl	2c04 <__aeabi_dmul>
    4d0c:	9006      	str	r0, [sp, #24]
    4d0e:	9107      	str	r1, [sp, #28]
    4d10:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4d12:	3401      	adds	r4, #1
    4d14:	0020      	movs	r0, r4
    4d16:	f7fe fd3f 	bl	3798 <__aeabi_i2d>
    4d1a:	9a06      	ldr	r2, [sp, #24]
    4d1c:	9b07      	ldr	r3, [sp, #28]
    4d1e:	f7fd ff71 	bl	2c04 <__aeabi_dmul>
    4d22:	2200      	movs	r2, #0
    4d24:	4baf      	ldr	r3, [pc, #700]	; (4fe4 <_dtoa_r+0x6d8>)
    4d26:	f000 fbef 	bl	5508 <__aeabi_dadd>
    4d2a:	9012      	str	r0, [sp, #72]	; 0x48
    4d2c:	9113      	str	r1, [sp, #76]	; 0x4c
    4d2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4d30:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    4d32:	4aad      	ldr	r2, [pc, #692]	; (4fe8 <_dtoa_r+0x6dc>)
    4d34:	9310      	str	r3, [sp, #64]	; 0x40
    4d36:	9411      	str	r4, [sp, #68]	; 0x44
    4d38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    4d3a:	189c      	adds	r4, r3, r2
    4d3c:	9411      	str	r4, [sp, #68]	; 0x44
    4d3e:	2d00      	cmp	r5, #0
    4d40:	d15e      	bne.n	4e00 <_dtoa_r+0x4f4>
    4d42:	9806      	ldr	r0, [sp, #24]
    4d44:	9907      	ldr	r1, [sp, #28]
    4d46:	2200      	movs	r2, #0
    4d48:	4ba8      	ldr	r3, [pc, #672]	; (4fec <_dtoa_r+0x6e0>)
    4d4a:	f7fe f9db 	bl	3104 <__aeabi_dsub>
    4d4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d50:	0023      	movs	r3, r4
    4d52:	9006      	str	r0, [sp, #24]
    4d54:	9107      	str	r1, [sp, #28]
    4d56:	f7fe fe15 	bl	3984 <__aeabi_dcmpgt>
    4d5a:	2800      	cmp	r0, #0
    4d5c:	d000      	beq.n	4d60 <_dtoa_r+0x454>
    4d5e:	e301      	b.n	5364 <_dtoa_r+0xa58>
    4d60:	48a3      	ldr	r0, [pc, #652]	; (4ff0 <_dtoa_r+0x6e4>)
    4d62:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4d64:	4684      	mov	ip, r0
    4d66:	4461      	add	r1, ip
    4d68:	000b      	movs	r3, r1
    4d6a:	9806      	ldr	r0, [sp, #24]
    4d6c:	9907      	ldr	r1, [sp, #28]
    4d6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d70:	f7fe fdf4 	bl	395c <__aeabi_dcmplt>
    4d74:	2800      	cmp	r0, #0
    4d76:	d000      	beq.n	4d7a <_dtoa_r+0x46e>
    4d78:	e2e8      	b.n	534c <_dtoa_r+0xa40>
    4d7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    4d7c:	9c15      	ldr	r4, [sp, #84]	; 0x54
    4d7e:	9306      	str	r3, [sp, #24]
    4d80:	9407      	str	r4, [sp, #28]
    4d82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4d84:	2b00      	cmp	r3, #0
    4d86:	da00      	bge.n	4d8a <_dtoa_r+0x47e>
    4d88:	e157      	b.n	503a <_dtoa_r+0x72e>
    4d8a:	9a03      	ldr	r2, [sp, #12]
    4d8c:	2a0e      	cmp	r2, #14
    4d8e:	dd00      	ble.n	4d92 <_dtoa_r+0x486>
    4d90:	e153      	b.n	503a <_dtoa_r+0x72e>
    4d92:	4b90      	ldr	r3, [pc, #576]	; (4fd4 <_dtoa_r+0x6c8>)
    4d94:	00d2      	lsls	r2, r2, #3
    4d96:	189b      	adds	r3, r3, r2
    4d98:	685c      	ldr	r4, [r3, #4]
    4d9a:	681b      	ldr	r3, [r3, #0]
    4d9c:	9308      	str	r3, [sp, #32]
    4d9e:	9409      	str	r4, [sp, #36]	; 0x24
    4da0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    4da2:	2b00      	cmp	r3, #0
    4da4:	db00      	blt.n	4da8 <_dtoa_r+0x49c>
    4da6:	e0ce      	b.n	4f46 <_dtoa_r+0x63a>
    4da8:	2f00      	cmp	r7, #0
    4daa:	dd00      	ble.n	4dae <_dtoa_r+0x4a2>
    4dac:	e0cb      	b.n	4f46 <_dtoa_r+0x63a>
    4dae:	d000      	beq.n	4db2 <_dtoa_r+0x4a6>
    4db0:	e2cf      	b.n	5352 <_dtoa_r+0xa46>
    4db2:	9808      	ldr	r0, [sp, #32]
    4db4:	9909      	ldr	r1, [sp, #36]	; 0x24
    4db6:	2200      	movs	r2, #0
    4db8:	4b8c      	ldr	r3, [pc, #560]	; (4fec <_dtoa_r+0x6e0>)
    4dba:	f7fd ff23 	bl	2c04 <__aeabi_dmul>
    4dbe:	9a06      	ldr	r2, [sp, #24]
    4dc0:	9b07      	ldr	r3, [sp, #28]
    4dc2:	f7fe fde9 	bl	3998 <__aeabi_dcmpge>
    4dc6:	003e      	movs	r6, r7
    4dc8:	9708      	str	r7, [sp, #32]
    4dca:	2800      	cmp	r0, #0
    4dcc:	d000      	beq.n	4dd0 <_dtoa_r+0x4c4>
    4dce:	e2a4      	b.n	531a <_dtoa_r+0xa0e>
    4dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4dd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4dd4:	1c5d      	adds	r5, r3, #1
    4dd6:	2331      	movs	r3, #49	; 0x31
    4dd8:	7013      	strb	r3, [r2, #0]
    4dda:	9b03      	ldr	r3, [sp, #12]
    4ddc:	3301      	adds	r3, #1
    4dde:	9303      	str	r3, [sp, #12]
    4de0:	e29f      	b.n	5322 <_dtoa_r+0xa16>
    4de2:	2201      	movs	r2, #1
    4de4:	4215      	tst	r5, r2
    4de6:	d005      	beq.n	4df4 <_dtoa_r+0x4e8>
    4de8:	18a4      	adds	r4, r4, r2
    4dea:	6832      	ldr	r2, [r6, #0]
    4dec:	6873      	ldr	r3, [r6, #4]
    4dee:	f7fd ff09 	bl	2c04 <__aeabi_dmul>
    4df2:	2301      	movs	r3, #1
    4df4:	106d      	asrs	r5, r5, #1
    4df6:	3608      	adds	r6, #8
    4df8:	e763      	b.n	4cc2 <_dtoa_r+0x3b6>
    4dfa:	9e03      	ldr	r6, [sp, #12]
    4dfc:	003d      	movs	r5, r7
    4dfe:	e789      	b.n	4d14 <_dtoa_r+0x408>
    4e00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4e02:	1e69      	subs	r1, r5, #1
    4e04:	1952      	adds	r2, r2, r5
    4e06:	9217      	str	r2, [sp, #92]	; 0x5c
    4e08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4e0a:	4b72      	ldr	r3, [pc, #456]	; (4fd4 <_dtoa_r+0x6c8>)
    4e0c:	00c9      	lsls	r1, r1, #3
    4e0e:	2a00      	cmp	r2, #0
    4e10:	d04a      	beq.n	4ea8 <_dtoa_r+0x59c>
    4e12:	185b      	adds	r3, r3, r1
    4e14:	681a      	ldr	r2, [r3, #0]
    4e16:	685b      	ldr	r3, [r3, #4]
    4e18:	2000      	movs	r0, #0
    4e1a:	4976      	ldr	r1, [pc, #472]	; (4ff4 <_dtoa_r+0x6e8>)
    4e1c:	f7fd fbbe 	bl	259c <__aeabi_ddiv>
    4e20:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4e22:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4e24:	f7fe f96e 	bl	3104 <__aeabi_dsub>
    4e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e2a:	9010      	str	r0, [sp, #64]	; 0x40
    4e2c:	9111      	str	r1, [sp, #68]	; 0x44
    4e2e:	9312      	str	r3, [sp, #72]	; 0x48
    4e30:	9806      	ldr	r0, [sp, #24]
    4e32:	9907      	ldr	r1, [sp, #28]
    4e34:	f7fe fc7c 	bl	3730 <__aeabi_d2iz>
    4e38:	0004      	movs	r4, r0
    4e3a:	f7fe fcad 	bl	3798 <__aeabi_i2d>
    4e3e:	0002      	movs	r2, r0
    4e40:	000b      	movs	r3, r1
    4e42:	9806      	ldr	r0, [sp, #24]
    4e44:	9907      	ldr	r1, [sp, #28]
    4e46:	f7fe f95d 	bl	3104 <__aeabi_dsub>
    4e4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4e4c:	3430      	adds	r4, #48	; 0x30
    4e4e:	1c5d      	adds	r5, r3, #1
    4e50:	701c      	strb	r4, [r3, #0]
    4e52:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4e54:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4e56:	9006      	str	r0, [sp, #24]
    4e58:	9107      	str	r1, [sp, #28]
    4e5a:	f7fe fd7f 	bl	395c <__aeabi_dcmplt>
    4e5e:	2800      	cmp	r0, #0
    4e60:	d165      	bne.n	4f2e <_dtoa_r+0x622>
    4e62:	9a06      	ldr	r2, [sp, #24]
    4e64:	9b07      	ldr	r3, [sp, #28]
    4e66:	2000      	movs	r0, #0
    4e68:	495c      	ldr	r1, [pc, #368]	; (4fdc <_dtoa_r+0x6d0>)
    4e6a:	f7fe f94b 	bl	3104 <__aeabi_dsub>
    4e6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4e72:	f7fe fd73 	bl	395c <__aeabi_dcmplt>
    4e76:	2800      	cmp	r0, #0
    4e78:	d000      	beq.n	4e7c <_dtoa_r+0x570>
    4e7a:	e0be      	b.n	4ffa <_dtoa_r+0x6ee>
    4e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    4e7e:	429d      	cmp	r5, r3
    4e80:	d100      	bne.n	4e84 <_dtoa_r+0x578>
    4e82:	e77a      	b.n	4d7a <_dtoa_r+0x46e>
    4e84:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e86:	9911      	ldr	r1, [sp, #68]	; 0x44
    4e88:	2200      	movs	r2, #0
    4e8a:	4b55      	ldr	r3, [pc, #340]	; (4fe0 <_dtoa_r+0x6d4>)
    4e8c:	f7fd feba 	bl	2c04 <__aeabi_dmul>
    4e90:	2200      	movs	r2, #0
    4e92:	9010      	str	r0, [sp, #64]	; 0x40
    4e94:	9111      	str	r1, [sp, #68]	; 0x44
    4e96:	9806      	ldr	r0, [sp, #24]
    4e98:	9907      	ldr	r1, [sp, #28]
    4e9a:	4b51      	ldr	r3, [pc, #324]	; (4fe0 <_dtoa_r+0x6d4>)
    4e9c:	f7fd feb2 	bl	2c04 <__aeabi_dmul>
    4ea0:	9512      	str	r5, [sp, #72]	; 0x48
    4ea2:	9006      	str	r0, [sp, #24]
    4ea4:	9107      	str	r1, [sp, #28]
    4ea6:	e7c3      	b.n	4e30 <_dtoa_r+0x524>
    4ea8:	1859      	adds	r1, r3, r1
    4eaa:	6808      	ldr	r0, [r1, #0]
    4eac:	6849      	ldr	r1, [r1, #4]
    4eae:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4eb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4eb2:	f7fd fea7 	bl	2c04 <__aeabi_dmul>
    4eb6:	9010      	str	r0, [sp, #64]	; 0x40
    4eb8:	9111      	str	r1, [sp, #68]	; 0x44
    4eba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4ebc:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4ebe:	9806      	ldr	r0, [sp, #24]
    4ec0:	9907      	ldr	r1, [sp, #28]
    4ec2:	f7fe fc35 	bl	3730 <__aeabi_d2iz>
    4ec6:	9012      	str	r0, [sp, #72]	; 0x48
    4ec8:	f7fe fc66 	bl	3798 <__aeabi_i2d>
    4ecc:	0002      	movs	r2, r0
    4ece:	000b      	movs	r3, r1
    4ed0:	9806      	ldr	r0, [sp, #24]
    4ed2:	9907      	ldr	r1, [sp, #28]
    4ed4:	f7fe f916 	bl	3104 <__aeabi_dsub>
    4ed8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    4eda:	9006      	str	r0, [sp, #24]
    4edc:	9107      	str	r1, [sp, #28]
    4ede:	3330      	adds	r3, #48	; 0x30
    4ee0:	7023      	strb	r3, [r4, #0]
    4ee2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    4ee4:	3401      	adds	r4, #1
    4ee6:	2200      	movs	r2, #0
    4ee8:	42a3      	cmp	r3, r4
    4eea:	d124      	bne.n	4f36 <_dtoa_r+0x62a>
    4eec:	4b41      	ldr	r3, [pc, #260]	; (4ff4 <_dtoa_r+0x6e8>)
    4eee:	9810      	ldr	r0, [sp, #64]	; 0x40
    4ef0:	9911      	ldr	r1, [sp, #68]	; 0x44
    4ef2:	f000 fb09 	bl	5508 <__aeabi_dadd>
    4ef6:	0002      	movs	r2, r0
    4ef8:	000b      	movs	r3, r1
    4efa:	9806      	ldr	r0, [sp, #24]
    4efc:	9907      	ldr	r1, [sp, #28]
    4efe:	f7fe fd41 	bl	3984 <__aeabi_dcmpgt>
    4f02:	2800      	cmp	r0, #0
    4f04:	d000      	beq.n	4f08 <_dtoa_r+0x5fc>
    4f06:	e078      	b.n	4ffa <_dtoa_r+0x6ee>
    4f08:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4f0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4f0c:	2000      	movs	r0, #0
    4f0e:	4939      	ldr	r1, [pc, #228]	; (4ff4 <_dtoa_r+0x6e8>)
    4f10:	f7fe f8f8 	bl	3104 <__aeabi_dsub>
    4f14:	0002      	movs	r2, r0
    4f16:	000b      	movs	r3, r1
    4f18:	9806      	ldr	r0, [sp, #24]
    4f1a:	9907      	ldr	r1, [sp, #28]
    4f1c:	f7fe fd1e 	bl	395c <__aeabi_dcmplt>
    4f20:	2800      	cmp	r0, #0
    4f22:	d100      	bne.n	4f26 <_dtoa_r+0x61a>
    4f24:	e729      	b.n	4d7a <_dtoa_r+0x46e>
    4f26:	1e6b      	subs	r3, r5, #1
    4f28:	781a      	ldrb	r2, [r3, #0]
    4f2a:	2a30      	cmp	r2, #48	; 0x30
    4f2c:	d001      	beq.n	4f32 <_dtoa_r+0x626>
    4f2e:	9603      	str	r6, [sp, #12]
    4f30:	e03f      	b.n	4fb2 <_dtoa_r+0x6a6>
    4f32:	001d      	movs	r5, r3
    4f34:	e7f7      	b.n	4f26 <_dtoa_r+0x61a>
    4f36:	9806      	ldr	r0, [sp, #24]
    4f38:	9907      	ldr	r1, [sp, #28]
    4f3a:	4b29      	ldr	r3, [pc, #164]	; (4fe0 <_dtoa_r+0x6d4>)
    4f3c:	f7fd fe62 	bl	2c04 <__aeabi_dmul>
    4f40:	9006      	str	r0, [sp, #24]
    4f42:	9107      	str	r1, [sp, #28]
    4f44:	e7bb      	b.n	4ebe <_dtoa_r+0x5b2>
    4f46:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    4f48:	9a08      	ldr	r2, [sp, #32]
    4f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4f4c:	9806      	ldr	r0, [sp, #24]
    4f4e:	9907      	ldr	r1, [sp, #28]
    4f50:	f7fd fb24 	bl	259c <__aeabi_ddiv>
    4f54:	f7fe fbec 	bl	3730 <__aeabi_d2iz>
    4f58:	0004      	movs	r4, r0
    4f5a:	f7fe fc1d 	bl	3798 <__aeabi_i2d>
    4f5e:	9a08      	ldr	r2, [sp, #32]
    4f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4f62:	f7fd fe4f 	bl	2c04 <__aeabi_dmul>
    4f66:	000b      	movs	r3, r1
    4f68:	0002      	movs	r2, r0
    4f6a:	9806      	ldr	r0, [sp, #24]
    4f6c:	9907      	ldr	r1, [sp, #28]
    4f6e:	f7fe f8c9 	bl	3104 <__aeabi_dsub>
    4f72:	0023      	movs	r3, r4
    4f74:	3330      	adds	r3, #48	; 0x30
    4f76:	7033      	strb	r3, [r6, #0]
    4f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f7a:	1c75      	adds	r5, r6, #1
    4f7c:	1aeb      	subs	r3, r5, r3
    4f7e:	429f      	cmp	r7, r3
    4f80:	d14c      	bne.n	501c <_dtoa_r+0x710>
    4f82:	0002      	movs	r2, r0
    4f84:	000b      	movs	r3, r1
    4f86:	f000 fabf 	bl	5508 <__aeabi_dadd>
    4f8a:	0006      	movs	r6, r0
    4f8c:	000f      	movs	r7, r1
    4f8e:	0002      	movs	r2, r0
    4f90:	000b      	movs	r3, r1
    4f92:	9808      	ldr	r0, [sp, #32]
    4f94:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f96:	f7fe fce1 	bl	395c <__aeabi_dcmplt>
    4f9a:	2800      	cmp	r0, #0
    4f9c:	d12c      	bne.n	4ff8 <_dtoa_r+0x6ec>
    4f9e:	9808      	ldr	r0, [sp, #32]
    4fa0:	9909      	ldr	r1, [sp, #36]	; 0x24
    4fa2:	0032      	movs	r2, r6
    4fa4:	003b      	movs	r3, r7
    4fa6:	f7fe fcd3 	bl	3950 <__aeabi_dcmpeq>
    4faa:	2800      	cmp	r0, #0
    4fac:	d001      	beq.n	4fb2 <_dtoa_r+0x6a6>
    4fae:	07e3      	lsls	r3, r4, #31
    4fb0:	d422      	bmi.n	4ff8 <_dtoa_r+0x6ec>
    4fb2:	9905      	ldr	r1, [sp, #20]
    4fb4:	9804      	ldr	r0, [sp, #16]
    4fb6:	f7ff f8db 	bl	4170 <_Bfree>
    4fba:	2300      	movs	r3, #0
    4fbc:	702b      	strb	r3, [r5, #0]
    4fbe:	9b03      	ldr	r3, [sp, #12]
    4fc0:	9a24      	ldr	r2, [sp, #144]	; 0x90
    4fc2:	3301      	adds	r3, #1
    4fc4:	6013      	str	r3, [r2, #0]
    4fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    4fc8:	2b00      	cmp	r3, #0
    4fca:	d100      	bne.n	4fce <_dtoa_r+0x6c2>
    4fcc:	e275      	b.n	54ba <_dtoa_r+0xbae>
    4fce:	601d      	str	r5, [r3, #0]
    4fd0:	e273      	b.n	54ba <_dtoa_r+0xbae>
    4fd2:	46c0      	nop			; (mov r8, r8)
    4fd4:	00005e30 	.word	0x00005e30
    4fd8:	00005e08 	.word	0x00005e08
    4fdc:	3ff00000 	.word	0x3ff00000
    4fe0:	40240000 	.word	0x40240000
    4fe4:	401c0000 	.word	0x401c0000
    4fe8:	fcc00000 	.word	0xfcc00000
    4fec:	40140000 	.word	0x40140000
    4ff0:	7cc00000 	.word	0x7cc00000
    4ff4:	3fe00000 	.word	0x3fe00000
    4ff8:	9e03      	ldr	r6, [sp, #12]
    4ffa:	1e6b      	subs	r3, r5, #1
    4ffc:	781a      	ldrb	r2, [r3, #0]
    4ffe:	2a39      	cmp	r2, #57	; 0x39
    5000:	d106      	bne.n	5010 <_dtoa_r+0x704>
    5002:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5004:	429a      	cmp	r2, r3
    5006:	d107      	bne.n	5018 <_dtoa_r+0x70c>
    5008:	2330      	movs	r3, #48	; 0x30
    500a:	7013      	strb	r3, [r2, #0]
    500c:	0013      	movs	r3, r2
    500e:	3601      	adds	r6, #1
    5010:	781a      	ldrb	r2, [r3, #0]
    5012:	3201      	adds	r2, #1
    5014:	701a      	strb	r2, [r3, #0]
    5016:	e78a      	b.n	4f2e <_dtoa_r+0x622>
    5018:	001d      	movs	r5, r3
    501a:	e7ee      	b.n	4ffa <_dtoa_r+0x6ee>
    501c:	2200      	movs	r2, #0
    501e:	4bcf      	ldr	r3, [pc, #828]	; (535c <_dtoa_r+0xa50>)
    5020:	f7fd fdf0 	bl	2c04 <__aeabi_dmul>
    5024:	2200      	movs	r2, #0
    5026:	2300      	movs	r3, #0
    5028:	9006      	str	r0, [sp, #24]
    502a:	9107      	str	r1, [sp, #28]
    502c:	002e      	movs	r6, r5
    502e:	f7fe fc8f 	bl	3950 <__aeabi_dcmpeq>
    5032:	2800      	cmp	r0, #0
    5034:	d100      	bne.n	5038 <_dtoa_r+0x72c>
    5036:	e787      	b.n	4f48 <_dtoa_r+0x63c>
    5038:	e7bb      	b.n	4fb2 <_dtoa_r+0x6a6>
    503a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    503c:	2a00      	cmp	r2, #0
    503e:	d100      	bne.n	5042 <_dtoa_r+0x736>
    5040:	e087      	b.n	5152 <_dtoa_r+0x846>
    5042:	9a22      	ldr	r2, [sp, #136]	; 0x88
    5044:	2a01      	cmp	r2, #1
    5046:	dc6e      	bgt.n	5126 <_dtoa_r+0x81a>
    5048:	9a18      	ldr	r2, [sp, #96]	; 0x60
    504a:	2a00      	cmp	r2, #0
    504c:	d067      	beq.n	511e <_dtoa_r+0x812>
    504e:	4ac4      	ldr	r2, [pc, #784]	; (5360 <_dtoa_r+0xa54>)
    5050:	189b      	adds	r3, r3, r2
    5052:	9d08      	ldr	r5, [sp, #32]
    5054:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5056:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5058:	2101      	movs	r1, #1
    505a:	18d2      	adds	r2, r2, r3
    505c:	920b      	str	r2, [sp, #44]	; 0x2c
    505e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5060:	9804      	ldr	r0, [sp, #16]
    5062:	18d3      	adds	r3, r2, r3
    5064:	930c      	str	r3, [sp, #48]	; 0x30
    5066:	f7ff f921 	bl	42ac <__i2b>
    506a:	0006      	movs	r6, r0
    506c:	2c00      	cmp	r4, #0
    506e:	dd0e      	ble.n	508e <_dtoa_r+0x782>
    5070:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5072:	2b00      	cmp	r3, #0
    5074:	dd0b      	ble.n	508e <_dtoa_r+0x782>
    5076:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5078:	0023      	movs	r3, r4
    507a:	4294      	cmp	r4, r2
    507c:	dd00      	ble.n	5080 <_dtoa_r+0x774>
    507e:	0013      	movs	r3, r2
    5080:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5082:	1ae4      	subs	r4, r4, r3
    5084:	1ad2      	subs	r2, r2, r3
    5086:	920b      	str	r2, [sp, #44]	; 0x2c
    5088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    508a:	1ad3      	subs	r3, r2, r3
    508c:	930c      	str	r3, [sp, #48]	; 0x30
    508e:	9b08      	ldr	r3, [sp, #32]
    5090:	2b00      	cmp	r3, #0
    5092:	d01e      	beq.n	50d2 <_dtoa_r+0x7c6>
    5094:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5096:	2b00      	cmp	r3, #0
    5098:	d05f      	beq.n	515a <_dtoa_r+0x84e>
    509a:	2d00      	cmp	r5, #0
    509c:	dd11      	ble.n	50c2 <_dtoa_r+0x7b6>
    509e:	0031      	movs	r1, r6
    50a0:	002a      	movs	r2, r5
    50a2:	9804      	ldr	r0, [sp, #16]
    50a4:	f7ff f99a 	bl	43dc <__pow5mult>
    50a8:	9a05      	ldr	r2, [sp, #20]
    50aa:	0001      	movs	r1, r0
    50ac:	0006      	movs	r6, r0
    50ae:	9804      	ldr	r0, [sp, #16]
    50b0:	f7ff f905 	bl	42be <__multiply>
    50b4:	9905      	ldr	r1, [sp, #20]
    50b6:	9010      	str	r0, [sp, #64]	; 0x40
    50b8:	9804      	ldr	r0, [sp, #16]
    50ba:	f7ff f859 	bl	4170 <_Bfree>
    50be:	9b10      	ldr	r3, [sp, #64]	; 0x40
    50c0:	9305      	str	r3, [sp, #20]
    50c2:	9b08      	ldr	r3, [sp, #32]
    50c4:	1b5a      	subs	r2, r3, r5
    50c6:	d004      	beq.n	50d2 <_dtoa_r+0x7c6>
    50c8:	9905      	ldr	r1, [sp, #20]
    50ca:	9804      	ldr	r0, [sp, #16]
    50cc:	f7ff f986 	bl	43dc <__pow5mult>
    50d0:	9005      	str	r0, [sp, #20]
    50d2:	2101      	movs	r1, #1
    50d4:	9804      	ldr	r0, [sp, #16]
    50d6:	f7ff f8e9 	bl	42ac <__i2b>
    50da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    50dc:	9008      	str	r0, [sp, #32]
    50de:	2b00      	cmp	r3, #0
    50e0:	dd3d      	ble.n	515e <_dtoa_r+0x852>
    50e2:	001a      	movs	r2, r3
    50e4:	0001      	movs	r1, r0
    50e6:	9804      	ldr	r0, [sp, #16]
    50e8:	f7ff f978 	bl	43dc <__pow5mult>
    50ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
    50ee:	9008      	str	r0, [sp, #32]
    50f0:	2500      	movs	r5, #0
    50f2:	2b01      	cmp	r3, #1
    50f4:	dc3b      	bgt.n	516e <_dtoa_r+0x862>
    50f6:	2500      	movs	r5, #0
    50f8:	9b06      	ldr	r3, [sp, #24]
    50fa:	42ab      	cmp	r3, r5
    50fc:	d133      	bne.n	5166 <_dtoa_r+0x85a>
    50fe:	9b07      	ldr	r3, [sp, #28]
    5100:	031b      	lsls	r3, r3, #12
    5102:	42ab      	cmp	r3, r5
    5104:	d12f      	bne.n	5166 <_dtoa_r+0x85a>
    5106:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5108:	9a07      	ldr	r2, [sp, #28]
    510a:	4213      	tst	r3, r2
    510c:	d02b      	beq.n	5166 <_dtoa_r+0x85a>
    510e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5110:	3501      	adds	r5, #1
    5112:	3301      	adds	r3, #1
    5114:	930b      	str	r3, [sp, #44]	; 0x2c
    5116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5118:	3301      	adds	r3, #1
    511a:	930c      	str	r3, [sp, #48]	; 0x30
    511c:	e023      	b.n	5166 <_dtoa_r+0x85a>
    511e:	2336      	movs	r3, #54	; 0x36
    5120:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    5122:	1a9b      	subs	r3, r3, r2
    5124:	e795      	b.n	5052 <_dtoa_r+0x746>
    5126:	9b08      	ldr	r3, [sp, #32]
    5128:	1e7d      	subs	r5, r7, #1
    512a:	42ab      	cmp	r3, r5
    512c:	db06      	blt.n	513c <_dtoa_r+0x830>
    512e:	1b5d      	subs	r5, r3, r5
    5130:	2f00      	cmp	r7, #0
    5132:	da0b      	bge.n	514c <_dtoa_r+0x840>
    5134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5136:	1bdc      	subs	r4, r3, r7
    5138:	2300      	movs	r3, #0
    513a:	e78c      	b.n	5056 <_dtoa_r+0x74a>
    513c:	9b08      	ldr	r3, [sp, #32]
    513e:	9508      	str	r5, [sp, #32]
    5140:	1aea      	subs	r2, r5, r3
    5142:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5144:	2500      	movs	r5, #0
    5146:	189b      	adds	r3, r3, r2
    5148:	930f      	str	r3, [sp, #60]	; 0x3c
    514a:	e7f1      	b.n	5130 <_dtoa_r+0x824>
    514c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    514e:	003b      	movs	r3, r7
    5150:	e781      	b.n	5056 <_dtoa_r+0x74a>
    5152:	9d08      	ldr	r5, [sp, #32]
    5154:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5156:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    5158:	e788      	b.n	506c <_dtoa_r+0x760>
    515a:	9a08      	ldr	r2, [sp, #32]
    515c:	e7b4      	b.n	50c8 <_dtoa_r+0x7bc>
    515e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    5160:	2500      	movs	r5, #0
    5162:	2b01      	cmp	r3, #1
    5164:	ddc7      	ble.n	50f6 <_dtoa_r+0x7ea>
    5166:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5168:	2001      	movs	r0, #1
    516a:	2b00      	cmp	r3, #0
    516c:	d00b      	beq.n	5186 <_dtoa_r+0x87a>
    516e:	9b08      	ldr	r3, [sp, #32]
    5170:	9a08      	ldr	r2, [sp, #32]
    5172:	691b      	ldr	r3, [r3, #16]
    5174:	930f      	str	r3, [sp, #60]	; 0x3c
    5176:	3303      	adds	r3, #3
    5178:	009b      	lsls	r3, r3, #2
    517a:	18d3      	adds	r3, r2, r3
    517c:	6858      	ldr	r0, [r3, #4]
    517e:	f7ff f84c 	bl	421a <__hi0bits>
    5182:	2320      	movs	r3, #32
    5184:	1a18      	subs	r0, r3, r0
    5186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5188:	18c0      	adds	r0, r0, r3
    518a:	231f      	movs	r3, #31
    518c:	4018      	ands	r0, r3
    518e:	d100      	bne.n	5192 <_dtoa_r+0x886>
    5190:	e0ab      	b.n	52ea <_dtoa_r+0x9de>
    5192:	3301      	adds	r3, #1
    5194:	1a1b      	subs	r3, r3, r0
    5196:	2b04      	cmp	r3, #4
    5198:	dc00      	bgt.n	519c <_dtoa_r+0x890>
    519a:	e09b      	b.n	52d4 <_dtoa_r+0x9c8>
    519c:	231c      	movs	r3, #28
    519e:	1a18      	subs	r0, r3, r0
    51a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    51a2:	1824      	adds	r4, r4, r0
    51a4:	181b      	adds	r3, r3, r0
    51a6:	930b      	str	r3, [sp, #44]	; 0x2c
    51a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    51aa:	181b      	adds	r3, r3, r0
    51ac:	930c      	str	r3, [sp, #48]	; 0x30
    51ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    51b0:	2b00      	cmp	r3, #0
    51b2:	dd05      	ble.n	51c0 <_dtoa_r+0x8b4>
    51b4:	001a      	movs	r2, r3
    51b6:	9905      	ldr	r1, [sp, #20]
    51b8:	9804      	ldr	r0, [sp, #16]
    51ba:	f7ff f961 	bl	4480 <__lshift>
    51be:	9005      	str	r0, [sp, #20]
    51c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    51c2:	2b00      	cmp	r3, #0
    51c4:	dd05      	ble.n	51d2 <_dtoa_r+0x8c6>
    51c6:	001a      	movs	r2, r3
    51c8:	9908      	ldr	r1, [sp, #32]
    51ca:	9804      	ldr	r0, [sp, #16]
    51cc:	f7ff f958 	bl	4480 <__lshift>
    51d0:	9008      	str	r0, [sp, #32]
    51d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    51d4:	2b00      	cmp	r3, #0
    51d6:	d100      	bne.n	51da <_dtoa_r+0x8ce>
    51d8:	e089      	b.n	52ee <_dtoa_r+0x9e2>
    51da:	9908      	ldr	r1, [sp, #32]
    51dc:	9805      	ldr	r0, [sp, #20]
    51de:	f7ff f9a0 	bl	4522 <__mcmp>
    51e2:	2800      	cmp	r0, #0
    51e4:	db00      	blt.n	51e8 <_dtoa_r+0x8dc>
    51e6:	e082      	b.n	52ee <_dtoa_r+0x9e2>
    51e8:	9b03      	ldr	r3, [sp, #12]
    51ea:	220a      	movs	r2, #10
    51ec:	3b01      	subs	r3, #1
    51ee:	9303      	str	r3, [sp, #12]
    51f0:	9905      	ldr	r1, [sp, #20]
    51f2:	2300      	movs	r3, #0
    51f4:	9804      	ldr	r0, [sp, #16]
    51f6:	f7fe ffd4 	bl	41a2 <__multadd>
    51fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    51fc:	9005      	str	r0, [sp, #20]
    51fe:	2b00      	cmp	r3, #0
    5200:	d100      	bne.n	5204 <_dtoa_r+0x8f8>
    5202:	e15d      	b.n	54c0 <_dtoa_r+0xbb4>
    5204:	2300      	movs	r3, #0
    5206:	0031      	movs	r1, r6
    5208:	220a      	movs	r2, #10
    520a:	9804      	ldr	r0, [sp, #16]
    520c:	f7fe ffc9 	bl	41a2 <__multadd>
    5210:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5212:	0006      	movs	r6, r0
    5214:	2b00      	cmp	r3, #0
    5216:	dc02      	bgt.n	521e <_dtoa_r+0x912>
    5218:	9b22      	ldr	r3, [sp, #136]	; 0x88
    521a:	2b02      	cmp	r3, #2
    521c:	dc6d      	bgt.n	52fa <_dtoa_r+0x9ee>
    521e:	2c00      	cmp	r4, #0
    5220:	dd05      	ble.n	522e <_dtoa_r+0x922>
    5222:	0031      	movs	r1, r6
    5224:	0022      	movs	r2, r4
    5226:	9804      	ldr	r0, [sp, #16]
    5228:	f7ff f92a 	bl	4480 <__lshift>
    522c:	0006      	movs	r6, r0
    522e:	0030      	movs	r0, r6
    5230:	2d00      	cmp	r5, #0
    5232:	d011      	beq.n	5258 <_dtoa_r+0x94c>
    5234:	6871      	ldr	r1, [r6, #4]
    5236:	9804      	ldr	r0, [sp, #16]
    5238:	f7fe ff62 	bl	4100 <_Balloc>
    523c:	0031      	movs	r1, r6
    523e:	0004      	movs	r4, r0
    5240:	6933      	ldr	r3, [r6, #16]
    5242:	310c      	adds	r1, #12
    5244:	1c9a      	adds	r2, r3, #2
    5246:	0092      	lsls	r2, r2, #2
    5248:	300c      	adds	r0, #12
    524a:	f7fe fdf9 	bl	3e40 <memcpy>
    524e:	2201      	movs	r2, #1
    5250:	0021      	movs	r1, r4
    5252:	9804      	ldr	r0, [sp, #16]
    5254:	f7ff f914 	bl	4480 <__lshift>
    5258:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    525a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    525c:	3f01      	subs	r7, #1
    525e:	930b      	str	r3, [sp, #44]	; 0x2c
    5260:	19db      	adds	r3, r3, r7
    5262:	0037      	movs	r7, r6
    5264:	0006      	movs	r6, r0
    5266:	930f      	str	r3, [sp, #60]	; 0x3c
    5268:	9908      	ldr	r1, [sp, #32]
    526a:	9805      	ldr	r0, [sp, #20]
    526c:	f7ff faca 	bl	4804 <quorem>
    5270:	0039      	movs	r1, r7
    5272:	900d      	str	r0, [sp, #52]	; 0x34
    5274:	0004      	movs	r4, r0
    5276:	9805      	ldr	r0, [sp, #20]
    5278:	f7ff f953 	bl	4522 <__mcmp>
    527c:	0032      	movs	r2, r6
    527e:	900e      	str	r0, [sp, #56]	; 0x38
    5280:	9908      	ldr	r1, [sp, #32]
    5282:	9804      	ldr	r0, [sp, #16]
    5284:	f7ff f966 	bl	4554 <__mdiff>
    5288:	2301      	movs	r3, #1
    528a:	930c      	str	r3, [sp, #48]	; 0x30
    528c:	68c3      	ldr	r3, [r0, #12]
    528e:	3430      	adds	r4, #48	; 0x30
    5290:	0005      	movs	r5, r0
    5292:	2b00      	cmp	r3, #0
    5294:	d104      	bne.n	52a0 <_dtoa_r+0x994>
    5296:	0001      	movs	r1, r0
    5298:	9805      	ldr	r0, [sp, #20]
    529a:	f7ff f942 	bl	4522 <__mcmp>
    529e:	900c      	str	r0, [sp, #48]	; 0x30
    52a0:	0029      	movs	r1, r5
    52a2:	9804      	ldr	r0, [sp, #16]
    52a4:	f7fe ff64 	bl	4170 <_Bfree>
    52a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    52aa:	9a22      	ldr	r2, [sp, #136]	; 0x88
    52ac:	4313      	orrs	r3, r2
    52ae:	d000      	beq.n	52b2 <_dtoa_r+0x9a6>
    52b0:	e089      	b.n	53c6 <_dtoa_r+0xaba>
    52b2:	9a06      	ldr	r2, [sp, #24]
    52b4:	3301      	adds	r3, #1
    52b6:	4213      	tst	r3, r2
    52b8:	d000      	beq.n	52bc <_dtoa_r+0x9b0>
    52ba:	e084      	b.n	53c6 <_dtoa_r+0xaba>
    52bc:	2c39      	cmp	r4, #57	; 0x39
    52be:	d100      	bne.n	52c2 <_dtoa_r+0x9b6>
    52c0:	e0a3      	b.n	540a <_dtoa_r+0xafe>
    52c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    52c4:	2b00      	cmp	r3, #0
    52c6:	dd01      	ble.n	52cc <_dtoa_r+0x9c0>
    52c8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    52ca:	3431      	adds	r4, #49	; 0x31
    52cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    52ce:	1c5d      	adds	r5, r3, #1
    52d0:	701c      	strb	r4, [r3, #0]
    52d2:	e027      	b.n	5324 <_dtoa_r+0xa18>
    52d4:	2b04      	cmp	r3, #4
    52d6:	d100      	bne.n	52da <_dtoa_r+0x9ce>
    52d8:	e769      	b.n	51ae <_dtoa_r+0x8a2>
    52da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    52dc:	331c      	adds	r3, #28
    52de:	18d2      	adds	r2, r2, r3
    52e0:	920b      	str	r2, [sp, #44]	; 0x2c
    52e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    52e4:	18e4      	adds	r4, r4, r3
    52e6:	18d3      	adds	r3, r2, r3
    52e8:	e760      	b.n	51ac <_dtoa_r+0x8a0>
    52ea:	0003      	movs	r3, r0
    52ec:	e7f5      	b.n	52da <_dtoa_r+0x9ce>
    52ee:	2f00      	cmp	r7, #0
    52f0:	dc3c      	bgt.n	536c <_dtoa_r+0xa60>
    52f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
    52f4:	2b02      	cmp	r3, #2
    52f6:	dd39      	ble.n	536c <_dtoa_r+0xa60>
    52f8:	970d      	str	r7, [sp, #52]	; 0x34
    52fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    52fc:	2b00      	cmp	r3, #0
    52fe:	d10c      	bne.n	531a <_dtoa_r+0xa0e>
    5300:	9908      	ldr	r1, [sp, #32]
    5302:	2205      	movs	r2, #5
    5304:	9804      	ldr	r0, [sp, #16]
    5306:	f7fe ff4c 	bl	41a2 <__multadd>
    530a:	9008      	str	r0, [sp, #32]
    530c:	0001      	movs	r1, r0
    530e:	9805      	ldr	r0, [sp, #20]
    5310:	f7ff f907 	bl	4522 <__mcmp>
    5314:	2800      	cmp	r0, #0
    5316:	dd00      	ble.n	531a <_dtoa_r+0xa0e>
    5318:	e55a      	b.n	4dd0 <_dtoa_r+0x4c4>
    531a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    531c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    531e:	43db      	mvns	r3, r3
    5320:	9303      	str	r3, [sp, #12]
    5322:	2700      	movs	r7, #0
    5324:	9908      	ldr	r1, [sp, #32]
    5326:	9804      	ldr	r0, [sp, #16]
    5328:	f7fe ff22 	bl	4170 <_Bfree>
    532c:	2e00      	cmp	r6, #0
    532e:	d100      	bne.n	5332 <_dtoa_r+0xa26>
    5330:	e63f      	b.n	4fb2 <_dtoa_r+0x6a6>
    5332:	2f00      	cmp	r7, #0
    5334:	d005      	beq.n	5342 <_dtoa_r+0xa36>
    5336:	42b7      	cmp	r7, r6
    5338:	d003      	beq.n	5342 <_dtoa_r+0xa36>
    533a:	0039      	movs	r1, r7
    533c:	9804      	ldr	r0, [sp, #16]
    533e:	f7fe ff17 	bl	4170 <_Bfree>
    5342:	0031      	movs	r1, r6
    5344:	9804      	ldr	r0, [sp, #16]
    5346:	f7fe ff13 	bl	4170 <_Bfree>
    534a:	e632      	b.n	4fb2 <_dtoa_r+0x6a6>
    534c:	9508      	str	r5, [sp, #32]
    534e:	002e      	movs	r6, r5
    5350:	e7e3      	b.n	531a <_dtoa_r+0xa0e>
    5352:	2300      	movs	r3, #0
    5354:	9308      	str	r3, [sp, #32]
    5356:	001e      	movs	r6, r3
    5358:	e7df      	b.n	531a <_dtoa_r+0xa0e>
    535a:	46c0      	nop			; (mov r8, r8)
    535c:	40240000 	.word	0x40240000
    5360:	00000433 	.word	0x00000433
    5364:	9603      	str	r6, [sp, #12]
    5366:	9508      	str	r5, [sp, #32]
    5368:	002e      	movs	r6, r5
    536a:	e531      	b.n	4dd0 <_dtoa_r+0x4c4>
    536c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    536e:	970d      	str	r7, [sp, #52]	; 0x34
    5370:	2b00      	cmp	r3, #0
    5372:	d000      	beq.n	5376 <_dtoa_r+0xa6a>
    5374:	e753      	b.n	521e <_dtoa_r+0x912>
    5376:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5378:	9908      	ldr	r1, [sp, #32]
    537a:	9805      	ldr	r0, [sp, #20]
    537c:	f7ff fa42 	bl	4804 <quorem>
    5380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5382:	3030      	adds	r0, #48	; 0x30
    5384:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5386:	7028      	strb	r0, [r5, #0]
    5388:	3501      	adds	r5, #1
    538a:	0004      	movs	r4, r0
    538c:	1aeb      	subs	r3, r5, r3
    538e:	429a      	cmp	r2, r3
    5390:	dc78      	bgt.n	5484 <_dtoa_r+0xb78>
    5392:	1e15      	subs	r5, r2, #0
    5394:	dc00      	bgt.n	5398 <_dtoa_r+0xa8c>
    5396:	2501      	movs	r5, #1
    5398:	2700      	movs	r7, #0
    539a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    539c:	195d      	adds	r5, r3, r5
    539e:	9905      	ldr	r1, [sp, #20]
    53a0:	2201      	movs	r2, #1
    53a2:	9804      	ldr	r0, [sp, #16]
    53a4:	f7ff f86c 	bl	4480 <__lshift>
    53a8:	9908      	ldr	r1, [sp, #32]
    53aa:	9005      	str	r0, [sp, #20]
    53ac:	f7ff f8b9 	bl	4522 <__mcmp>
    53b0:	2800      	cmp	r0, #0
    53b2:	dc2f      	bgt.n	5414 <_dtoa_r+0xb08>
    53b4:	d101      	bne.n	53ba <_dtoa_r+0xaae>
    53b6:	07e3      	lsls	r3, r4, #31
    53b8:	d42c      	bmi.n	5414 <_dtoa_r+0xb08>
    53ba:	1e6b      	subs	r3, r5, #1
    53bc:	781a      	ldrb	r2, [r3, #0]
    53be:	2a30      	cmp	r2, #48	; 0x30
    53c0:	d1b0      	bne.n	5324 <_dtoa_r+0xa18>
    53c2:	001d      	movs	r5, r3
    53c4:	e7f9      	b.n	53ba <_dtoa_r+0xaae>
    53c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    53c8:	2b00      	cmp	r3, #0
    53ca:	db07      	blt.n	53dc <_dtoa_r+0xad0>
    53cc:	001d      	movs	r5, r3
    53ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
    53d0:	431d      	orrs	r5, r3
    53d2:	d126      	bne.n	5422 <_dtoa_r+0xb16>
    53d4:	2301      	movs	r3, #1
    53d6:	9a06      	ldr	r2, [sp, #24]
    53d8:	4213      	tst	r3, r2
    53da:	d122      	bne.n	5422 <_dtoa_r+0xb16>
    53dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    53de:	2b00      	cmp	r3, #0
    53e0:	dc00      	bgt.n	53e4 <_dtoa_r+0xad8>
    53e2:	e773      	b.n	52cc <_dtoa_r+0x9c0>
    53e4:	9905      	ldr	r1, [sp, #20]
    53e6:	2201      	movs	r2, #1
    53e8:	9804      	ldr	r0, [sp, #16]
    53ea:	f7ff f849 	bl	4480 <__lshift>
    53ee:	9908      	ldr	r1, [sp, #32]
    53f0:	9005      	str	r0, [sp, #20]
    53f2:	f7ff f896 	bl	4522 <__mcmp>
    53f6:	2800      	cmp	r0, #0
    53f8:	dc04      	bgt.n	5404 <_dtoa_r+0xaf8>
    53fa:	d000      	beq.n	53fe <_dtoa_r+0xaf2>
    53fc:	e766      	b.n	52cc <_dtoa_r+0x9c0>
    53fe:	07e3      	lsls	r3, r4, #31
    5400:	d400      	bmi.n	5404 <_dtoa_r+0xaf8>
    5402:	e763      	b.n	52cc <_dtoa_r+0x9c0>
    5404:	2c39      	cmp	r4, #57	; 0x39
    5406:	d000      	beq.n	540a <_dtoa_r+0xafe>
    5408:	e75e      	b.n	52c8 <_dtoa_r+0x9bc>
    540a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    540c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    540e:	1c5d      	adds	r5, r3, #1
    5410:	2339      	movs	r3, #57	; 0x39
    5412:	7013      	strb	r3, [r2, #0]
    5414:	1e6b      	subs	r3, r5, #1
    5416:	781a      	ldrb	r2, [r3, #0]
    5418:	2a39      	cmp	r2, #57	; 0x39
    541a:	d03b      	beq.n	5494 <_dtoa_r+0xb88>
    541c:	3201      	adds	r2, #1
    541e:	701a      	strb	r2, [r3, #0]
    5420:	e780      	b.n	5324 <_dtoa_r+0xa18>
    5422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5424:	3301      	adds	r3, #1
    5426:	930d      	str	r3, [sp, #52]	; 0x34
    5428:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    542a:	2b00      	cmp	r3, #0
    542c:	dd05      	ble.n	543a <_dtoa_r+0xb2e>
    542e:	2c39      	cmp	r4, #57	; 0x39
    5430:	d0eb      	beq.n	540a <_dtoa_r+0xafe>
    5432:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5434:	3401      	adds	r4, #1
    5436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5438:	e74a      	b.n	52d0 <_dtoa_r+0x9c4>
    543a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    543c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    543e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5440:	701c      	strb	r4, [r3, #0]
    5442:	4293      	cmp	r3, r2
    5444:	d0ab      	beq.n	539e <_dtoa_r+0xa92>
    5446:	2300      	movs	r3, #0
    5448:	220a      	movs	r2, #10
    544a:	9905      	ldr	r1, [sp, #20]
    544c:	9804      	ldr	r0, [sp, #16]
    544e:	f7fe fea8 	bl	41a2 <__multadd>
    5452:	2300      	movs	r3, #0
    5454:	9005      	str	r0, [sp, #20]
    5456:	220a      	movs	r2, #10
    5458:	0039      	movs	r1, r7
    545a:	9804      	ldr	r0, [sp, #16]
    545c:	42b7      	cmp	r7, r6
    545e:	d106      	bne.n	546e <_dtoa_r+0xb62>
    5460:	f7fe fe9f 	bl	41a2 <__multadd>
    5464:	0007      	movs	r7, r0
    5466:	0006      	movs	r6, r0
    5468:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    546a:	930b      	str	r3, [sp, #44]	; 0x2c
    546c:	e6fc      	b.n	5268 <_dtoa_r+0x95c>
    546e:	f7fe fe98 	bl	41a2 <__multadd>
    5472:	0031      	movs	r1, r6
    5474:	0007      	movs	r7, r0
    5476:	2300      	movs	r3, #0
    5478:	220a      	movs	r2, #10
    547a:	9804      	ldr	r0, [sp, #16]
    547c:	f7fe fe91 	bl	41a2 <__multadd>
    5480:	0006      	movs	r6, r0
    5482:	e7f1      	b.n	5468 <_dtoa_r+0xb5c>
    5484:	2300      	movs	r3, #0
    5486:	220a      	movs	r2, #10
    5488:	9905      	ldr	r1, [sp, #20]
    548a:	9804      	ldr	r0, [sp, #16]
    548c:	f7fe fe89 	bl	41a2 <__multadd>
    5490:	9005      	str	r0, [sp, #20]
    5492:	e771      	b.n	5378 <_dtoa_r+0xa6c>
    5494:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5496:	429a      	cmp	r2, r3
    5498:	d105      	bne.n	54a6 <_dtoa_r+0xb9a>
    549a:	9b03      	ldr	r3, [sp, #12]
    549c:	3301      	adds	r3, #1
    549e:	9303      	str	r3, [sp, #12]
    54a0:	2331      	movs	r3, #49	; 0x31
    54a2:	7013      	strb	r3, [r2, #0]
    54a4:	e73e      	b.n	5324 <_dtoa_r+0xa18>
    54a6:	001d      	movs	r5, r3
    54a8:	e7b4      	b.n	5414 <_dtoa_r+0xb08>
    54aa:	4b0a      	ldr	r3, [pc, #40]	; (54d4 <_dtoa_r+0xbc8>)
    54ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
    54ae:	930a      	str	r3, [sp, #40]	; 0x28
    54b0:	4b09      	ldr	r3, [pc, #36]	; (54d8 <_dtoa_r+0xbcc>)
    54b2:	2a00      	cmp	r2, #0
    54b4:	d001      	beq.n	54ba <_dtoa_r+0xbae>
    54b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    54b8:	6013      	str	r3, [r2, #0]
    54ba:	980a      	ldr	r0, [sp, #40]	; 0x28
    54bc:	b01d      	add	sp, #116	; 0x74
    54be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    54c2:	2b00      	cmp	r3, #0
    54c4:	dd00      	ble.n	54c8 <_dtoa_r+0xbbc>
    54c6:	e756      	b.n	5376 <_dtoa_r+0xa6a>
    54c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    54ca:	2b02      	cmp	r3, #2
    54cc:	dc00      	bgt.n	54d0 <_dtoa_r+0xbc4>
    54ce:	e752      	b.n	5376 <_dtoa_r+0xa6a>
    54d0:	e713      	b.n	52fa <_dtoa_r+0x9ee>
    54d2:	46c0      	nop			; (mov r8, r8)
    54d4:	00005f04 	.word	0x00005f04
    54d8:	00005f0c 	.word	0x00005f0c

000054dc <malloc>:
    54dc:	b510      	push	{r4, lr}
    54de:	4b03      	ldr	r3, [pc, #12]	; (54ec <malloc+0x10>)
    54e0:	0001      	movs	r1, r0
    54e2:	6818      	ldr	r0, [r3, #0]
    54e4:	f7ff f916 	bl	4714 <_malloc_r>
    54e8:	bd10      	pop	{r4, pc}
    54ea:	46c0      	nop			; (mov r8, r8)
    54ec:	20000100 	.word	0x20000100

000054f0 <__malloc_lock>:
    54f0:	4770      	bx	lr

000054f2 <__malloc_unlock>:
    54f2:	4770      	bx	lr

000054f4 <__gnu_thumb1_case_uqi>:
    54f4:	b402      	push	{r1}
    54f6:	4671      	mov	r1, lr
    54f8:	0849      	lsrs	r1, r1, #1
    54fa:	0049      	lsls	r1, r1, #1
    54fc:	5c09      	ldrb	r1, [r1, r0]
    54fe:	0049      	lsls	r1, r1, #1
    5500:	448e      	add	lr, r1
    5502:	bc02      	pop	{r1}
    5504:	4770      	bx	lr
    5506:	46c0      	nop			; (mov r8, r8)

00005508 <__aeabi_dadd>:
    5508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    550a:	4645      	mov	r5, r8
    550c:	46de      	mov	lr, fp
    550e:	4657      	mov	r7, sl
    5510:	464e      	mov	r6, r9
    5512:	030c      	lsls	r4, r1, #12
    5514:	b5e0      	push	{r5, r6, r7, lr}
    5516:	004e      	lsls	r6, r1, #1
    5518:	0fc9      	lsrs	r1, r1, #31
    551a:	4688      	mov	r8, r1
    551c:	000d      	movs	r5, r1
    551e:	0a61      	lsrs	r1, r4, #9
    5520:	0f44      	lsrs	r4, r0, #29
    5522:	430c      	orrs	r4, r1
    5524:	00c7      	lsls	r7, r0, #3
    5526:	0319      	lsls	r1, r3, #12
    5528:	0058      	lsls	r0, r3, #1
    552a:	0fdb      	lsrs	r3, r3, #31
    552c:	469b      	mov	fp, r3
    552e:	0a4b      	lsrs	r3, r1, #9
    5530:	0f51      	lsrs	r1, r2, #29
    5532:	430b      	orrs	r3, r1
    5534:	0d76      	lsrs	r6, r6, #21
    5536:	0d40      	lsrs	r0, r0, #21
    5538:	0019      	movs	r1, r3
    553a:	00d2      	lsls	r2, r2, #3
    553c:	45d8      	cmp	r8, fp
    553e:	d100      	bne.n	5542 <__aeabi_dadd+0x3a>
    5540:	e0ae      	b.n	56a0 <__aeabi_dadd+0x198>
    5542:	1a35      	subs	r5, r6, r0
    5544:	2d00      	cmp	r5, #0
    5546:	dc00      	bgt.n	554a <__aeabi_dadd+0x42>
    5548:	e0f6      	b.n	5738 <__aeabi_dadd+0x230>
    554a:	2800      	cmp	r0, #0
    554c:	d10f      	bne.n	556e <__aeabi_dadd+0x66>
    554e:	4313      	orrs	r3, r2
    5550:	d100      	bne.n	5554 <__aeabi_dadd+0x4c>
    5552:	e0db      	b.n	570c <__aeabi_dadd+0x204>
    5554:	1e6b      	subs	r3, r5, #1
    5556:	2b00      	cmp	r3, #0
    5558:	d000      	beq.n	555c <__aeabi_dadd+0x54>
    555a:	e137      	b.n	57cc <__aeabi_dadd+0x2c4>
    555c:	1aba      	subs	r2, r7, r2
    555e:	4297      	cmp	r7, r2
    5560:	41bf      	sbcs	r7, r7
    5562:	1a64      	subs	r4, r4, r1
    5564:	427f      	negs	r7, r7
    5566:	1be4      	subs	r4, r4, r7
    5568:	2601      	movs	r6, #1
    556a:	0017      	movs	r7, r2
    556c:	e024      	b.n	55b8 <__aeabi_dadd+0xb0>
    556e:	4bc6      	ldr	r3, [pc, #792]	; (5888 <__aeabi_dadd+0x380>)
    5570:	429e      	cmp	r6, r3
    5572:	d04d      	beq.n	5610 <__aeabi_dadd+0x108>
    5574:	2380      	movs	r3, #128	; 0x80
    5576:	041b      	lsls	r3, r3, #16
    5578:	4319      	orrs	r1, r3
    557a:	2d38      	cmp	r5, #56	; 0x38
    557c:	dd00      	ble.n	5580 <__aeabi_dadd+0x78>
    557e:	e107      	b.n	5790 <__aeabi_dadd+0x288>
    5580:	2d1f      	cmp	r5, #31
    5582:	dd00      	ble.n	5586 <__aeabi_dadd+0x7e>
    5584:	e138      	b.n	57f8 <__aeabi_dadd+0x2f0>
    5586:	2020      	movs	r0, #32
    5588:	1b43      	subs	r3, r0, r5
    558a:	469a      	mov	sl, r3
    558c:	000b      	movs	r3, r1
    558e:	4650      	mov	r0, sl
    5590:	4083      	lsls	r3, r0
    5592:	4699      	mov	r9, r3
    5594:	0013      	movs	r3, r2
    5596:	4648      	mov	r0, r9
    5598:	40eb      	lsrs	r3, r5
    559a:	4318      	orrs	r0, r3
    559c:	0003      	movs	r3, r0
    559e:	4650      	mov	r0, sl
    55a0:	4082      	lsls	r2, r0
    55a2:	1e50      	subs	r0, r2, #1
    55a4:	4182      	sbcs	r2, r0
    55a6:	40e9      	lsrs	r1, r5
    55a8:	431a      	orrs	r2, r3
    55aa:	1aba      	subs	r2, r7, r2
    55ac:	1a61      	subs	r1, r4, r1
    55ae:	4297      	cmp	r7, r2
    55b0:	41a4      	sbcs	r4, r4
    55b2:	0017      	movs	r7, r2
    55b4:	4264      	negs	r4, r4
    55b6:	1b0c      	subs	r4, r1, r4
    55b8:	0223      	lsls	r3, r4, #8
    55ba:	d562      	bpl.n	5682 <__aeabi_dadd+0x17a>
    55bc:	0264      	lsls	r4, r4, #9
    55be:	0a65      	lsrs	r5, r4, #9
    55c0:	2d00      	cmp	r5, #0
    55c2:	d100      	bne.n	55c6 <__aeabi_dadd+0xbe>
    55c4:	e0df      	b.n	5786 <__aeabi_dadd+0x27e>
    55c6:	0028      	movs	r0, r5
    55c8:	f7fe fa2a 	bl	3a20 <__clzsi2>
    55cc:	0003      	movs	r3, r0
    55ce:	3b08      	subs	r3, #8
    55d0:	2b1f      	cmp	r3, #31
    55d2:	dd00      	ble.n	55d6 <__aeabi_dadd+0xce>
    55d4:	e0d2      	b.n	577c <__aeabi_dadd+0x274>
    55d6:	2220      	movs	r2, #32
    55d8:	003c      	movs	r4, r7
    55da:	1ad2      	subs	r2, r2, r3
    55dc:	409d      	lsls	r5, r3
    55de:	40d4      	lsrs	r4, r2
    55e0:	409f      	lsls	r7, r3
    55e2:	4325      	orrs	r5, r4
    55e4:	429e      	cmp	r6, r3
    55e6:	dd00      	ble.n	55ea <__aeabi_dadd+0xe2>
    55e8:	e0c4      	b.n	5774 <__aeabi_dadd+0x26c>
    55ea:	1b9e      	subs	r6, r3, r6
    55ec:	1c73      	adds	r3, r6, #1
    55ee:	2b1f      	cmp	r3, #31
    55f0:	dd00      	ble.n	55f4 <__aeabi_dadd+0xec>
    55f2:	e0f1      	b.n	57d8 <__aeabi_dadd+0x2d0>
    55f4:	2220      	movs	r2, #32
    55f6:	0038      	movs	r0, r7
    55f8:	0029      	movs	r1, r5
    55fa:	1ad2      	subs	r2, r2, r3
    55fc:	40d8      	lsrs	r0, r3
    55fe:	4091      	lsls	r1, r2
    5600:	4097      	lsls	r7, r2
    5602:	002c      	movs	r4, r5
    5604:	4301      	orrs	r1, r0
    5606:	1e78      	subs	r0, r7, #1
    5608:	4187      	sbcs	r7, r0
    560a:	40dc      	lsrs	r4, r3
    560c:	2600      	movs	r6, #0
    560e:	430f      	orrs	r7, r1
    5610:	077b      	lsls	r3, r7, #29
    5612:	d009      	beq.n	5628 <__aeabi_dadd+0x120>
    5614:	230f      	movs	r3, #15
    5616:	403b      	ands	r3, r7
    5618:	2b04      	cmp	r3, #4
    561a:	d005      	beq.n	5628 <__aeabi_dadd+0x120>
    561c:	1d3b      	adds	r3, r7, #4
    561e:	42bb      	cmp	r3, r7
    5620:	41bf      	sbcs	r7, r7
    5622:	427f      	negs	r7, r7
    5624:	19e4      	adds	r4, r4, r7
    5626:	001f      	movs	r7, r3
    5628:	0223      	lsls	r3, r4, #8
    562a:	d52c      	bpl.n	5686 <__aeabi_dadd+0x17e>
    562c:	4b96      	ldr	r3, [pc, #600]	; (5888 <__aeabi_dadd+0x380>)
    562e:	3601      	adds	r6, #1
    5630:	429e      	cmp	r6, r3
    5632:	d100      	bne.n	5636 <__aeabi_dadd+0x12e>
    5634:	e09a      	b.n	576c <__aeabi_dadd+0x264>
    5636:	4645      	mov	r5, r8
    5638:	4b94      	ldr	r3, [pc, #592]	; (588c <__aeabi_dadd+0x384>)
    563a:	08ff      	lsrs	r7, r7, #3
    563c:	401c      	ands	r4, r3
    563e:	0760      	lsls	r0, r4, #29
    5640:	0576      	lsls	r6, r6, #21
    5642:	0264      	lsls	r4, r4, #9
    5644:	4307      	orrs	r7, r0
    5646:	0b24      	lsrs	r4, r4, #12
    5648:	0d76      	lsrs	r6, r6, #21
    564a:	2100      	movs	r1, #0
    564c:	0324      	lsls	r4, r4, #12
    564e:	0b23      	lsrs	r3, r4, #12
    5650:	0d0c      	lsrs	r4, r1, #20
    5652:	4a8f      	ldr	r2, [pc, #572]	; (5890 <__aeabi_dadd+0x388>)
    5654:	0524      	lsls	r4, r4, #20
    5656:	431c      	orrs	r4, r3
    5658:	4014      	ands	r4, r2
    565a:	0533      	lsls	r3, r6, #20
    565c:	4323      	orrs	r3, r4
    565e:	005b      	lsls	r3, r3, #1
    5660:	07ed      	lsls	r5, r5, #31
    5662:	085b      	lsrs	r3, r3, #1
    5664:	432b      	orrs	r3, r5
    5666:	0038      	movs	r0, r7
    5668:	0019      	movs	r1, r3
    566a:	bc3c      	pop	{r2, r3, r4, r5}
    566c:	4690      	mov	r8, r2
    566e:	4699      	mov	r9, r3
    5670:	46a2      	mov	sl, r4
    5672:	46ab      	mov	fp, r5
    5674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5676:	4664      	mov	r4, ip
    5678:	4304      	orrs	r4, r0
    567a:	d100      	bne.n	567e <__aeabi_dadd+0x176>
    567c:	e211      	b.n	5aa2 <__aeabi_dadd+0x59a>
    567e:	0004      	movs	r4, r0
    5680:	4667      	mov	r7, ip
    5682:	077b      	lsls	r3, r7, #29
    5684:	d1c6      	bne.n	5614 <__aeabi_dadd+0x10c>
    5686:	4645      	mov	r5, r8
    5688:	0760      	lsls	r0, r4, #29
    568a:	08ff      	lsrs	r7, r7, #3
    568c:	4307      	orrs	r7, r0
    568e:	08e4      	lsrs	r4, r4, #3
    5690:	4b7d      	ldr	r3, [pc, #500]	; (5888 <__aeabi_dadd+0x380>)
    5692:	429e      	cmp	r6, r3
    5694:	d030      	beq.n	56f8 <__aeabi_dadd+0x1f0>
    5696:	0324      	lsls	r4, r4, #12
    5698:	0576      	lsls	r6, r6, #21
    569a:	0b24      	lsrs	r4, r4, #12
    569c:	0d76      	lsrs	r6, r6, #21
    569e:	e7d4      	b.n	564a <__aeabi_dadd+0x142>
    56a0:	1a33      	subs	r3, r6, r0
    56a2:	469a      	mov	sl, r3
    56a4:	2b00      	cmp	r3, #0
    56a6:	dd78      	ble.n	579a <__aeabi_dadd+0x292>
    56a8:	2800      	cmp	r0, #0
    56aa:	d031      	beq.n	5710 <__aeabi_dadd+0x208>
    56ac:	4876      	ldr	r0, [pc, #472]	; (5888 <__aeabi_dadd+0x380>)
    56ae:	4286      	cmp	r6, r0
    56b0:	d0ae      	beq.n	5610 <__aeabi_dadd+0x108>
    56b2:	2080      	movs	r0, #128	; 0x80
    56b4:	0400      	lsls	r0, r0, #16
    56b6:	4301      	orrs	r1, r0
    56b8:	4653      	mov	r3, sl
    56ba:	2b38      	cmp	r3, #56	; 0x38
    56bc:	dc00      	bgt.n	56c0 <__aeabi_dadd+0x1b8>
    56be:	e0e9      	b.n	5894 <__aeabi_dadd+0x38c>
    56c0:	430a      	orrs	r2, r1
    56c2:	1e51      	subs	r1, r2, #1
    56c4:	418a      	sbcs	r2, r1
    56c6:	2100      	movs	r1, #0
    56c8:	19d2      	adds	r2, r2, r7
    56ca:	42ba      	cmp	r2, r7
    56cc:	41bf      	sbcs	r7, r7
    56ce:	1909      	adds	r1, r1, r4
    56d0:	427c      	negs	r4, r7
    56d2:	0017      	movs	r7, r2
    56d4:	190c      	adds	r4, r1, r4
    56d6:	0223      	lsls	r3, r4, #8
    56d8:	d5d3      	bpl.n	5682 <__aeabi_dadd+0x17a>
    56da:	4b6b      	ldr	r3, [pc, #428]	; (5888 <__aeabi_dadd+0x380>)
    56dc:	3601      	adds	r6, #1
    56de:	429e      	cmp	r6, r3
    56e0:	d100      	bne.n	56e4 <__aeabi_dadd+0x1dc>
    56e2:	e13a      	b.n	595a <__aeabi_dadd+0x452>
    56e4:	2001      	movs	r0, #1
    56e6:	4b69      	ldr	r3, [pc, #420]	; (588c <__aeabi_dadd+0x384>)
    56e8:	401c      	ands	r4, r3
    56ea:	087b      	lsrs	r3, r7, #1
    56ec:	4007      	ands	r7, r0
    56ee:	431f      	orrs	r7, r3
    56f0:	07e0      	lsls	r0, r4, #31
    56f2:	4307      	orrs	r7, r0
    56f4:	0864      	lsrs	r4, r4, #1
    56f6:	e78b      	b.n	5610 <__aeabi_dadd+0x108>
    56f8:	0023      	movs	r3, r4
    56fa:	433b      	orrs	r3, r7
    56fc:	d100      	bne.n	5700 <__aeabi_dadd+0x1f8>
    56fe:	e1cb      	b.n	5a98 <__aeabi_dadd+0x590>
    5700:	2280      	movs	r2, #128	; 0x80
    5702:	0312      	lsls	r2, r2, #12
    5704:	4314      	orrs	r4, r2
    5706:	0324      	lsls	r4, r4, #12
    5708:	0b24      	lsrs	r4, r4, #12
    570a:	e79e      	b.n	564a <__aeabi_dadd+0x142>
    570c:	002e      	movs	r6, r5
    570e:	e77f      	b.n	5610 <__aeabi_dadd+0x108>
    5710:	0008      	movs	r0, r1
    5712:	4310      	orrs	r0, r2
    5714:	d100      	bne.n	5718 <__aeabi_dadd+0x210>
    5716:	e0b4      	b.n	5882 <__aeabi_dadd+0x37a>
    5718:	1e58      	subs	r0, r3, #1
    571a:	2800      	cmp	r0, #0
    571c:	d000      	beq.n	5720 <__aeabi_dadd+0x218>
    571e:	e0de      	b.n	58de <__aeabi_dadd+0x3d6>
    5720:	18ba      	adds	r2, r7, r2
    5722:	42ba      	cmp	r2, r7
    5724:	419b      	sbcs	r3, r3
    5726:	1864      	adds	r4, r4, r1
    5728:	425b      	negs	r3, r3
    572a:	18e4      	adds	r4, r4, r3
    572c:	0017      	movs	r7, r2
    572e:	2601      	movs	r6, #1
    5730:	0223      	lsls	r3, r4, #8
    5732:	d5a6      	bpl.n	5682 <__aeabi_dadd+0x17a>
    5734:	2602      	movs	r6, #2
    5736:	e7d5      	b.n	56e4 <__aeabi_dadd+0x1dc>
    5738:	2d00      	cmp	r5, #0
    573a:	d16e      	bne.n	581a <__aeabi_dadd+0x312>
    573c:	1c70      	adds	r0, r6, #1
    573e:	0540      	lsls	r0, r0, #21
    5740:	0d40      	lsrs	r0, r0, #21
    5742:	2801      	cmp	r0, #1
    5744:	dc00      	bgt.n	5748 <__aeabi_dadd+0x240>
    5746:	e0f9      	b.n	593c <__aeabi_dadd+0x434>
    5748:	1ab8      	subs	r0, r7, r2
    574a:	4684      	mov	ip, r0
    574c:	4287      	cmp	r7, r0
    574e:	4180      	sbcs	r0, r0
    5750:	1ae5      	subs	r5, r4, r3
    5752:	4240      	negs	r0, r0
    5754:	1a2d      	subs	r5, r5, r0
    5756:	0228      	lsls	r0, r5, #8
    5758:	d400      	bmi.n	575c <__aeabi_dadd+0x254>
    575a:	e089      	b.n	5870 <__aeabi_dadd+0x368>
    575c:	1bd7      	subs	r7, r2, r7
    575e:	42ba      	cmp	r2, r7
    5760:	4192      	sbcs	r2, r2
    5762:	1b1c      	subs	r4, r3, r4
    5764:	4252      	negs	r2, r2
    5766:	1aa5      	subs	r5, r4, r2
    5768:	46d8      	mov	r8, fp
    576a:	e729      	b.n	55c0 <__aeabi_dadd+0xb8>
    576c:	4645      	mov	r5, r8
    576e:	2400      	movs	r4, #0
    5770:	2700      	movs	r7, #0
    5772:	e76a      	b.n	564a <__aeabi_dadd+0x142>
    5774:	4c45      	ldr	r4, [pc, #276]	; (588c <__aeabi_dadd+0x384>)
    5776:	1af6      	subs	r6, r6, r3
    5778:	402c      	ands	r4, r5
    577a:	e749      	b.n	5610 <__aeabi_dadd+0x108>
    577c:	003d      	movs	r5, r7
    577e:	3828      	subs	r0, #40	; 0x28
    5780:	4085      	lsls	r5, r0
    5782:	2700      	movs	r7, #0
    5784:	e72e      	b.n	55e4 <__aeabi_dadd+0xdc>
    5786:	0038      	movs	r0, r7
    5788:	f7fe f94a 	bl	3a20 <__clzsi2>
    578c:	3020      	adds	r0, #32
    578e:	e71d      	b.n	55cc <__aeabi_dadd+0xc4>
    5790:	430a      	orrs	r2, r1
    5792:	1e51      	subs	r1, r2, #1
    5794:	418a      	sbcs	r2, r1
    5796:	2100      	movs	r1, #0
    5798:	e707      	b.n	55aa <__aeabi_dadd+0xa2>
    579a:	2b00      	cmp	r3, #0
    579c:	d000      	beq.n	57a0 <__aeabi_dadd+0x298>
    579e:	e0f3      	b.n	5988 <__aeabi_dadd+0x480>
    57a0:	1c70      	adds	r0, r6, #1
    57a2:	0543      	lsls	r3, r0, #21
    57a4:	0d5b      	lsrs	r3, r3, #21
    57a6:	2b01      	cmp	r3, #1
    57a8:	dc00      	bgt.n	57ac <__aeabi_dadd+0x2a4>
    57aa:	e0ad      	b.n	5908 <__aeabi_dadd+0x400>
    57ac:	4b36      	ldr	r3, [pc, #216]	; (5888 <__aeabi_dadd+0x380>)
    57ae:	4298      	cmp	r0, r3
    57b0:	d100      	bne.n	57b4 <__aeabi_dadd+0x2ac>
    57b2:	e0d1      	b.n	5958 <__aeabi_dadd+0x450>
    57b4:	18ba      	adds	r2, r7, r2
    57b6:	42ba      	cmp	r2, r7
    57b8:	41bf      	sbcs	r7, r7
    57ba:	1864      	adds	r4, r4, r1
    57bc:	427f      	negs	r7, r7
    57be:	19e4      	adds	r4, r4, r7
    57c0:	07e7      	lsls	r7, r4, #31
    57c2:	0852      	lsrs	r2, r2, #1
    57c4:	4317      	orrs	r7, r2
    57c6:	0864      	lsrs	r4, r4, #1
    57c8:	0006      	movs	r6, r0
    57ca:	e721      	b.n	5610 <__aeabi_dadd+0x108>
    57cc:	482e      	ldr	r0, [pc, #184]	; (5888 <__aeabi_dadd+0x380>)
    57ce:	4285      	cmp	r5, r0
    57d0:	d100      	bne.n	57d4 <__aeabi_dadd+0x2cc>
    57d2:	e093      	b.n	58fc <__aeabi_dadd+0x3f4>
    57d4:	001d      	movs	r5, r3
    57d6:	e6d0      	b.n	557a <__aeabi_dadd+0x72>
    57d8:	0029      	movs	r1, r5
    57da:	3e1f      	subs	r6, #31
    57dc:	40f1      	lsrs	r1, r6
    57de:	2b20      	cmp	r3, #32
    57e0:	d100      	bne.n	57e4 <__aeabi_dadd+0x2dc>
    57e2:	e08d      	b.n	5900 <__aeabi_dadd+0x3f8>
    57e4:	2240      	movs	r2, #64	; 0x40
    57e6:	1ad3      	subs	r3, r2, r3
    57e8:	409d      	lsls	r5, r3
    57ea:	432f      	orrs	r7, r5
    57ec:	1e7d      	subs	r5, r7, #1
    57ee:	41af      	sbcs	r7, r5
    57f0:	2400      	movs	r4, #0
    57f2:	430f      	orrs	r7, r1
    57f4:	2600      	movs	r6, #0
    57f6:	e744      	b.n	5682 <__aeabi_dadd+0x17a>
    57f8:	002b      	movs	r3, r5
    57fa:	0008      	movs	r0, r1
    57fc:	3b20      	subs	r3, #32
    57fe:	40d8      	lsrs	r0, r3
    5800:	0003      	movs	r3, r0
    5802:	2d20      	cmp	r5, #32
    5804:	d100      	bne.n	5808 <__aeabi_dadd+0x300>
    5806:	e07d      	b.n	5904 <__aeabi_dadd+0x3fc>
    5808:	2040      	movs	r0, #64	; 0x40
    580a:	1b45      	subs	r5, r0, r5
    580c:	40a9      	lsls	r1, r5
    580e:	430a      	orrs	r2, r1
    5810:	1e51      	subs	r1, r2, #1
    5812:	418a      	sbcs	r2, r1
    5814:	2100      	movs	r1, #0
    5816:	431a      	orrs	r2, r3
    5818:	e6c7      	b.n	55aa <__aeabi_dadd+0xa2>
    581a:	2e00      	cmp	r6, #0
    581c:	d050      	beq.n	58c0 <__aeabi_dadd+0x3b8>
    581e:	4e1a      	ldr	r6, [pc, #104]	; (5888 <__aeabi_dadd+0x380>)
    5820:	42b0      	cmp	r0, r6
    5822:	d057      	beq.n	58d4 <__aeabi_dadd+0x3cc>
    5824:	2680      	movs	r6, #128	; 0x80
    5826:	426b      	negs	r3, r5
    5828:	4699      	mov	r9, r3
    582a:	0436      	lsls	r6, r6, #16
    582c:	4334      	orrs	r4, r6
    582e:	464b      	mov	r3, r9
    5830:	2b38      	cmp	r3, #56	; 0x38
    5832:	dd00      	ble.n	5836 <__aeabi_dadd+0x32e>
    5834:	e0d6      	b.n	59e4 <__aeabi_dadd+0x4dc>
    5836:	2b1f      	cmp	r3, #31
    5838:	dd00      	ble.n	583c <__aeabi_dadd+0x334>
    583a:	e135      	b.n	5aa8 <__aeabi_dadd+0x5a0>
    583c:	2620      	movs	r6, #32
    583e:	1af5      	subs	r5, r6, r3
    5840:	0026      	movs	r6, r4
    5842:	40ae      	lsls	r6, r5
    5844:	46b2      	mov	sl, r6
    5846:	003e      	movs	r6, r7
    5848:	40de      	lsrs	r6, r3
    584a:	46ac      	mov	ip, r5
    584c:	0035      	movs	r5, r6
    584e:	4656      	mov	r6, sl
    5850:	432e      	orrs	r6, r5
    5852:	4665      	mov	r5, ip
    5854:	40af      	lsls	r7, r5
    5856:	1e7d      	subs	r5, r7, #1
    5858:	41af      	sbcs	r7, r5
    585a:	40dc      	lsrs	r4, r3
    585c:	4337      	orrs	r7, r6
    585e:	1bd7      	subs	r7, r2, r7
    5860:	42ba      	cmp	r2, r7
    5862:	4192      	sbcs	r2, r2
    5864:	1b0c      	subs	r4, r1, r4
    5866:	4252      	negs	r2, r2
    5868:	1aa4      	subs	r4, r4, r2
    586a:	0006      	movs	r6, r0
    586c:	46d8      	mov	r8, fp
    586e:	e6a3      	b.n	55b8 <__aeabi_dadd+0xb0>
    5870:	4664      	mov	r4, ip
    5872:	4667      	mov	r7, ip
    5874:	432c      	orrs	r4, r5
    5876:	d000      	beq.n	587a <__aeabi_dadd+0x372>
    5878:	e6a2      	b.n	55c0 <__aeabi_dadd+0xb8>
    587a:	2500      	movs	r5, #0
    587c:	2600      	movs	r6, #0
    587e:	2700      	movs	r7, #0
    5880:	e706      	b.n	5690 <__aeabi_dadd+0x188>
    5882:	001e      	movs	r6, r3
    5884:	e6c4      	b.n	5610 <__aeabi_dadd+0x108>
    5886:	46c0      	nop			; (mov r8, r8)
    5888:	000007ff 	.word	0x000007ff
    588c:	ff7fffff 	.word	0xff7fffff
    5890:	800fffff 	.word	0x800fffff
    5894:	2b1f      	cmp	r3, #31
    5896:	dc63      	bgt.n	5960 <__aeabi_dadd+0x458>
    5898:	2020      	movs	r0, #32
    589a:	1ac3      	subs	r3, r0, r3
    589c:	0008      	movs	r0, r1
    589e:	4098      	lsls	r0, r3
    58a0:	469c      	mov	ip, r3
    58a2:	4683      	mov	fp, r0
    58a4:	4653      	mov	r3, sl
    58a6:	0010      	movs	r0, r2
    58a8:	40d8      	lsrs	r0, r3
    58aa:	0003      	movs	r3, r0
    58ac:	4658      	mov	r0, fp
    58ae:	4318      	orrs	r0, r3
    58b0:	4663      	mov	r3, ip
    58b2:	409a      	lsls	r2, r3
    58b4:	1e53      	subs	r3, r2, #1
    58b6:	419a      	sbcs	r2, r3
    58b8:	4653      	mov	r3, sl
    58ba:	4302      	orrs	r2, r0
    58bc:	40d9      	lsrs	r1, r3
    58be:	e703      	b.n	56c8 <__aeabi_dadd+0x1c0>
    58c0:	0026      	movs	r6, r4
    58c2:	433e      	orrs	r6, r7
    58c4:	d006      	beq.n	58d4 <__aeabi_dadd+0x3cc>
    58c6:	43eb      	mvns	r3, r5
    58c8:	4699      	mov	r9, r3
    58ca:	2b00      	cmp	r3, #0
    58cc:	d0c7      	beq.n	585e <__aeabi_dadd+0x356>
    58ce:	4e94      	ldr	r6, [pc, #592]	; (5b20 <__aeabi_dadd+0x618>)
    58d0:	42b0      	cmp	r0, r6
    58d2:	d1ac      	bne.n	582e <__aeabi_dadd+0x326>
    58d4:	000c      	movs	r4, r1
    58d6:	0017      	movs	r7, r2
    58d8:	0006      	movs	r6, r0
    58da:	46d8      	mov	r8, fp
    58dc:	e698      	b.n	5610 <__aeabi_dadd+0x108>
    58de:	4b90      	ldr	r3, [pc, #576]	; (5b20 <__aeabi_dadd+0x618>)
    58e0:	459a      	cmp	sl, r3
    58e2:	d00b      	beq.n	58fc <__aeabi_dadd+0x3f4>
    58e4:	4682      	mov	sl, r0
    58e6:	e6e7      	b.n	56b8 <__aeabi_dadd+0x1b0>
    58e8:	2800      	cmp	r0, #0
    58ea:	d000      	beq.n	58ee <__aeabi_dadd+0x3e6>
    58ec:	e09e      	b.n	5a2c <__aeabi_dadd+0x524>
    58ee:	0018      	movs	r0, r3
    58f0:	4310      	orrs	r0, r2
    58f2:	d100      	bne.n	58f6 <__aeabi_dadd+0x3ee>
    58f4:	e0e9      	b.n	5aca <__aeabi_dadd+0x5c2>
    58f6:	001c      	movs	r4, r3
    58f8:	0017      	movs	r7, r2
    58fa:	46d8      	mov	r8, fp
    58fc:	4e88      	ldr	r6, [pc, #544]	; (5b20 <__aeabi_dadd+0x618>)
    58fe:	e687      	b.n	5610 <__aeabi_dadd+0x108>
    5900:	2500      	movs	r5, #0
    5902:	e772      	b.n	57ea <__aeabi_dadd+0x2e2>
    5904:	2100      	movs	r1, #0
    5906:	e782      	b.n	580e <__aeabi_dadd+0x306>
    5908:	0023      	movs	r3, r4
    590a:	433b      	orrs	r3, r7
    590c:	2e00      	cmp	r6, #0
    590e:	d000      	beq.n	5912 <__aeabi_dadd+0x40a>
    5910:	e0ab      	b.n	5a6a <__aeabi_dadd+0x562>
    5912:	2b00      	cmp	r3, #0
    5914:	d100      	bne.n	5918 <__aeabi_dadd+0x410>
    5916:	e0e7      	b.n	5ae8 <__aeabi_dadd+0x5e0>
    5918:	000b      	movs	r3, r1
    591a:	4313      	orrs	r3, r2
    591c:	d100      	bne.n	5920 <__aeabi_dadd+0x418>
    591e:	e677      	b.n	5610 <__aeabi_dadd+0x108>
    5920:	18ba      	adds	r2, r7, r2
    5922:	42ba      	cmp	r2, r7
    5924:	41bf      	sbcs	r7, r7
    5926:	1864      	adds	r4, r4, r1
    5928:	427f      	negs	r7, r7
    592a:	19e4      	adds	r4, r4, r7
    592c:	0223      	lsls	r3, r4, #8
    592e:	d400      	bmi.n	5932 <__aeabi_dadd+0x42a>
    5930:	e0f2      	b.n	5b18 <__aeabi_dadd+0x610>
    5932:	4b7c      	ldr	r3, [pc, #496]	; (5b24 <__aeabi_dadd+0x61c>)
    5934:	0017      	movs	r7, r2
    5936:	401c      	ands	r4, r3
    5938:	0006      	movs	r6, r0
    593a:	e669      	b.n	5610 <__aeabi_dadd+0x108>
    593c:	0020      	movs	r0, r4
    593e:	4338      	orrs	r0, r7
    5940:	2e00      	cmp	r6, #0
    5942:	d1d1      	bne.n	58e8 <__aeabi_dadd+0x3e0>
    5944:	2800      	cmp	r0, #0
    5946:	d15b      	bne.n	5a00 <__aeabi_dadd+0x4f8>
    5948:	001c      	movs	r4, r3
    594a:	4314      	orrs	r4, r2
    594c:	d100      	bne.n	5950 <__aeabi_dadd+0x448>
    594e:	e0a8      	b.n	5aa2 <__aeabi_dadd+0x59a>
    5950:	001c      	movs	r4, r3
    5952:	0017      	movs	r7, r2
    5954:	46d8      	mov	r8, fp
    5956:	e65b      	b.n	5610 <__aeabi_dadd+0x108>
    5958:	0006      	movs	r6, r0
    595a:	2400      	movs	r4, #0
    595c:	2700      	movs	r7, #0
    595e:	e697      	b.n	5690 <__aeabi_dadd+0x188>
    5960:	4650      	mov	r0, sl
    5962:	000b      	movs	r3, r1
    5964:	3820      	subs	r0, #32
    5966:	40c3      	lsrs	r3, r0
    5968:	4699      	mov	r9, r3
    596a:	4653      	mov	r3, sl
    596c:	2b20      	cmp	r3, #32
    596e:	d100      	bne.n	5972 <__aeabi_dadd+0x46a>
    5970:	e095      	b.n	5a9e <__aeabi_dadd+0x596>
    5972:	2340      	movs	r3, #64	; 0x40
    5974:	4650      	mov	r0, sl
    5976:	1a1b      	subs	r3, r3, r0
    5978:	4099      	lsls	r1, r3
    597a:	430a      	orrs	r2, r1
    597c:	1e51      	subs	r1, r2, #1
    597e:	418a      	sbcs	r2, r1
    5980:	464b      	mov	r3, r9
    5982:	2100      	movs	r1, #0
    5984:	431a      	orrs	r2, r3
    5986:	e69f      	b.n	56c8 <__aeabi_dadd+0x1c0>
    5988:	2e00      	cmp	r6, #0
    598a:	d130      	bne.n	59ee <__aeabi_dadd+0x4e6>
    598c:	0026      	movs	r6, r4
    598e:	433e      	orrs	r6, r7
    5990:	d067      	beq.n	5a62 <__aeabi_dadd+0x55a>
    5992:	43db      	mvns	r3, r3
    5994:	469a      	mov	sl, r3
    5996:	2b00      	cmp	r3, #0
    5998:	d01c      	beq.n	59d4 <__aeabi_dadd+0x4cc>
    599a:	4e61      	ldr	r6, [pc, #388]	; (5b20 <__aeabi_dadd+0x618>)
    599c:	42b0      	cmp	r0, r6
    599e:	d060      	beq.n	5a62 <__aeabi_dadd+0x55a>
    59a0:	4653      	mov	r3, sl
    59a2:	2b38      	cmp	r3, #56	; 0x38
    59a4:	dd00      	ble.n	59a8 <__aeabi_dadd+0x4a0>
    59a6:	e096      	b.n	5ad6 <__aeabi_dadd+0x5ce>
    59a8:	2b1f      	cmp	r3, #31
    59aa:	dd00      	ble.n	59ae <__aeabi_dadd+0x4a6>
    59ac:	e09f      	b.n	5aee <__aeabi_dadd+0x5e6>
    59ae:	2620      	movs	r6, #32
    59b0:	1af3      	subs	r3, r6, r3
    59b2:	0026      	movs	r6, r4
    59b4:	409e      	lsls	r6, r3
    59b6:	469c      	mov	ip, r3
    59b8:	46b3      	mov	fp, r6
    59ba:	4653      	mov	r3, sl
    59bc:	003e      	movs	r6, r7
    59be:	40de      	lsrs	r6, r3
    59c0:	0033      	movs	r3, r6
    59c2:	465e      	mov	r6, fp
    59c4:	431e      	orrs	r6, r3
    59c6:	4663      	mov	r3, ip
    59c8:	409f      	lsls	r7, r3
    59ca:	1e7b      	subs	r3, r7, #1
    59cc:	419f      	sbcs	r7, r3
    59ce:	4653      	mov	r3, sl
    59d0:	40dc      	lsrs	r4, r3
    59d2:	4337      	orrs	r7, r6
    59d4:	18bf      	adds	r7, r7, r2
    59d6:	4297      	cmp	r7, r2
    59d8:	4192      	sbcs	r2, r2
    59da:	1864      	adds	r4, r4, r1
    59dc:	4252      	negs	r2, r2
    59de:	18a4      	adds	r4, r4, r2
    59e0:	0006      	movs	r6, r0
    59e2:	e678      	b.n	56d6 <__aeabi_dadd+0x1ce>
    59e4:	4327      	orrs	r7, r4
    59e6:	1e7c      	subs	r4, r7, #1
    59e8:	41a7      	sbcs	r7, r4
    59ea:	2400      	movs	r4, #0
    59ec:	e737      	b.n	585e <__aeabi_dadd+0x356>
    59ee:	4e4c      	ldr	r6, [pc, #304]	; (5b20 <__aeabi_dadd+0x618>)
    59f0:	42b0      	cmp	r0, r6
    59f2:	d036      	beq.n	5a62 <__aeabi_dadd+0x55a>
    59f4:	2680      	movs	r6, #128	; 0x80
    59f6:	425b      	negs	r3, r3
    59f8:	0436      	lsls	r6, r6, #16
    59fa:	469a      	mov	sl, r3
    59fc:	4334      	orrs	r4, r6
    59fe:	e7cf      	b.n	59a0 <__aeabi_dadd+0x498>
    5a00:	0018      	movs	r0, r3
    5a02:	4310      	orrs	r0, r2
    5a04:	d100      	bne.n	5a08 <__aeabi_dadd+0x500>
    5a06:	e603      	b.n	5610 <__aeabi_dadd+0x108>
    5a08:	1ab8      	subs	r0, r7, r2
    5a0a:	4684      	mov	ip, r0
    5a0c:	4567      	cmp	r7, ip
    5a0e:	41ad      	sbcs	r5, r5
    5a10:	1ae0      	subs	r0, r4, r3
    5a12:	426d      	negs	r5, r5
    5a14:	1b40      	subs	r0, r0, r5
    5a16:	0205      	lsls	r5, r0, #8
    5a18:	d400      	bmi.n	5a1c <__aeabi_dadd+0x514>
    5a1a:	e62c      	b.n	5676 <__aeabi_dadd+0x16e>
    5a1c:	1bd7      	subs	r7, r2, r7
    5a1e:	42ba      	cmp	r2, r7
    5a20:	4192      	sbcs	r2, r2
    5a22:	1b1c      	subs	r4, r3, r4
    5a24:	4252      	negs	r2, r2
    5a26:	1aa4      	subs	r4, r4, r2
    5a28:	46d8      	mov	r8, fp
    5a2a:	e5f1      	b.n	5610 <__aeabi_dadd+0x108>
    5a2c:	0018      	movs	r0, r3
    5a2e:	4310      	orrs	r0, r2
    5a30:	d100      	bne.n	5a34 <__aeabi_dadd+0x52c>
    5a32:	e763      	b.n	58fc <__aeabi_dadd+0x3f4>
    5a34:	08f8      	lsrs	r0, r7, #3
    5a36:	0767      	lsls	r7, r4, #29
    5a38:	4307      	orrs	r7, r0
    5a3a:	2080      	movs	r0, #128	; 0x80
    5a3c:	08e4      	lsrs	r4, r4, #3
    5a3e:	0300      	lsls	r0, r0, #12
    5a40:	4204      	tst	r4, r0
    5a42:	d008      	beq.n	5a56 <__aeabi_dadd+0x54e>
    5a44:	08dd      	lsrs	r5, r3, #3
    5a46:	4205      	tst	r5, r0
    5a48:	d105      	bne.n	5a56 <__aeabi_dadd+0x54e>
    5a4a:	08d2      	lsrs	r2, r2, #3
    5a4c:	0759      	lsls	r1, r3, #29
    5a4e:	4311      	orrs	r1, r2
    5a50:	000f      	movs	r7, r1
    5a52:	002c      	movs	r4, r5
    5a54:	46d8      	mov	r8, fp
    5a56:	0f7b      	lsrs	r3, r7, #29
    5a58:	00e4      	lsls	r4, r4, #3
    5a5a:	431c      	orrs	r4, r3
    5a5c:	00ff      	lsls	r7, r7, #3
    5a5e:	4e30      	ldr	r6, [pc, #192]	; (5b20 <__aeabi_dadd+0x618>)
    5a60:	e5d6      	b.n	5610 <__aeabi_dadd+0x108>
    5a62:	000c      	movs	r4, r1
    5a64:	0017      	movs	r7, r2
    5a66:	0006      	movs	r6, r0
    5a68:	e5d2      	b.n	5610 <__aeabi_dadd+0x108>
    5a6a:	2b00      	cmp	r3, #0
    5a6c:	d038      	beq.n	5ae0 <__aeabi_dadd+0x5d8>
    5a6e:	000b      	movs	r3, r1
    5a70:	4313      	orrs	r3, r2
    5a72:	d100      	bne.n	5a76 <__aeabi_dadd+0x56e>
    5a74:	e742      	b.n	58fc <__aeabi_dadd+0x3f4>
    5a76:	08f8      	lsrs	r0, r7, #3
    5a78:	0767      	lsls	r7, r4, #29
    5a7a:	4307      	orrs	r7, r0
    5a7c:	2080      	movs	r0, #128	; 0x80
    5a7e:	08e4      	lsrs	r4, r4, #3
    5a80:	0300      	lsls	r0, r0, #12
    5a82:	4204      	tst	r4, r0
    5a84:	d0e7      	beq.n	5a56 <__aeabi_dadd+0x54e>
    5a86:	08cb      	lsrs	r3, r1, #3
    5a88:	4203      	tst	r3, r0
    5a8a:	d1e4      	bne.n	5a56 <__aeabi_dadd+0x54e>
    5a8c:	08d2      	lsrs	r2, r2, #3
    5a8e:	0749      	lsls	r1, r1, #29
    5a90:	4311      	orrs	r1, r2
    5a92:	000f      	movs	r7, r1
    5a94:	001c      	movs	r4, r3
    5a96:	e7de      	b.n	5a56 <__aeabi_dadd+0x54e>
    5a98:	2700      	movs	r7, #0
    5a9a:	2400      	movs	r4, #0
    5a9c:	e5d5      	b.n	564a <__aeabi_dadd+0x142>
    5a9e:	2100      	movs	r1, #0
    5aa0:	e76b      	b.n	597a <__aeabi_dadd+0x472>
    5aa2:	2500      	movs	r5, #0
    5aa4:	2700      	movs	r7, #0
    5aa6:	e5f3      	b.n	5690 <__aeabi_dadd+0x188>
    5aa8:	464e      	mov	r6, r9
    5aaa:	0025      	movs	r5, r4
    5aac:	3e20      	subs	r6, #32
    5aae:	40f5      	lsrs	r5, r6
    5ab0:	464b      	mov	r3, r9
    5ab2:	002e      	movs	r6, r5
    5ab4:	2b20      	cmp	r3, #32
    5ab6:	d02d      	beq.n	5b14 <__aeabi_dadd+0x60c>
    5ab8:	2540      	movs	r5, #64	; 0x40
    5aba:	1aed      	subs	r5, r5, r3
    5abc:	40ac      	lsls	r4, r5
    5abe:	4327      	orrs	r7, r4
    5ac0:	1e7c      	subs	r4, r7, #1
    5ac2:	41a7      	sbcs	r7, r4
    5ac4:	2400      	movs	r4, #0
    5ac6:	4337      	orrs	r7, r6
    5ac8:	e6c9      	b.n	585e <__aeabi_dadd+0x356>
    5aca:	2480      	movs	r4, #128	; 0x80
    5acc:	2500      	movs	r5, #0
    5ace:	0324      	lsls	r4, r4, #12
    5ad0:	4e13      	ldr	r6, [pc, #76]	; (5b20 <__aeabi_dadd+0x618>)
    5ad2:	2700      	movs	r7, #0
    5ad4:	e5dc      	b.n	5690 <__aeabi_dadd+0x188>
    5ad6:	4327      	orrs	r7, r4
    5ad8:	1e7c      	subs	r4, r7, #1
    5ada:	41a7      	sbcs	r7, r4
    5adc:	2400      	movs	r4, #0
    5ade:	e779      	b.n	59d4 <__aeabi_dadd+0x4cc>
    5ae0:	000c      	movs	r4, r1
    5ae2:	0017      	movs	r7, r2
    5ae4:	4e0e      	ldr	r6, [pc, #56]	; (5b20 <__aeabi_dadd+0x618>)
    5ae6:	e593      	b.n	5610 <__aeabi_dadd+0x108>
    5ae8:	000c      	movs	r4, r1
    5aea:	0017      	movs	r7, r2
    5aec:	e590      	b.n	5610 <__aeabi_dadd+0x108>
    5aee:	4656      	mov	r6, sl
    5af0:	0023      	movs	r3, r4
    5af2:	3e20      	subs	r6, #32
    5af4:	40f3      	lsrs	r3, r6
    5af6:	4699      	mov	r9, r3
    5af8:	4653      	mov	r3, sl
    5afa:	2b20      	cmp	r3, #32
    5afc:	d00e      	beq.n	5b1c <__aeabi_dadd+0x614>
    5afe:	2340      	movs	r3, #64	; 0x40
    5b00:	4656      	mov	r6, sl
    5b02:	1b9b      	subs	r3, r3, r6
    5b04:	409c      	lsls	r4, r3
    5b06:	4327      	orrs	r7, r4
    5b08:	1e7c      	subs	r4, r7, #1
    5b0a:	41a7      	sbcs	r7, r4
    5b0c:	464b      	mov	r3, r9
    5b0e:	2400      	movs	r4, #0
    5b10:	431f      	orrs	r7, r3
    5b12:	e75f      	b.n	59d4 <__aeabi_dadd+0x4cc>
    5b14:	2400      	movs	r4, #0
    5b16:	e7d2      	b.n	5abe <__aeabi_dadd+0x5b6>
    5b18:	0017      	movs	r7, r2
    5b1a:	e5b2      	b.n	5682 <__aeabi_dadd+0x17a>
    5b1c:	2400      	movs	r4, #0
    5b1e:	e7f2      	b.n	5b06 <__aeabi_dadd+0x5fe>
    5b20:	000007ff 	.word	0x000007ff
    5b24:	ff7fffff 	.word	0xff7fffff
    5b28:	682f2e2e 	.word	0x682f2e2e
    5b2c:	732f6c61 	.word	0x732f6c61
    5b30:	682f6372 	.word	0x682f6372
    5b34:	615f6c61 	.word	0x615f6c61
    5b38:	735f6364 	.word	0x735f6364
    5b3c:	2e636e79 	.word	0x2e636e79
    5b40:	00000063 	.word	0x00000063
    5b44:	682f2e2e 	.word	0x682f2e2e
    5b48:	732f6c61 	.word	0x732f6c61
    5b4c:	682f6372 	.word	0x682f6372
    5b50:	635f6c61 	.word	0x635f6c61
    5b54:	615f6e61 	.word	0x615f6e61
    5b58:	636e7973 	.word	0x636e7973
    5b5c:	0000632e 	.word	0x0000632e
    5b60:	682f2e2e 	.word	0x682f2e2e
    5b64:	732f6c61 	.word	0x732f6c61
    5b68:	682f6372 	.word	0x682f6372
    5b6c:	695f6c61 	.word	0x695f6c61
    5b70:	00632e6f 	.word	0x00632e6f
    5b74:	682f2e2e 	.word	0x682f2e2e
    5b78:	732f6c61 	.word	0x732f6c61
    5b7c:	682f6372 	.word	0x682f6372
    5b80:	735f6c61 	.word	0x735f6c61
    5b84:	6d5f6970 	.word	0x6d5f6970
    5b88:	6e79735f 	.word	0x6e79735f
    5b8c:	00632e63 	.word	0x00632e63
    5b90:	682f2e2e 	.word	0x682f2e2e
    5b94:	732f6c61 	.word	0x732f6c61
    5b98:	682f6372 	.word	0x682f6372
    5b9c:	745f6c61 	.word	0x745f6c61
    5ba0:	5f706d65 	.word	0x5f706d65
    5ba4:	636e7973 	.word	0x636e7973
    5ba8:	0000632e 	.word	0x0000632e
    5bac:	682f2e2e 	.word	0x682f2e2e
    5bb0:	732f6c61 	.word	0x732f6c61
    5bb4:	682f6372 	.word	0x682f6372
    5bb8:	755f6c61 	.word	0x755f6c61
    5bbc:	74726173 	.word	0x74726173
    5bc0:	7973615f 	.word	0x7973615f
    5bc4:	632e636e 	.word	0x632e636e
    5bc8:	00000000 	.word	0x00000000
    5bcc:	682f2e2e 	.word	0x682f2e2e
    5bd0:	752f6c61 	.word	0x752f6c61
    5bd4:	736c6974 	.word	0x736c6974
    5bd8:	6372732f 	.word	0x6372732f
    5bdc:	6974752f 	.word	0x6974752f
    5be0:	725f736c 	.word	0x725f736c
    5be4:	62676e69 	.word	0x62676e69
    5be8:	65666675 	.word	0x65666675
    5bec:	00632e72 	.word	0x00632e72

00005bf0 <_adcs>:
    5bf0:	05000000 18000000 00000000 00000000     ................
	...
    5c0c:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    5c1c:	632e6364 00000000 682f2e2e 732f6c70     dc.c....../hpl/s
    5c2c:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    5c3c:	0000632e 616c6552 65742079 00007473     .c..Relay test..
    5c4c:	6f727245 4e203a72 7573206f 63206863     Error: No such c
    5c5c:	616d6d6f 0000646e 00001e54 00001e24     ommand..T...$...
    5c6c:	00001e36 00001d78 00001e36 00001e1a     6...x...6.......
    5c7c:	00001e36 00001d78 00001e24 00001e24     6...x...$...$...
    5c8c:	00001e1a 00001d78 00001d80 00001d80     ....x...........
    5c9c:	00001d80 00001e3c 00001e24 00001e24     ....<...$...$...
    5cac:	00001df8 00001edc 00001df8 00001e1a     ................
    5cbc:	00001df8 00001edc 00001e24 00001e24     ........$...$...
    5ccc:	00001e1a 00001edc 00001d80 00001d80     ................
    5cdc:	00001d80 00001ee6 00002084 00001fd4     ......... ......
    5cec:	00001fd4 00001fd2 00002076 00002076     ........v ..v ..
    5cfc:	0000206c 00001fd2 00002076 0000206c     l ......v ..l ..
    5d0c:	00002076 00001fd2 0000207c 0000207c     v ......| ..| ..
    5d1c:	0000207c 0000210c 00002794 00002776     | ...!...'..v'..
    5d2c:	00002730 0000264e 00002730 00002768     0'..N&..0'..h'..
    5d3c:	00002730 0000264e 00002776 00002776     0'..N&..v'..v'..
    5d4c:	00002768 0000264e 00002646 00002646     h'..N&..F&..F&..
    5d5c:	00002646 000029ac 00002df4 00002cb4     F&...)...-...,..
    5d6c:	00002cb4 00002cb0 00002dcc 00002dcc     .,...,...-...-..
    5d7c:	00002dbe 00002cb0 00002dcc 00002dbe     .-...,...-...-..
    5d8c:	00002dcc 00002cb0 00002dd4 00002dd4     .-...,...-...-..
    5d9c:	00002dd4 00002fd8                       .-.../..

00005da4 <__sf_fake_stderr>:
	...

00005dc4 <__sf_fake_stdin>:
	...

00005de4 <__sf_fake_stdout>:
	...

00005e08 <__mprec_bigtens>:
    5e08:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    5e18:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    5e28:	7f73bf3c 75154fdd                       <.s..O.u

00005e30 <__mprec_tens>:
    5e30:	00000000 3ff00000 00000000 40240000     .......?......$@
    5e40:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    5e50:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    5e60:	00000000 412e8480 00000000 416312d0     .......A......cA
    5e70:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    5e80:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    5e90:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    5ea0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    5eb0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    5ec0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    5ed0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    5ee0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    5ef0:	79d99db4 44ea7843                       ...yCx.D

00005ef8 <p05.6047>:
    5ef8:	00000005 00000019 0000007d 69666e49     ........}...Infi
    5f08:	7974696e 4e614e00 00003000              nity.NaN.0..

00005f14 <_init>:
    5f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f16:	46c0      	nop			; (mov r8, r8)
    5f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5f1a:	bc08      	pop	{r3}
    5f1c:	469e      	mov	lr, r3
    5f1e:	4770      	bx	lr

00005f20 <__init_array_start>:
    5f20:	000000e5 	.word	0x000000e5

00005f24 <_fini>:
    5f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f26:	46c0      	nop			; (mov r8, r8)
    5f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5f2a:	bc08      	pop	{r3}
    5f2c:	469e      	mov	lr, r3
    5f2e:	4770      	bx	lr

00005f30 <__fini_array_start>:
    5f30:	000000bd 	.word	0x000000bd
