# AXI4-Full-Master-Slave-RTL
AXI4 Full Master-Slave Communication in Verilog
