vio_ctrl.vhd,vhdl,xil_defaultlib,../../../../../../firmware/source/cores/ip/vio_ctrl/sim/vio_ctrl.vhd,incdir="../../../../../../firmware/source/cores/ip/vio_ctrl/hdl/verilog"incdir="../../../../../../firmware/source/cores/ip/vio_ctrl/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
