`timescale 1ns / 1ps

module new_PE_Unit_conv1 (
    input clk,               // PEçš„æ—¶é’Ÿä¿¡ï¿?? (Clock signal for the PE)
    input rst_n,             // å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ (Reset signal, active low)
    input en,                // ä½¿èƒ½ä¿¡å· (Enable signal)

    input [23:0] Filtr_in,   // è¾“å…¥æƒé‡ 8ï¿?? *3(å·ç§¯æ ¸ï¼‰ (Input weights 4-bit * 3 channels, convolution kernel)
    input [7:0] Ifmap_shift_in,   // è¾“å…¥ç‰¹å¾ï¿?? 8ä½ï¼ˆæ•°æ®ï¿?? (Input feature map 8-bit * 3 channels, data)    
    input signed[19:0] Psum_in,    // è¾“å…¥ä¸Šä¸€ä¸ªPEçš„ç»“ï¿?? (Input result from the previous PE)

    output reg [23:0] Filtr_out,   // è¾“å‡ºæƒé‡ 4ï¿?? *3(å·ç§¯æ ¸ï¼‰ (Output weights 4-bit * 3 channels, convolution kernel)
    output  [7:0] Ifmap_shift_out, // è¾“å‡ºç‰¹å¾ï¿?? 8ä½ï¼ˆç»“æœï¿?? (Output feature map 8-bit * 3 channels, result)
    output reg signed [19:0] Psum_out   // è¾“å‡ºè®¡ç®—ç»“æœ (Output computation result)
);

wire signed [19:0] result_0, result_1, result_2; // ä¸­é—´ç»“æœï¼Œæ¯ä¸ªï¿½?ï¿½é“çš„å·ç§¯ç»“ï¿??
wire unsigned [7:0] Ifmap_in_0, Ifmap_in_1, Ifmap_in_2; // ç»è¿‡ç§»ä½å¯„å­˜å™¨åçš„è¾“å…¥ç‰¹å¾å›¾
wire  [8:0] Ifmap_in_0_signed,Ifmap_in_1_signed,Ifmap_in_2_signed;
reg [19:0] Psum_tmp;
wire signed [7:0] Filtr0,Filtr1,Filtr2;
assign Filtr0 = Filtr_in[7:0];
assign Filtr1 = Filtr_in[15:8];
assign Filtr2 = Filtr_in[23:16];
assign Ifmap_shift_out = Ifmap_in_0; // è¾“å‡ºç»è¿‡ç§»ä½å¯„å­˜å™¨çš„ç‰¹å¾ï¿??

// å®ä¾‹åŒ–ç§»ä½å¯„å­˜å™¨æ¨¡å—
shift_register shift_register_0(
  .clk(clk),
  .rst_n(rst_n),
  .en(en),
  .input_data(Ifmap_shift_in),
  .output_data_0(Ifmap_in_0),
  .output_data_1(Ifmap_in_1),
  .output_data_2(Ifmap_in_2)
);
assign Ifmap_in_0_signed = {1'b0,Ifmap_in_0};
assign Ifmap_in_1_signed = {1'b0,Ifmap_in_1};
assign Ifmap_in_2_signed = {1'b0,Ifmap_in_2};

`ifdef USE_IP_CORE
  // Ê¹ÓÃ IP ºËµÄÇé¿ö

  mult_ip_conv1 mult_8x4_0 (
    .CLK(),     // ÊäÈëÊ±ÖÓĞÅºÅ
    .CE(),      // ÊäÈëÊ¹ÄÜĞÅºÅ
    .A(Ifmap_in_0_signed), // ÊäÈëA£º8Î»ÌØ¶¨Í¼ÏñÊı¾İ
    .B(Filtr0), // ÊäÈëB£º4Î»È¨ÖØÊı
    .P(result_0)   // Êä³öP£º³Ë·¨½á¹û
  );

  mult_ip_conv1 mult_8x4_1 (
    .CLK(),
    .CE(),
    .A(Ifmap_in_1_signed),
    .B(Filtr1),
    .P(result_1)
  );

  mult_ip_conv1 mult_8x4_2 (
    .CLK(),
    .CE(),
    .A(Ifmap_in_2_signed),
    .B(Filtr2),
    .P(result_2)
  );

`else
  // ²»Ê¹ÓÃ IP ºËµÄÇé¿ö

  assign result_0 = $signed(Ifmap_in_0_signed) * $signed(Filtr0);
  assign result_1 = $signed(Ifmap_in_1_signed) * $signed(Filtr1);
  assign result_2 = $signed(Ifmap_in_2_signed) * $signed(Filtr2);

`endif


// åˆå§‹åŒ–è¾“å‡ºä¸ºï¿??
initial begin
    Filtr_out = 24'b0; // è¾“å‡ºæƒé‡åˆå§‹åŒ–ä¸ºï¿??
    Psum_tmp = 20'b0;  // è¾“å‡ºè®¡ç®—ç»“æœåˆå§‹åŒ–ä¸ºï¿??
end
// ç»„åˆé€»è¾‘å—ï¼šç”¨äºè®¡ç®—å·ç§¯ç»“æœ
always @(posedge clk) begin
    if (!rst_n) begin
        // å¤ä½çŠ¶ï¿½?ï¿½ä¸‹çš„æ“ï¿??
        // åœ¨å¤ä½çŠ¶æ€ä¸‹ï¼Œå¯ä»¥è®¾ç½®é»˜è®¤çš„è¾“å‡ºï¿??
        Psum_tmp <= 0; // å¤ä½åè®¡ç®—ç»“æœæ¸…ï¿??
        Filtr_out <= 0; // å¤ä½åæƒé‡æ¸…ï¿??
    end
    else begin
        // éå¤ä½çŠ¶æ€ä¸‹çš„æ“ï¿??
        if (en) begin
            // å½“ä½¿èƒ½ä¿¡å·é«˜ç”µå¹³æœ‰æ•ˆæ—¶æ‰§è¡Œè®¡ï¿??
            Psum_out <=$signed($signed(Psum_in) + $signed(result_0) +  $signed(result_1) +  $signed(result_2)); // è®¡ç®—å·ç§¯ç»“æœ
            Filtr_out <= Filtr_in; // è¾“å‡ºæƒé‡æ•°æ®ä¸å˜
        end
    end
end
/*
sirv_gnrl_dfflr #(20) Psum_reg (
  .lden(en),
  .dnxt(Psum_tmp),
  .qout(Psum_out),
  .clk(clk),
  .rst_n(rst_n)
);
*/
endmodule
