/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:20:43 2023 GMT

[ 10:20:43 ] Analysis has started
[ 10:20:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/yosys -s /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/analysis/adder_verilator_analyzer.cmd
[ 10:20:43 ] Duration: 146 ms. Max utilization: 44 MB
[ 10:20:43 ] RTL Simulation has started
[ 10:20:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  --timing -sc --top-module co_sim_adder_verilator -I../../../../.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1364-2001ext+.v /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v --exe /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/tb_adder_verilator.cpp /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/co_sim_adder_verilator.v
[ 10:20:43 ] Duration: 248 ms. Max utilization: 139 MB
[ 10:20:43 ] Command: make -j -C obj_dir/ -f Vco_sim_adder_verilator.mk Vco_sim_adder_verilator
[ 10:20:49 ] Duration: 5395 ms. Max utilization: 105 MB
[ 10:20:49 ] Command: obj_dir/Vco_sim_adder_verilator
[ 10:20:49 ] Duration: 50 ms. Max utilization: 23 MB
[ 10:20:49 ] Synthesize has started
[ 10:20:49 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/yosys -s adder_verilator.ys -l adder_verilator_synth.log
[ 10:20:57 ] Duration: 8292 ms. Max utilization: 65 MB
[ 10:20:57 ] Gate Simulation has started
[ 10:20:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  --timing -sc --top-module co_sim_adder_verilator -I../../../../.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -y /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX +libext+.v +libext+.sv --exe /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/tb_adder_verilator.cpp /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/co_sim_adder_verilator.v /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/dsp_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/DSP38/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/TDP_RAM36K/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO18K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX_CONFIG/GEARBOX_CONFIG_PKG.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_primitives.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_sims.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_top.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/delay_line_tap64.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/phase_sel.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_bslip.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v
[ 10:20:58 ] Duration: 440 ms. Max utilization: 139 MB
[ 10:20:58 ] Command: make -j -C obj_dir/ -f Vco_sim_adder_verilator.mk Vco_sim_adder_verilator
[ 10:21:03 ] Duration: 5048 ms. Max utilization: 106 MB
[ 10:21:03 ] Command: obj_dir/Vco_sim_adder_verilator
[ 10:21:03 ] Duration: 39 ms. Max utilization: 243 MB
[ 10:21:03 ] Packing has started
[ 10:21:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.eblif --sdc_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report adder_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top adder_verilator --net_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_post_synth.net --place_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/placement/adder_verilator_post_synth.place --route_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/routing/adder_verilator_post_synth.route --pack
[ 10:21:40 ] Duration: 37117 ms. Max utilization: 2719 MB
[ 10:21:40 ] Placement has started
[ 10:21:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.blif --output adder_verilator_pin_loc.place --assign_unconstrained_pins in_define_order
[ 10:21:40 ] Duration: 333 ms. Max utilization: 87 MB
[ 10:21:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.eblif --sdc_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report adder_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top adder_verilator --net_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_post_synth.net --place_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/placement/adder_verilator_post_synth.place --route_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/routing/adder_verilator_post_synth.route --place
[ 10:26:15 ] Duration: 274847 ms. Max utilization: 3885 MB
[ 10:26:15 ] Route has started
[ 10:26:15 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.eblif --sdc_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report adder_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top adder_verilator --net_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_post_synth.net --place_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/placement/adder_verilator_post_synth.place --route_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/routing/adder_verilator_post_synth.route --route
[ 10:28:23 ] Duration: 127683 ms. Max utilization: 3625 MB
[ 10:28:23 ] Post-PnR Simulation has started
[ 10:28:23 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  -DPNR=1 --timing -sc --top-module co_sim_adder_verilator -I../../../../.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl -I/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -y /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX +libext+.v +libext+.sv --exe /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/tb_adder_verilator.cpp /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././sim/co_sim_tb/co_sim_adder_verilator.v  /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/routing/adder_verilator_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/dsp_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/DSP38/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/TDP_RAM36K/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO18K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX_CONFIG/GEARBOX_CONFIG_PKG.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_primitives.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_sims.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_top.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/delay_line_tap64.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/phase_sel.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_bslip.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v
[ 10:28:23 ] Duration: 371 ms. Max utilization: 139 MB
[ 10:28:23 ] Command: make -j -C obj_dir/ -f Vco_sim_adder_verilator.mk Vco_sim_adder_verilator
[ 10:28:28 ] Duration: 5087 ms. Max utilization: 106 MB
[ 10:28:28 ] Command: obj_dir/Vco_sim_adder_verilator
[ 10:28:28 ] Duration: 37 ms. Max utilization: 26 MB
[ 10:28:28 ] TimingAnalysis has started
[ 10:28:28 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.eblif --sdc_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report adder_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top adder_verilator --net_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/packing/adder_verilator_post_synth.net --place_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/placement/adder_verilator_post_synth.place --route_file /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/routing/adder_verilator_post_synth.route --analysis
[ 10:29:07 ] Duration: 38205 ms. Max utilization: 3173 MB
[ 10:29:07 ] PowerAnalysis has started
[ 10:29:07 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/tclsh8.6 /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/get_power_data.tcl --netlist=/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.v 
[ 10:29:07 ] Duration: 68 ms. Max utilization: 130 MB
[ 10:29:07 ] GenerateBitstream has started
[ 10:29:07 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/openfpga -batch -f adder_verilator.openfpga
[ 10:37:26 ] Duration: 499567 ms. Max utilization: 5840 MB
