{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488916841918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488916841918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 13:00:41 2017 " "Processing started: Tue Mar 07 13:00:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488916841918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916841918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916841918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488916844510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488916844511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/system_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/system_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_soc-rtl " "Found design unit 1: system_soc-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852958 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_soc " "Found entity 1: system_soc" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_irq_mapper " "Found entity 1: system_soc_irq_mapper" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_mm_interconnect_0 " "Found entity 1: system_soc_mm_interconnect_0" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_pll_0 " "Found entity 1: system_soc_pll_0" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_src_led_counter_pkg (system_soc) " "Found design unit 1: led_count_ip_src_led_counter_pkg (system_soc)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_src_led_counter-rtl " "Found design unit 1: led_count_ip_src_led_counter-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852975 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_src_led_counter " "Found entity 1: led_count_ip_src_led_counter" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_dut-rtl " "Found design unit 1: led_count_ip_dut-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852976 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_dut " "Found entity 1: led_count_ip_dut" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_SimpleDualPortRAM_16x32b-rtl " "Found design unit 1: led_count_ip_SimpleDualPortRAM_16x32b-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852979 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_SimpleDualPortRAM_16x32b " "Found entity 1: led_count_ip_SimpleDualPortRAM_16x32b" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_data_classic_ram_16x32b-rtl " "Found design unit 1: led_count_ip_rdfifo_data_classic_ram_16x32b-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852980 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_data_classic_ram_16x32b " "Found entity 1: led_count_ip_rdfifo_data_classic_ram_16x32b" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_data_classic-rtl " "Found design unit 1: led_count_ip_rdfifo_data_classic-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852983 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_data_classic " "Found entity 1: led_count_ip_rdfifo_data_classic" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_data-rtl " "Found design unit 1: led_count_ip_rdfifo_data-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852985 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_data " "Found entity 1: led_count_ip_rdfifo_data" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_SimpleDualPortRAM_16x1b-rtl " "Found design unit 1: led_count_ip_SimpleDualPortRAM_16x1b-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852987 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_SimpleDualPortRAM_16x1b " "Found entity 1: led_count_ip_SimpleDualPortRAM_16x1b" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_last_classic_ram_16x1b-rtl " "Found design unit 1: led_count_ip_rdfifo_last_classic_ram_16x1b-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852989 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_last_classic_ram_16x1b " "Found entity 1: led_count_ip_rdfifo_last_classic_ram_16x1b" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_last_classic-rtl " "Found design unit 1: led_count_ip_rdfifo_last_classic-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852991 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_last_classic " "Found entity 1: led_count_ip_rdfifo_last_classic" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_rdfifo_last-rtl " "Found design unit 1: led_count_ip_rdfifo_last-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852993 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_rdfifo_last " "Found entity 1: led_count_ip_rdfifo_last" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_axi4_module-rtl " "Found design unit 1: led_count_ip_axi4_module-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852996 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_axi4_module " "Found entity 1: led_count_ip_axi4_module" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_addr_decoder-rtl " "Found design unit 1: led_count_ip_addr_decoder-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852998 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_addr_decoder " "Found entity 1: led_count_ip_addr_decoder" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip_axi4-rtl " "Found design unit 1: led_count_ip_axi4-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852999 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip_axi4 " "Found entity 1: led_count_ip_axi4" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916852999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916852999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_count_ip-rtl " "Found design unit 1: led_count_ip-rtl" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853001 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_count_ip " "Found entity 1: led_count_ip" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_hps_0 " "Found entity 1: system_soc_hps_0" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_hps_0_hps_io " "Found entity 1: system_soc_hps_0_hps_io" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_hps_0_hps_io_border " "Found entity 1: system_soc_hps_0_hps_io_border" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_soc_hps_0_fpga_interfaces " "Found entity 1: system_soc_hps_0_fpga_interfaces" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_soc " "Elaborating entity \"system_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488916853177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_hps_0 system_soc_hps_0:hps_0 " "Elaborating entity \"system_soc_hps_0\" for hierarchy \"system_soc_hps_0:hps_0\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "hps_0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_hps_0_fpga_interfaces system_soc_hps_0:hps_0\|system_soc_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_soc_hps_0_fpga_interfaces\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" "fpga_interfaces" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_hps_0_hps_io system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io " "Elaborating entity \"system_soc_hps_0_hps_io\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" "hps_io" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_hps_0_hps_io_border system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border " "Elaborating entity \"system_soc_hps_0_hps_io_border\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v" "border" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488916853215 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853215 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853216 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853221 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853222 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1488916853229 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853229 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1488916853229 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853229 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488916853232 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488916853232 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853233 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..176\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..176\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853237 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[143..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[143..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853237 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853237 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853237 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488916853237 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853327 ""}  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488916853327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916853372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916853372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/16.0_standard/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488916853482 "|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system_soc_hps_0:hps_0\|system_soc_hps_0_hps_io:hps_io\|system_soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_count_ip led_count_ip:led_count_ip_0 " "Elaborating entity \"led_count_ip\" for hierarchy \"led_count_ip:led_count_ip_0\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "led_count_ip_0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_sig led_count_ip.vhd(157) " "Verilog HDL or VHDL warning at led_count_ip.vhd(157): object \"ce_out_sig\" assigned a value but never read" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488916853492 "|system_soc|led_count_ip:led_count_ip_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_axi4 led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst A:rtl " "Elaborating entity \"led_count_ip_axi4\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" "u_led_count_ip_axi4_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_addr_decoder led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst A:rtl " "Elaborating entity \"led_count_ip_addr_decoder\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" "u_led_count_ip_addr_decoder_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_axi4_module led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst A:rtl " "Elaborating entity \"led_count_ip_axi4_module\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" "u_led_count_ip_axi4_module_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_data led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst A:rtl " "Elaborating entity \"led_count_ip_rdfifo_data\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" "u_led_count_ip_rdfifo_data_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" 185 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_data_classic led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst A:rtl " "Elaborating entity \"led_count_ip_rdfifo_data_classic\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" "u_led_count_ip_rdfifo_data_classic_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_data_classic_ram_16x32b led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b A:rtl " "Elaborating entity \"led_count_ip_rdfifo_data_classic_ram_16x32b\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" "u_led_count_ip_rdfifo_data_classic_ram_16x32b" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_SimpleDualPortRAM_16x32b led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b A:rtl " "Elaborating entity \"led_count_ip_SimpleDualPortRAM_16x32b\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" "u_led_count_ip_SimpleDualPortRAM_16x32b" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_last led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst A:rtl " "Elaborating entity \"led_count_ip_rdfifo_last\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" "u_led_count_ip_rdfifo_last_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd" 197 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_num led_count_ip_rdfifo_last.vhd(77) " "Verilog HDL or VHDL warning at led_count_ip_rdfifo_last.vhd(77): object \"fifo_num\" assigned a value but never read" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488916853517 "|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_last_classic led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst A:rtl " "Elaborating entity \"led_count_ip_rdfifo_last_classic\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" "u_led_count_ip_rdfifo_last_classic_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_rdfifo_last_classic_ram_16x1b led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst\|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b A:rtl " "Elaborating entity \"led_count_ip_rdfifo_last_classic_ram_16x1b\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst\|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" "u_led_count_ip_rdfifo_last_classic_ram_16x1b" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_SimpleDualPortRAM_16x1b led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst\|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b\|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b A:rtl " "Elaborating entity \"led_count_ip_SimpleDualPortRAM_16x1b\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst\|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst\|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b\|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" "u_led_count_ip_SimpleDualPortRAM_16x1b" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_dut led_count_ip:led_count_ip_0\|led_count_ip_dut:u_led_count_ip_dut_inst A:rtl " "Elaborating entity \"led_count_ip_dut\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_dut:u_led_count_ip_dut_inst\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" "u_led_count_ip_dut_inst" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd" 209 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_count_ip_src_led_counter led_count_ip:led_count_ip_0\|led_count_ip_dut:u_led_count_ip_dut_inst\|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter A:rtl " "Elaborating entity \"led_count_ip_src_led_counter\" using architecture \"A:rtl\" for hierarchy \"led_count_ip:led_count_ip_0\|led_count_ip_dut:u_led_count_ip_dut_inst\|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" "u_led_count_ip_src_led_counter" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_pll_0 system_soc_pll_0:pll_0 " "Elaborating entity \"system_soc_pll_0\" for hierarchy \"system_soc_pll_0:pll_0\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "pll_0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_soc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_soc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" "altera_pll_i" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853556 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1488916853558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_soc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_soc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_soc_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_soc_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916853559 ""}  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488916853559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_mm_interconnect_0 system_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_soc_mm_interconnect_0\" for hierarchy \"system_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "mm_interconnect_0" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator system_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"system_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" "led_count_ip_0_s_axi_translator" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator system_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"system_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" "hps_0_h2f_axi_master_id_pad" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_soc_irq_mapper system_soc_irq_mapper:irq_mapper " "Elaborating entity \"system_soc_irq_mapper\" for hierarchy \"system_soc_irq_mapper:irq_mapper\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "irq_mapper" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "rst_controller" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916853576 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488916855341 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1488916855341 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1488916855341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916855392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"led_count_ip:led_count_ip_0\|led_count_ip_axi4:u_led_count_ip_axi4_inst\|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst\|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst\|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst\|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b\|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488916855392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488916855392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_veu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_veu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_veu1 " "Found entity 1: altsyncram_veu1" {  } { { "db/altsyncram_veu1.tdf" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/db/altsyncram_veu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488916855436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488916855436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1488916856100 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_0_hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_0_hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_0_hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_0_hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_0_hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_0_hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_0_hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_0_hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_0_hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_0_hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_0_hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_0_hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_0_hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO42~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO42~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO43~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO43~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_0_hps_io_hps_io_gpio_inst_GPIO44~synth " "Node \"hps_0_hps_io_hps_io_gpio_inst_GPIO44~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488916856594 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1488916856594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_count_ip_0_LED_pin\[4\] GND " "Pin \"led_count_ip_0_LED_pin\[4\]\" is stuck at GND" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488916856597 "|system_soc|led_count_ip_0_LED_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_count_ip_0_LED_pin\[5\] GND " "Pin \"led_count_ip_0_LED_pin\[5\]\" is stuck at GND" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488916856597 "|system_soc|led_count_ip_0_LED_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_count_ip_0_LED_pin\[6\] GND " "Pin \"led_count_ip_0_LED_pin\[6\]\" is stuck at GND" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488916856597 "|system_soc|led_count_ip_0_LED_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_count_ip_0_LED_pin\[7\] GND " "Pin \"led_count_ip_0_LED_pin\[7\]\" is stuck at GND" {  } { { "qsys_prj/qsys_gen/synthesis/system_soc.vhd" "" { Text "C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488916856597 "|system_soc|led_count_ip_0_LED_pin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488916856597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916856774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488916857030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_soc_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_soc_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488916857238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 1 0 0 " "Adding 10 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488917031374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488917031373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1439 " "Implemented 1439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1488917031632 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1488917031632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488917031632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1108 " "Peak virtual memory: 1108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488917031688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 13:03:51 2017 " "Processing ended: Tue Mar 07 13:03:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488917031688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488917031688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488917031688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488917031688 ""}
