
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d44  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08011f98  08011f98  00012f98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080124bc  080124bc  000141d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080124bc  080124bc  000134bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080124c4  080124c4  000141d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080124c4  080124c4  000134c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080124c8  080124c8  000134c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080124cc  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  200001d4  080126a0  000141d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000698  080126a0  00014698  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000141d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c58c  00000000  00000000  0001420a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039fb  00000000  00000000  00030796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00034198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000115e  00000000  00000000  00035840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036fbe  00000000  00000000  0003699e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020a46  00000000  00000000  0006d95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00157bb5  00000000  00000000  0008e3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e5f57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007420  00000000  00000000  001e5f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001ed3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08011f7c 	.word	0x08011f7c

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08011f7c 	.word	0x08011f7c

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00d fb72 	bl	800e786 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 fe4a 	bl	8002da4 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 fb23 	bl	8001760 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f002 f95c 	bl	80033f4 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 fb0d 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00d fafa 	bl	800e786 <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f004 f9de 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 fac3 	bl	8001760 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f003 f8b4 	bl	80043bc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <Atualiza_PWM>:
#include "control.h"
#include "pwm.h"
#include "nextion_events.h"
#include "nextion.h"

void Atualiza_PWM(){
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0

	if(!InfosControlador.driver_on){
 8001270:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <Atualiza_PWM+0x78>)
 8001272:	7c1b      	ldrb	r3, [r3, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d108      	bne.n	800128a <Atualiza_PWM+0x1e>
		PWM_Resistor_SetDutyCycle(DESLIGADO);
 8001278:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 80012e8 <Atualiza_PWM+0x7c>
 800127c:	f000 fd8c 	bl	8001d98 <PWM_Resistor_SetDutyCycle>
		PWM_SetDutyCycle(DESLIGADO);
 8001280:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 80012e8 <Atualiza_PWM+0x7c>
 8001284:	f000 fde0 	bl	8001e48 <PWM_SetDutyCycle>
		return;
 8001288:	e02b      	b.n	80012e2 <Atualiza_PWM+0x76>
	}
	//AQUECEDOR
	if(InfosControlador.heater_on){
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <Atualiza_PWM+0x78>)
 800128c:	7c5b      	ldrb	r3, [r3, #17]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d00a      	beq.n	80012a8 <Atualiza_PWM+0x3c>
		PWM_Resistor_SetDutyCycle((float) InfosControlador.heater_dt);
 8001292:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <Atualiza_PWM+0x78>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129e:	eeb0 0a67 	vmov.f32	s0, s15
 80012a2:	f000 fd79 	bl	8001d98 <PWM_Resistor_SetDutyCycle>
 80012a6:	e006      	b.n	80012b6 <Atualiza_PWM+0x4a>
	} else {
		InfosControlador.heater_dt = DESLIGADO;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <Atualiza_PWM+0x78>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
		PWM_Resistor_SetDutyCycle(DESLIGADO);
 80012ae:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80012e8 <Atualiza_PWM+0x7c>
 80012b2:	f000 fd71 	bl	8001d98 <PWM_Resistor_SetDutyCycle>
	}

	//FAN
	if(InfosControlador.fan_on){
 80012b6:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <Atualiza_PWM+0x78>)
 80012b8:	7c9b      	ldrb	r3, [r3, #18]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00a      	beq.n	80012d4 <Atualiza_PWM+0x68>
		PWM_SetDutyCycle((float) InfosControlador.fan_dt);
 80012be:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <Atualiza_PWM+0x78>)
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	ee07 3a90 	vmov	s15, r3
 80012c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	f000 fdbb 	bl	8001e48 <PWM_SetDutyCycle>
 80012d2:	e006      	b.n	80012e2 <Atualiza_PWM+0x76>
	} else {
		InfosControlador.fan_on = DESLIGADO;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <Atualiza_PWM+0x78>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	749a      	strb	r2, [r3, #18]
		PWM_SetDutyCycle(DESLIGADO);
 80012da:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 80012e8 <Atualiza_PWM+0x7c>
 80012de:	f000 fdb3 	bl	8001e48 <PWM_SetDutyCycle>
	}
}
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	200002e4 	.word	0x200002e4
 80012e8:	00000000 	.word	0x00000000

080012ec <Controle_Temperatura>:

void Controle_Temperatura(){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0

	Atualiza_Medidas();
 80012f0:	f000 f818 	bl	8001324 <Atualiza_Medidas>

	if(InfosControlador.modo_seguranca){
 80012f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <Controle_Temperatura+0x34>)
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d002      	beq.n	8001302 <Controle_Temperatura+0x16>
		Controle_Modo_Segurana();
 80012fc:	f000 f8b8 	bl	8001470 <Controle_Modo_Segurana>
		return;
 8001300:	e00d      	b.n	800131e <Controle_Temperatura+0x32>
	}
	switch(InfosControlador.pag_atual){
 8001302:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <Controle_Temperatura+0x34>)
 8001304:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d004      	beq.n	8001316 <Controle_Temperatura+0x2a>
 800130c:	2b01      	cmp	r3, #1
 800130e:	d105      	bne.n	800131c <Controle_Temperatura+0x30>
		case PAGINA_MANUAL:
			Controle_Modo_Manual();
 8001310:	f000 f832 	bl	8001378 <Controle_Modo_Manual>
			break;
 8001314:	e003      	b.n	800131e <Controle_Temperatura+0x32>

		case PAGINA_AUTOMATICO:
			Controle_Modo_Automatico();
 8001316:	f000 f849 	bl	80013ac <Controle_Modo_Automatico>
			break;
 800131a:	e000      	b.n	800131e <Controle_Temperatura+0x32>

		default:
			break;
 800131c:	bf00      	nop

	}


}
 800131e:	bd80      	pop	{r7, pc}
 8001320:	200002e4 	.word	0x200002e4

08001324 <Atualiza_Medidas>:

void Atualiza_Medidas(){
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	if(InfosControlador.pv == VALOR_INICIAL_PV)
 8001328:	4b10      	ldr	r3, [pc, #64]	@ (800136c <Atualiza_Medidas+0x48>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001330:	d103      	bne.n	800133a <Atualiza_Medidas+0x16>
		temperaturaAtual = 0.0f; /* Global */
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <Atualiza_Medidas+0x4c>)
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	601a      	str	r2, [r3, #0]

	calculaTemperatura(); /* temperaturaAtual  usada internamente aqui */
 800133a:	f000 f8fd 	bl	8001538 <calculaTemperatura>

	InfosControlador.pv = (int32_t) temperaturaAtual;		// Vamos ter que truncar aqui
 800133e:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <Atualiza_Medidas+0x4c>)
 8001340:	edd3 7a00 	vldr	s15, [r3]
 8001344:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001348:	ee17 2a90 	vmov	r2, s15
 800134c:	4b07      	ldr	r3, [pc, #28]	@ (800136c <Atualiza_Medidas+0x48>)
 800134e:	60da      	str	r2, [r3, #12]

	if(InfosControlador.pag_atual == PAGINA_AUTOMATICO)
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <Atualiza_Medidas+0x48>)
 8001352:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d106      	bne.n	8001368 <Atualiza_Medidas+0x44>
		nextion_set_component_value(NEXTION_OBJNAME_PV, (uint32_t)InfosControlador.pv);
 800135a:	4b04      	ldr	r3, [pc, #16]	@ (800136c <Atualiza_Medidas+0x48>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	4619      	mov	r1, r3
 8001360:	4804      	ldr	r0, [pc, #16]	@ (8001374 <Atualiza_Medidas+0x50>)
 8001362:	f000 fb0d 	bl	8001980 <nextion_set_component_value>

	return;
 8001366:	bf00      	nop
 8001368:	bf00      	nop

}
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200002e4 	.word	0x200002e4
 8001370:	20000258 	.word	0x20000258
 8001374:	08011f98 	.word	0x08011f98

08001378 <Controle_Modo_Manual>:

/* Lgica para o Controle das sadas no Modo Manual. As sadas no sero acionadas ainda */

void Controle_Modo_Manual(){
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

	InfosControlador.driver_on = LIGADO; // No modo manual, o driver sempre estar ligado
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <Controle_Modo_Manual+0x30>)
 800137e:	2201      	movs	r2, #1
 8001380:	741a      	strb	r2, [r3, #16]

	if(!InfosControlador.heater_on){
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <Controle_Modo_Manual+0x30>)
 8001384:	7c5b      	ldrb	r3, [r3, #17]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d102      	bne.n	8001390 <Controle_Modo_Manual+0x18>
		InfosControlador.heater_dt = DESLIGADO;
 800138a:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <Controle_Modo_Manual+0x30>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
	}

	if(!InfosControlador.fan_on){
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <Controle_Modo_Manual+0x30>)
 8001392:	7c9b      	ldrb	r3, [r3, #18]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d102      	bne.n	800139e <Controle_Modo_Manual+0x26>
		InfosControlador.fan_dt = DESLIGADO;
 8001398:	4b03      	ldr	r3, [pc, #12]	@ (80013a8 <Controle_Modo_Manual+0x30>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
	}

}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	200002e4 	.word	0x200002e4

080013ac <Controle_Modo_Automatico>:
 *
 * 2. Calcular o Duty Cicle
 * 	  No caso, ser upwm Kp * |e|
 *
 */
void Controle_Modo_Automatico(){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0

	/* Vamos verificar quem  maior, o SP ou o PV */
	/* Fazer sempre ser positivo */

	if(!InfosControlador.driver_on){
 80013b0:	4b2e      	ldr	r3, [pc, #184]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013b2:	7c1b      	ldrb	r3, [r3, #16]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d106      	bne.n	80013c6 <Controle_Modo_Automatico+0x1a>
		InfosControlador.fan_dt = DESLIGADO;
 80013b8:	4b2c      	ldr	r3, [pc, #176]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	615a      	str	r2, [r3, #20]
		InfosControlador.heater_dt = DESLIGADO;
 80013be:	4b2b      	ldr	r3, [pc, #172]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
		return;
 80013c4:	e050      	b.n	8001468 <Controle_Modo_Automatico+0xbc>
	}

	if(InfosControlador.pv > InfosControlador.sp){
 80013c6:	4b29      	ldr	r3, [pc, #164]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013c8:	68da      	ldr	r2, [r3, #12]
 80013ca:	4b28      	ldr	r3, [pc, #160]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	dd0d      	ble.n	80013ee <Controle_Modo_Automatico+0x42>
		InfosControlador.erro = (InfosControlador.pv - InfosControlador.sp);
 80013d2:	4b26      	ldr	r3, [pc, #152]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013d4:	68da      	ldr	r2, [r3, #12]
 80013d6:	4b25      	ldr	r3, [pc, #148]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	4a23      	ldr	r2, [pc, #140]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013de:	6213      	str	r3, [r2, #32]

		InfosControlador.fan_on = LIGADO;
 80013e0:	4b22      	ldr	r3, [pc, #136]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	749a      	strb	r2, [r3, #18]
		InfosControlador.heater_on = DESLIGADO;
 80013e6:	4b21      	ldr	r3, [pc, #132]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	745a      	strb	r2, [r3, #17]
 80013ec:	e012      	b.n	8001414 <Controle_Modo_Automatico+0x68>


	} else if(InfosControlador.sp > InfosControlador.pv){
 80013ee:	4b1f      	ldr	r3, [pc, #124]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013f4:	68db      	ldr	r3, [r3, #12]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	dd0c      	ble.n	8001414 <Controle_Modo_Automatico+0x68>
		InfosControlador.erro = (InfosControlador.sp - InfosControlador.pv);
 80013fa:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	4a19      	ldr	r2, [pc, #100]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001406:	6213      	str	r3, [r2, #32]

		InfosControlador.fan_on = DESLIGADO;
 8001408:	4b18      	ldr	r3, [pc, #96]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 800140a:	2200      	movs	r2, #0
 800140c:	749a      	strb	r2, [r3, #18]
		InfosControlador.heater_on = LIGADO;
 800140e:	4b17      	ldr	r3, [pc, #92]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001410:	2201      	movs	r2, #1
 8001412:	745a      	strb	r2, [r3, #17]
	}


	if(InfosControlador.heater_on){
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001416:	7c5b      	ldrb	r3, [r3, #17]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00b      	beq.n	8001434 <Controle_Modo_Automatico+0x88>
		if(InfosControlador.kp > 0){
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	dd07      	ble.n	8001434 <Controle_Modo_Automatico+0x88>
			InfosControlador.heater_dt = (InfosControlador.kp * InfosControlador.erro);
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	4a10      	ldr	r2, [pc, #64]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 800142a:	6a12      	ldr	r2, [r2, #32]
 800142c:	fb02 f303 	mul.w	r3, r2, r3
 8001430:	4a0e      	ldr	r2, [pc, #56]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001432:	6193      	str	r3, [r2, #24]
		}
	}

	if(InfosControlador.fan_on){
 8001434:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001436:	7c9b      	ldrb	r3, [r3, #18]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00b      	beq.n	8001454 <Controle_Modo_Automatico+0xa8>
		if(InfosControlador.kp > 0){
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b00      	cmp	r3, #0
 8001442:	dd07      	ble.n	8001454 <Controle_Modo_Automatico+0xa8>
			InfosControlador.fan_dt = (InfosControlador.kp * InfosControlador.erro);
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	4a08      	ldr	r2, [pc, #32]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 800144a:	6a12      	ldr	r2, [r2, #32]
 800144c:	fb02 f303 	mul.w	r3, r2, r3
 8001450:	4a06      	ldr	r2, [pc, #24]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001452:	6153      	str	r3, [r2, #20]
		}
	}

	nextion_atualiza_fan(InfosControlador.fan_on);
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001456:	7c9b      	ldrb	r3, [r3, #18]
 8001458:	4618      	mov	r0, r3
 800145a:	f000 fc2b 	bl	8001cb4 <nextion_atualiza_fan>
	nextion_atualiza_aquecedor(InfosControlador.heater_on);
 800145e:	4b03      	ldr	r3, [pc, #12]	@ (800146c <Controle_Modo_Automatico+0xc0>)
 8001460:	7c5b      	ldrb	r3, [r3, #17]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 fc42 	bl	8001cec <nextion_atualiza_aquecedor>

}
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	200002e4 	.word	0x200002e4

08001470 <Controle_Modo_Segurana>:

/* Desliga todas as sadas */
void Controle_Modo_Segurana(){
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
	if(InfosControlador.modo_seguranca){
 8001474:	4b0d      	ldr	r3, [pc, #52]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d00e      	beq.n	800149a <Controle_Modo_Segurana+0x2a>
		InfosControlador.driver_on = DESLIGADO;
 800147c:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 800147e:	2200      	movs	r2, #0
 8001480:	741a      	strb	r2, [r3, #16]
		InfosControlador.fan_on = DESLIGADO;
 8001482:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 8001484:	2200      	movs	r2, #0
 8001486:	749a      	strb	r2, [r3, #18]
		InfosControlador.heater_on = DESLIGADO;
 8001488:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 800148a:	2200      	movs	r2, #0
 800148c:	745a      	strb	r2, [r3, #17]

		InfosControlador.fan_dt = DESLIGADO;
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
		InfosControlador.heater_dt = DESLIGADO;
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
	}
	InfosControlador.modo_seguranca = DESLIGADO;
 800149a:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <Controle_Modo_Segurana+0x3c>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	200002e4 	.word	0x200002e4

080014b0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	4b19      	ldr	r3, [pc, #100]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014bc:	4a17      	ldr	r2, [pc, #92]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d4:	4b11      	ldr	r3, [pc, #68]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014da:	4a10      	ldr	r2, [pc, #64]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014dc:	f043 0308 	orr.w	r3, r3, #8
 80014e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014f8:	4a08      	ldr	r2, [pc, #32]	@ (800151c <MX_GPIO_Init+0x6c>)
 80014fa:	f043 0304 	orr.w	r3, r3, #4
 80014fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <MX_GPIO_Init+0x6c>)
 8001504:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	687b      	ldr	r3, [r7, #4]

}
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	44020c00 	.word	0x44020c00

08001520 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001524:	f003 f8a8 	bl	8004678 <HAL_ICACHE_Enable>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800152e:	f000 f917 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <calculaTemperatura>:
 * 	3. Converter o valor para tenso (V)
 *	4. Efetuar o clculo para converter para C (PROCESS VALUE)
 *	5. Para evitar valores discrepantes, ser feito uma mdia de 10 leituras
 */

float calculaTemperatura(){
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0

	float tensaoLM35 = 0.0f;
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	607b      	str	r3, [r7, #4]

	for(int i = 0; i < NUM_MEDICOES; i++){
 8001544:	2300      	movs	r3, #0
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	e017      	b.n	800157a <calculaTemperatura+0x42>

		HAL_ADC_Start(&hadc1);
 800154a:	481a      	ldr	r0, [pc, #104]	@ (80015b4 <calculaTemperatura+0x7c>)
 800154c:	f001 fd7e 	bl	800304c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, ADC_1_TIMEOUT);
 8001550:	210a      	movs	r1, #10
 8001552:	4818      	ldr	r0, [pc, #96]	@ (80015b4 <calculaTemperatura+0x7c>)
 8001554:	f001 fe68 	bl	8003228 <HAL_ADC_PollForConversion>
		tensaoLM35 += ADCtoVolts(&hadc1);
 8001558:	4816      	ldr	r0, [pc, #88]	@ (80015b4 <calculaTemperatura+0x7c>)
 800155a:	f000 f831 	bl	80015c0 <ADCtoVolts>
 800155e:	eeb0 7a40 	vmov.f32	s14, s0
 8001562:	edd7 7a01 	vldr	s15, [r7, #4]
 8001566:	ee77 7a87 	vadd.f32	s15, s15, s14
 800156a:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_ADC_Stop(&hadc1);
 800156e:	4811      	ldr	r0, [pc, #68]	@ (80015b4 <calculaTemperatura+0x7c>)
 8001570:	f001 fe26 	bl	80031c0 <HAL_ADC_Stop>
	for(int i = 0; i < NUM_MEDICOES; i++){
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	3301      	adds	r3, #1
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	2b09      	cmp	r3, #9
 800157e:	dde4      	ble.n	800154a <calculaTemperatura+0x12>
	}

	tensaoLM35 = tensaoLM35 / NUM_MEDICOES;
 8001580:	ed97 7a01 	vldr	s14, [r7, #4]
 8001584:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001588:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800158c:	edc7 7a01 	vstr	s15, [r7, #4]

	temperaturaAtual = tensaoLM35 * FATOR_CONVERSAO_LM35_VOLS;
 8001590:	edd7 7a01 	vldr	s15, [r7, #4]
 8001594:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80015b8 <calculaTemperatura+0x80>
 8001598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <calculaTemperatura+0x84>)
 800159e:	edc3 7a00 	vstr	s15, [r3]

	return temperaturaAtual;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <calculaTemperatura+0x84>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	ee07 3a90 	vmov	s15, r3

}
 80015aa:	eeb0 0a67 	vmov.f32	s0, s15
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200001f0 	.word	0x200001f0
 80015b8:	42c80000 	.word	0x42c80000
 80015bc:	20000258 	.word	0x20000258

080015c0 <ADCtoVolts>:
 * 	  Helper da funo float calculaTemperatura();
 * 	  Basicamente dar um GetValue no canal de AD e
 * 	  Retornar o valor em volts
 */

float ADCtoVolts(ADC_HandleTypeDef *adc_channel){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

	float tensaoCalculada = 0;
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
	valorLidoAD = HAL_ADC_GetValue(adc_channel);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f001 ff02 	bl	80033d8 <HAL_ADC_GetValue>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a0d      	ldr	r2, [pc, #52]	@ (800160c <ADCtoVolts+0x4c>)
 80015d8:	6013      	str	r3, [r2, #0]

	tensaoCalculada = (valorLidoAD * TENSAO_REFERENCIA_AD) / RESOLUCAO_ADC_LM35;
 80015da:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <ADCtoVolts+0x4c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015e6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001610 <ADCtoVolts+0x50>
 80015ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015ee:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001614 <ADCtoVolts+0x54>
 80015f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f6:	edc7 7a03 	vstr	s15, [r7, #12]

	return tensaoCalculada;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	ee07 3a90 	vmov	s15, r3
}
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	2000025c 	.word	0x2000025c
 8001610:	40533333 	.word	0x40533333
 8001614:	457ff000 	.word	0x457ff000

08001618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800161c:	f001 f840 	bl	80026a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001620:	f000 f82c 	bl	800167c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001624:	f7ff ff44 	bl	80014b0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001628:	f7ff fd32 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 800162c:	f7ff ff78 	bl	8001520 <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 8001630:	f000 ff2a 	bl	8002488 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001634:	f000 fdd6 	bl	80021e4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001638:	f000 fe2e 	bl	8002298 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 800163c:	f000 f896 	bl	800176c <nextion_init>
  PWM_Init(&htim3, TIM_CHANNEL_1);
 8001640:	2100      	movs	r1, #0
 8001642:	480b      	ldr	r0, [pc, #44]	@ (8001670 <main+0x58>)
 8001644:	f000 fb6e 	bl	8001d24 <PWM_Init>
  PWM_Init(&htim4, TIM_CHANNEL_1);
 8001648:	2100      	movs	r1, #0
 800164a:	480a      	ldr	r0, [pc, #40]	@ (8001674 <main+0x5c>)
 800164c:	f000 fb6a 	bl	8001d24 <PWM_Init>
  Nextion_controle_eventos_init();
 8001650:	f000 f9ca 	bl	80019e8 <Nextion_controle_eventos_init>
  event_queue_init(&FilaEventos);
 8001654:	4808      	ldr	r0, [pc, #32]	@ (8001678 <main+0x60>)
 8001656:	f000 fa55 	bl	8001b04 <event_queue_init>
  Nextion_controle_eventos_init();
 800165a:	f000 f9c5 	bl	80019e8 <Nextion_controle_eventos_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Controle_Temperatura();
 800165e:	f7ff fe45 	bl	80012ec <Controle_Temperatura>
	  Nextion_controle_eventos_run();
 8001662:	f000 f9eb 	bl	8001a3c <Nextion_controle_eventos_run>
	  Atualiza_PWM();
 8001666:	f7ff fe01 	bl	800126c <Atualiza_PWM>
	  Controle_Temperatura();
 800166a:	bf00      	nop
 800166c:	e7f7      	b.n	800165e <main+0x46>
 800166e:	bf00      	nop
 8001670:	2000041c 	.word	0x2000041c
 8001674:	20000468 	.word	0x20000468
 8001678:	20000310 	.word	0x20000310

0800167c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b09c      	sub	sp, #112	@ 0x70
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 0320 	add.w	r3, r7, #32
 8001686:	2250      	movs	r2, #80	@ 0x50
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f00d f87b 	bl	800e786 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	f107 0308 	add.w	r3, r7, #8
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
 80016a0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80016a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001758 <SystemClock_Config+0xdc>)
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001758 <SystemClock_Config+0xdc>)
 80016a8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80016ac:	6113      	str	r3, [r2, #16]
 80016ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001758 <SystemClock_Config+0xdc>)
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80016ba:	bf00      	nop
 80016bc:	4b26      	ldr	r3, [pc, #152]	@ (8001758 <SystemClock_Config+0xdc>)
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	f003 0308 	and.w	r3, r3, #8
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d1f9      	bne.n	80016bc <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 80016c8:	2310      	movs	r3, #16
 80016ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80016cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80016d2:	2320      	movs	r3, #32
 80016d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d6:	2302      	movs	r3, #2
 80016d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80016da:	2302      	movs	r3, #2
 80016dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80016e2:	237d      	movs	r3, #125	@ 0x7d
 80016e4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80016f2:	2308      	movs	r3, #8
 80016f4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fe:	f107 0320 	add.w	r3, r7, #32
 8001702:	4618      	mov	r0, r3
 8001704:	f002 ffc8 	bl	8004698 <HAL_RCC_OscConfig>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800170e:	f000 f827 	bl	8001760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001712:	231f      	movs	r3, #31
 8001714:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001716:	2303      	movs	r3, #3
 8001718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	2105      	movs	r1, #5
 8001730:	4618      	mov	r0, r3
 8001732:	f003 fbe9 	bl	8004f08 <HAL_RCC_ClockConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800173c:	f000 f810 	bl	8001760 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <SystemClock_Config+0xe0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <SystemClock_Config+0xe0>)
 800174a:	f043 0320 	orr.w	r3, r3, #32
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	3770      	adds	r7, #112	@ 0x70
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	44020800 	.word	0x44020800
 800175c:	40022000 	.word	0x40022000

08001760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
}
 8001766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <Error_Handler+0x8>

0800176c <nextion_init>:
nextion_ihm_t nextion_ihm;


// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001770:	2280      	movs	r2, #128	@ 0x80
 8001772:	490c      	ldr	r1, [pc, #48]	@ (80017a4 <nextion_init+0x38>)
 8001774:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <nextion_init+0x3c>)
 8001776:	f00b ff96 	bl	800d6a6 <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 800177a:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <nextion_init+0x40>)
 800177c:	22ff      	movs	r2, #255	@ 0xff
 800177e:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001780:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <nextion_init+0x40>)
 8001782:	22ff      	movs	r2, #255	@ 0xff
 8001784:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <nextion_init+0x40>)
 8001788:	22ff      	movs	r2, #255	@ 0xff
 800178a:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 800178c:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <nextion_init+0x40>)
 800178e:	22ff      	movs	r2, #255	@ 0xff
 8001790:	705a      	strb	r2, [r3, #1]

	NextionEvent.event = -1;
 8001792:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <nextion_init+0x44>)
 8001794:	22ff      	movs	r2, #255	@ 0xff
 8001796:	701a      	strb	r2, [r3, #0]
	NextionEvent.value = -1;
 8001798:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <nextion_init+0x44>)
 800179a:	f04f 32ff 	mov.w	r2, #4294967295
 800179e:	605a      	str	r2, [r3, #4]
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000260 	.word	0x20000260
 80017a8:	200004b4 	.word	0x200004b4
 80017ac:	200002e0 	.word	0x200002e0
 80017b0:	20000308 	.word	0x20000308

080017b4 <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7fe fd67 	bl	8000290 <strlen>
 80017c2:	4603      	mov	r3, r0
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	480d      	ldr	r0, [pc, #52]	@ (8001804 <nex_send_cmd+0x50>)
 80017ce:	f00a f847 	bl	800b860 <HAL_UART_Transmit>
	const uint8_t t[3] =
 80017d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001808 <nex_send_cmd+0x54>)
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	4611      	mov	r1, r2
 80017dc:	8019      	strh	r1, [r3, #0]
 80017de:	3302      	adds	r3, #2
 80017e0:	0c12      	lsrs	r2, r2, #16
 80017e2:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 80017e4:	f107 010c 	add.w	r1, r7, #12
 80017e8:	f04f 33ff 	mov.w	r3, #4294967295
 80017ec:	2203      	movs	r2, #3
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <nex_send_cmd+0x50>)
 80017f0:	f00a f836 	bl	800b860 <HAL_UART_Transmit>
    HAL_Delay(1);
 80017f4:	2001      	movs	r0, #1
 80017f6:	f001 f811 	bl	800281c <HAL_Delay>
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200004b4 	.word	0x200004b4
 8001808:	08011f9c 	.word	0x08011f9c

0800180c <HAL_UARTEx_RxEventCallback>:
}


// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_UARTEx_RxEventCallback+0x3c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d10c      	bne.n	800183e <HAL_UARTEx_RxEventCallback+0x32>
 8001824:	887b      	ldrh	r3, [r7, #2]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d009      	beq.n	800183e <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	4619      	mov	r1, r3
 800182e:	4807      	ldr	r0, [pc, #28]	@ (800184c <HAL_UARTEx_RxEventCallback+0x40>)
 8001830:	f000 f80e 	bl	8001850 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001834:	2280      	movs	r2, #128	@ 0x80
 8001836:	4905      	ldr	r1, [pc, #20]	@ (800184c <HAL_UARTEx_RxEventCallback+0x40>)
 8001838:	4803      	ldr	r0, [pc, #12]	@ (8001848 <HAL_UARTEx_RxEventCallback+0x3c>)
 800183a:	f00b ff34 	bl	800d6a6 <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200004b4 	.word	0x200004b4
 800184c:	20000260 	.word	0x20000260

08001850 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
    if (size < 2)   // mnimo necessrio
 800185c:	887b      	ldrh	r3, [r7, #2]
 800185e:	2b01      	cmp	r3, #1
 8001860:	f240 8086 	bls.w	8001970 <nextion_parse_command+0x120>
        return;

    uint8_t command = data[0];
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	75fb      	strb	r3, [r7, #23]
    uint8_t value   = data[1];
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	785b      	ldrb	r3, [r3, #1]
 800186e:	75bb      	strb	r3, [r7, #22]

    Nextion_event_t ev;
    ev.event = EVENT_NONE;
 8001870:	2300      	movs	r3, #0
 8001872:	733b      	strb	r3, [r7, #12]
    ev.value = value;
 8001874:	7dbb      	ldrb	r3, [r7, #22]
 8001876:	613b      	str	r3, [r7, #16]

    switch (command)
 8001878:	7dfb      	ldrb	r3, [r7, #23]
 800187a:	2bf1      	cmp	r3, #241	@ 0xf1
 800187c:	d067      	beq.n	800194e <nextion_parse_command+0xfe>
 800187e:	2bf1      	cmp	r3, #241	@ 0xf1
 8001880:	dc78      	bgt.n	8001974 <nextion_parse_command+0x124>
 8001882:	2bf0      	cmp	r3, #240	@ 0xf0
 8001884:	d060      	beq.n	8001948 <nextion_parse_command+0xf8>
 8001886:	2bf0      	cmp	r3, #240	@ 0xf0
 8001888:	dc74      	bgt.n	8001974 <nextion_parse_command+0x124>
 800188a:	2b56      	cmp	r3, #86	@ 0x56
 800188c:	d059      	beq.n	8001942 <nextion_parse_command+0xf2>
 800188e:	2b56      	cmp	r3, #86	@ 0x56
 8001890:	dc70      	bgt.n	8001974 <nextion_parse_command+0x124>
 8001892:	2b55      	cmp	r3, #85	@ 0x55
 8001894:	d052      	beq.n	800193c <nextion_parse_command+0xec>
 8001896:	2b55      	cmp	r3, #85	@ 0x55
 8001898:	dc6c      	bgt.n	8001974 <nextion_parse_command+0x124>
 800189a:	2b20      	cmp	r3, #32
 800189c:	dc42      	bgt.n	8001924 <nextion_parse_command+0xd4>
 800189e:	2b04      	cmp	r3, #4
 80018a0:	db68      	blt.n	8001974 <nextion_parse_command+0x124>
 80018a2:	3b04      	subs	r3, #4
 80018a4:	2b1c      	cmp	r3, #28
 80018a6:	d865      	bhi.n	8001974 <nextion_parse_command+0x124>
 80018a8:	a201      	add	r2, pc, #4	@ (adr r2, 80018b0 <nextion_parse_command+0x60>)
 80018aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ae:	bf00      	nop
 80018b0:	0800195b 	.word	0x0800195b
 80018b4:	08001955 	.word	0x08001955
 80018b8:	08001975 	.word	0x08001975
 80018bc:	08001975 	.word	0x08001975
 80018c0:	08001975 	.word	0x08001975
 80018c4:	08001975 	.word	0x08001975
 80018c8:	08001975 	.word	0x08001975
 80018cc:	08001975 	.word	0x08001975
 80018d0:	08001975 	.word	0x08001975
 80018d4:	08001975 	.word	0x08001975
 80018d8:	08001975 	.word	0x08001975
 80018dc:	08001975 	.word	0x08001975
 80018e0:	0800192b 	.word	0x0800192b
 80018e4:	08001975 	.word	0x08001975
 80018e8:	08001975 	.word	0x08001975
 80018ec:	08001975 	.word	0x08001975
 80018f0:	08001975 	.word	0x08001975
 80018f4:	08001975 	.word	0x08001975
 80018f8:	08001975 	.word	0x08001975
 80018fc:	08001975 	.word	0x08001975
 8001900:	08001975 	.word	0x08001975
 8001904:	08001975 	.word	0x08001975
 8001908:	08001975 	.word	0x08001975
 800190c:	08001975 	.word	0x08001975
 8001910:	08001975 	.word	0x08001975
 8001914:	08001975 	.word	0x08001975
 8001918:	08001975 	.word	0x08001975
 800191c:	08001975 	.word	0x08001975
 8001920:	08001931 	.word	0x08001931
 8001924:	2b50      	cmp	r3, #80	@ 0x50
 8001926:	d006      	beq.n	8001936 <nextion_parse_command+0xe6>
        case MSG_NEXTION_DT_FAN:
            ev.event = EVENT_CONFIRM_FAN_VALUE;
            break;

        default:
            return; // comando invlido
 8001928:	e024      	b.n	8001974 <nextion_parse_command+0x124>
            ev.event = EVENT_CONFIRM_SP;
 800192a:	2301      	movs	r3, #1
 800192c:	733b      	strb	r3, [r7, #12]
            break;
 800192e:	e017      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_CONFIRM_KP;
 8001930:	2302      	movs	r3, #2
 8001932:	733b      	strb	r3, [r7, #12]
            break;
 8001934:	e014      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_TOGGLE_DRIVER;
 8001936:	2303      	movs	r3, #3
 8001938:	733b      	strb	r3, [r7, #12]
            break;
 800193a:	e011      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_TOGGLE_HEATER;
 800193c:	2304      	movs	r3, #4
 800193e:	733b      	strb	r3, [r7, #12]
            break;
 8001940:	e00e      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_TOGGLE_FAN;
 8001942:	2305      	movs	r3, #5
 8001944:	733b      	strb	r3, [r7, #12]
            break;
 8001946:	e00b      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_PAGE_MANUAL;
 8001948:	2308      	movs	r3, #8
 800194a:	733b      	strb	r3, [r7, #12]
            break;
 800194c:	e008      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_PAGE_AUTO;
 800194e:	2309      	movs	r3, #9
 8001950:	733b      	strb	r3, [r7, #12]
            break;
 8001952:	e005      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_CONFIRM_HEATER_VALUE;
 8001954:	2306      	movs	r3, #6
 8001956:	733b      	strb	r3, [r7, #12]
            break;
 8001958:	e002      	b.n	8001960 <nextion_parse_command+0x110>
            ev.event = EVENT_CONFIRM_FAN_VALUE;
 800195a:	2307      	movs	r3, #7
 800195c:	733b      	strb	r3, [r7, #12]
            break;
 800195e:	bf00      	nop
    }

    event_enqueue(&FilaEventos, ev);
 8001960:	f107 030c 	add.w	r3, r7, #12
 8001964:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001968:	4804      	ldr	r0, [pc, #16]	@ (800197c <nextion_parse_command+0x12c>)
 800196a:	f000 f8e3 	bl	8001b34 <event_enqueue>
 800196e:	e002      	b.n	8001976 <nextion_parse_command+0x126>
        return;
 8001970:	bf00      	nop
 8001972:	e000      	b.n	8001976 <nextion_parse_command+0x126>
            return; // comando invlido
 8001974:	bf00      	nop
}
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000310 	.word	0x20000310

08001980 <nextion_set_component_value>:
	snprintf(cmd, sizeof(cmd), "page %d", page_id);
	nex_send_cmd(cmd);
}

void nextion_set_component_value(const char *component, uint32_t value)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	@ 0x30
 8001984:	af02      	add	r7, sp, #8
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	char cmd[30];
	snprintf(cmd, sizeof(cmd), "%s.val=%lu", component, value);
 800198a:	f107 0008 	add.w	r0, r7, #8
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a06      	ldr	r2, [pc, #24]	@ (80019b0 <nextion_set_component_value+0x30>)
 8001996:	211e      	movs	r1, #30
 8001998:	f00c fe5a 	bl	800e650 <sniprintf>
	nex_send_cmd(cmd);
 800199c:	f107 0308 	add.w	r3, r7, #8
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff07 	bl	80017b4 <nex_send_cmd>
}
 80019a6:	bf00      	nop
 80019a8:	3728      	adds	r7, #40	@ 0x28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	08011fb0 	.word	0x08011fb0

080019b4 <nextion_set_component_text>:
	snprintf(cmd, sizeof(cmd), "%s.bco=%lu", page_name, value);
	nex_send_cmd(cmd);
}

void nextion_set_component_text(const char *component, const char *text)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b092      	sub	sp, #72	@ 0x48
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
	char cmd[50];
	snprintf(cmd, sizeof(cmd), "%s.txt=\"%s\"", component, text);
 80019be:	f107 000c 	add.w	r0, r7, #12
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a06      	ldr	r2, [pc, #24]	@ (80019e4 <nextion_set_component_text+0x30>)
 80019ca:	2132      	movs	r1, #50	@ 0x32
 80019cc:	f00c fe40 	bl	800e650 <sniprintf>
	nex_send_cmd(cmd);
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff feed 	bl	80017b4 <nex_send_cmd>
}
 80019da:	bf00      	nop
 80019dc:	3740      	adds	r7, #64	@ 0x40
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	08011fd4 	.word	0x08011fd4

080019e8 <Nextion_controle_eventos_init>:
#include "nextion.h"
#include "nextion_control_events.h"

Controlador_Temp_Infos_t InfosControlador;

void Nextion_controle_eventos_init(){
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

    InfosControlador.sp = VALOR_INICIAL_SP;
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 80019ee:	f04f 32ff 	mov.w	r2, #4294967295
 80019f2:	601a      	str	r2, [r3, #0]
    InfosControlador.kp = VALOR_INICIAL_KP;
 80019f4:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 80019f6:	f04f 32ff 	mov.w	r2, #4294967295
 80019fa:	605a      	str	r2, [r3, #4]
    InfosControlador.pv = VALOR_INICIAL_PV;
 80019fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 80019fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001a02:	60da      	str	r2, [r3, #12]
    InfosControlador.erro = 0;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	621a      	str	r2, [r3, #32]

    InfosControlador.driver_on  = DESLIGADO;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	741a      	strb	r2, [r3, #16]
    InfosControlador.heater_on  = DESLIGADO;
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	745a      	strb	r2, [r3, #17]
    InfosControlador.fan_on     = DESLIGADO;
 8001a16:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	749a      	strb	r2, [r3, #18]

    InfosControlador.heater_dt  = 0;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
    InfosControlador.fan_dt     = 0;
 8001a22:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	615a      	str	r2, [r3, #20]

    InfosControlador.pag_atual = PAGINA_AUTOMATICO;
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <Nextion_controle_eventos_init+0x50>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	721a      	strb	r2, [r3, #8]
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	200002e4 	.word	0x200002e4

08001a3c <Nextion_controle_eventos_run>:

void Nextion_controle_eventos_run(){
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0

	Nextion_event_t ev = event_dequeue(&FilaEventos);
 8001a42:	463b      	mov	r3, r7
 8001a44:	492d      	ldr	r1, [pc, #180]	@ (8001afc <Nextion_controle_eventos_run+0xc0>)
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 f8ac 	bl	8001ba4 <event_dequeue>

	if(ev.event == EVENT_NONE){
 8001a4c:	783b      	ldrb	r3, [r7, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d04d      	beq.n	8001aee <Nextion_controle_eventos_run+0xb2>
		return;
	}

	switch(ev.event){
 8001a52:	783b      	ldrb	r3, [r7, #0]
 8001a54:	3b01      	subs	r3, #1
 8001a56:	2b08      	cmp	r3, #8
 8001a58:	d84b      	bhi.n	8001af2 <Nextion_controle_eventos_run+0xb6>
 8001a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <Nextion_controle_eventos_run+0x24>)
 8001a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a60:	08001a85 	.word	0x08001a85
 8001a64:	08001a8d 	.word	0x08001a8d
 8001a68:	08001a95 	.word	0x08001a95
 8001a6c:	08001ab9 	.word	0x08001ab9
 8001a70:	08001aaf 	.word	0x08001aaf
 8001a74:	08001a9f 	.word	0x08001a9f
 8001a78:	08001aa7 	.word	0x08001aa7
 8001a7c:	08001ac3 	.word	0x08001ac3
 8001a80:	08001ad1 	.word	0x08001ad1

		case EVENT_CONFIRM_SP:
			InfosControlador.sp = ev.value;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a1e      	ldr	r2, [pc, #120]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001a88:	6013      	str	r3, [r2, #0]
			break;
 8001a8a:	e033      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_CONFIRM_KP:
			InfosControlador.kp = ev.value;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001a90:	6053      	str	r3, [r2, #4]
			break;
 8001a92:	e02f      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_TOGGLE_DRIVER:
			InfosControlador.driver_on = ev.value;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001a9a:	741a      	strb	r2, [r3, #16]
			break;
 8001a9c:	e02a      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_CONFIRM_HEATER_VALUE:
			InfosControlador.heater_dt = ev.value;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a17      	ldr	r2, [pc, #92]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001aa2:	6193      	str	r3, [r2, #24]

			break;
 8001aa4:	e026      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_CONFIRM_FAN_VALUE:
			InfosControlador.fan_dt = ev.value;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a15      	ldr	r2, [pc, #84]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001aaa:	6153      	str	r3, [r2, #20]
			break;
 8001aac:	e022      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_TOGGLE_FAN:
			InfosControlador.fan_on = ev.value;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ab4:	749a      	strb	r2, [r3, #18]
			break;
 8001ab6:	e01d      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_TOGGLE_HEATER:
			InfosControlador.heater_on = ev.value;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001abe:	745a      	strb	r2, [r3, #17]
			break;
 8001ac0:	e018      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_PAGE_MANUAL:
			InfosControlador.pag_atual = PAGINA_MANUAL;
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	721a      	strb	r2, [r3, #8]
			InfosControlador.modo_seguranca = LIGADO;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	61da      	str	r2, [r3, #28]
			break;
 8001ace:	e011      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		case EVENT_PAGE_AUTO:
			InfosControlador.pag_atual = PAGINA_AUTOMATICO;
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	721a      	strb	r2, [r3, #8]
			InfosControlador.modo_seguranca = LIGADO;
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	61da      	str	r2, [r3, #28]
			InfosControlador.kp = VALOR_INICIAL_KP;
 8001adc:	4b08      	ldr	r3, [pc, #32]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ade:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae2:	605a      	str	r2, [r3, #4]
			InfosControlador.sp = VALOR_INICIAL_SP;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <Nextion_controle_eventos_run+0xc4>)
 8001ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aea:	601a      	str	r2, [r3, #0]
			break;
 8001aec:	e002      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>
		return;
 8001aee:	bf00      	nop
 8001af0:	e000      	b.n	8001af4 <Nextion_controle_eventos_run+0xb8>

		default:
			break;
 8001af2:	bf00      	nop
	}

}
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000310 	.word	0x20000310
 8001b00:	200002e4 	.word	0x200002e4

08001b04 <event_queue_init>:
Nextion_EventQueue_t FilaEventos;

/* Implementao relativa a fila de eventos que o algoritmo de controle principal consultar */

/*	Inicia a fila com first e last em -1	*/
void event_queue_init(Nextion_EventQueue_t *queue){
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
}
 8001b0e:	bf00      	nop

	__disable_irq(); // Desliga interrupes (concorrencia)

	queue->first = -1;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f04f 32ff 	mov.w	r2, #4294967295
 8001b16:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	queue->last = -1;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b20:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8001b24:	b662      	cpsie	i
}
 8001b26:	bf00      	nop

	__enable_irq(); // Habilita novamente
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <event_enqueue>:
 * Checa se a fila est cheia (evitar Overflow)
 * Se no estiver cheia, incrementa o last (lembrando que  circular) e insere o evento no final da fila
 * Necessrio PASSAR UMA CPIA
 */

int event_enqueue(Nextion_EventQueue_t *queue, Nextion_event_t evento){ // Usado pelo tratador de interrupes, no precisa desabilitar interrupes
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	e883 0006 	stmia.w	r3, {r1, r2}

	if(isQueueFull(queue)){
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f000 f885 	bl	8001c52 <isQueueFull>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d002      	beq.n	8001b54 <event_enqueue+0x20>
		return -1;
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b52:	e023      	b.n	8001b9c <event_enqueue+0x68>
	}

	if(queue->first == -1){
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b5e:	d103      	bne.n	8001b68 <event_enqueue+0x34>
		queue->first = 0;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	}

	queue->last = (queue->last + 1) % TAMANHO_MAXIMO_FILA;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001b6e:	3301      	adds	r3, #1
 8001b70:	425a      	negs	r2, r3
 8001b72:	f003 031f 	and.w	r3, r3, #31
 8001b76:	f002 021f 	and.w	r2, r2, #31
 8001b7a:	bf58      	it	pl
 8001b7c:	4253      	negpl	r3, r2
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

	queue->event_queue[queue->last] = evento;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	4413      	add	r3, r2
 8001b90:	1d3a      	adds	r2, r7, #4
 8001b92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b96:	e883 0003 	stmia.w	r3, {r0, r1}

	return 1;
 8001b9a:	2301      	movs	r3, #1

}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <event_dequeue>:

Nextion_event_t event_dequeue(Nextion_EventQueue_t *queue){ // Utilizada pelo controle principal -> necessrio desabilitar interrupes
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]

	Nextion_event_t evento;

	if(isQueueEmpty(queue)){ // Underflow
 8001bae:	6838      	ldr	r0, [r7, #0]
 8001bb0:	f000 f86c 	bl	8001c8c <isQueueEmpty>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00d      	beq.n	8001bd6 <event_dequeue+0x32>
		evento.event = EVENT_NONE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	723b      	strb	r3, [r7, #8]
		evento.value = -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc2:	60fb      	str	r3, [r7, #12]
		return evento;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	f107 0308 	add.w	r3, r7, #8
 8001bcc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bd0:	e882 0003 	stmia.w	r2, {r0, r1}
 8001bd4:	e039      	b.n	8001c4a <event_dequeue+0xa6>
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd6:	b672      	cpsid	i
}
 8001bd8:	bf00      	nop
	}

	__disable_irq();

	evento = queue->event_queue[queue->first];
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001be0:	6839      	ldr	r1, [r7, #0]
 8001be2:	f107 0208 	add.w	r2, r7, #8
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	440b      	add	r3, r1
 8001bea:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bee:	e882 0003 	stmia.w	r2, {r0, r1}

	if(queue->first == queue->last){ // Significa que agora a fila ficou vazia!!
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d10b      	bne.n	8001c1a <event_dequeue+0x76>
		queue->first = queue->last = -1;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	f04f 32ff 	mov.w	r2, #4294967295
 8001c08:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8001c18:	e00d      	b.n	8001c36 <event_dequeue+0x92>
	} else{ // Caso ainda exista algo na fila, move o first uma casa adiante

		queue->first = (queue->first + 1) % TAMANHO_MAXIMO_FILA;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001c20:	3301      	adds	r3, #1
 8001c22:	425a      	negs	r2, r3
 8001c24:	f003 031f 	and.w	r3, r3, #31
 8001c28:	f002 021f 	and.w	r2, r2, #31
 8001c2c:	bf58      	it	pl
 8001c2e:	4253      	negpl	r3, r2
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
  __ASM volatile ("cpsie i" : : : "memory");
 8001c36:	b662      	cpsie	i
}
 8001c38:	bf00      	nop
	}

	__enable_irq();

	return evento;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c46:	e882 0003 	stmia.w	r2, {r0, r1}

}
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <isQueueFull>:

bool isQueueFull(Nextion_EventQueue_t *queue){
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]

	if((queue->last + 1) % TAMANHO_MAXIMO_FILA == queue->first){ // Overflow -> Fila cheia!
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001c60:	3301      	adds	r3, #1
 8001c62:	425a      	negs	r2, r3
 8001c64:	f003 031f 	and.w	r3, r3, #31
 8001c68:	f002 021f 	and.w	r2, r2, #31
 8001c6c:	bf58      	it	pl
 8001c6e:	4253      	negpl	r3, r2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	f8d2 2100 	ldr.w	r2, [r2, #256]	@ 0x100
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d101      	bne.n	8001c7e <isQueueFull+0x2c>
		return true;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <isQueueFull+0x2e>
	}

	return false;
 8001c7e:	2300      	movs	r3, #0

}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <isQueueEmpty>:

bool isQueueEmpty(Nextion_EventQueue_t *queue){
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

	return queue->first == -1;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9e:	bf0c      	ite	eq
 8001ca0:	2301      	moveq	r3, #1
 8001ca2:	2300      	movne	r3, #0
 8001ca4:	b2db      	uxtb	r3, r3

}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <nextion_atualiza_fan>:
		nextion_set_component_text("DRIVER_STATE", "DESLIGADO");
	}
}

//atualizar o estado do fan
void nextion_atualiza_fan(uint8_t fan_on){
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
	if (fan_on){
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d004      	beq.n	8001cce <nextion_atualiza_fan+0x1a>
		nextion_set_component_text("FAN_STATE", "LIGADO");
 8001cc4:	4906      	ldr	r1, [pc, #24]	@ (8001ce0 <nextion_atualiza_fan+0x2c>)
 8001cc6:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <nextion_atualiza_fan+0x30>)
 8001cc8:	f7ff fe74 	bl	80019b4 <nextion_set_component_text>
	} else {
		nextion_set_component_text("FAN_STATE", "DESLIGADO");
	}
}
 8001ccc:	e003      	b.n	8001cd6 <nextion_atualiza_fan+0x22>
		nextion_set_component_text("FAN_STATE", "DESLIGADO");
 8001cce:	4906      	ldr	r1, [pc, #24]	@ (8001ce8 <nextion_atualiza_fan+0x34>)
 8001cd0:	4804      	ldr	r0, [pc, #16]	@ (8001ce4 <nextion_atualiza_fan+0x30>)
 8001cd2:	f7ff fe6f 	bl	80019b4 <nextion_set_component_text>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	08012008 	.word	0x08012008
 8001ce4:	0801202c 	.word	0x0801202c
 8001ce8:	08012020 	.word	0x08012020

08001cec <nextion_atualiza_aquecedor>:

//atualizar o estado do aquecedor
void nextion_atualiza_aquecedor(uint8_t heater_on){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	71fb      	strb	r3, [r7, #7]
	if(heater_on){
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d004      	beq.n	8001d06 <nextion_atualiza_aquecedor+0x1a>
		nextion_set_component_text("HEAT_STATE", "LIGADO");
 8001cfc:	4906      	ldr	r1, [pc, #24]	@ (8001d18 <nextion_atualiza_aquecedor+0x2c>)
 8001cfe:	4807      	ldr	r0, [pc, #28]	@ (8001d1c <nextion_atualiza_aquecedor+0x30>)
 8001d00:	f7ff fe58 	bl	80019b4 <nextion_set_component_text>
	} else {
		nextion_set_component_text("HEAT_STATE", "DESLIGADO");
	}
}
 8001d04:	e003      	b.n	8001d0e <nextion_atualiza_aquecedor+0x22>
		nextion_set_component_text("HEAT_STATE", "DESLIGADO");
 8001d06:	4906      	ldr	r1, [pc, #24]	@ (8001d20 <nextion_atualiza_aquecedor+0x34>)
 8001d08:	4804      	ldr	r0, [pc, #16]	@ (8001d1c <nextion_atualiza_aquecedor+0x30>)
 8001d0a:	f7ff fe53 	bl	80019b4 <nextion_set_component_text>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	08012008 	.word	0x08012008
 8001d1c:	08012038 	.word	0x08012038
 8001d20:	08012020 	.word	0x08012020

08001d24 <PWM_Init>:
 * 1. Inicializar o PWM indicado;
 * 2. Setar inicialmente o Duty Cicle para 0.
 * 3. Poder ser utilizado para ambos os PWMs, desde que o canal seja passado corretamente
 */

void PWM_Init(TIM_HandleTypeDef *htim, uint32_t canal){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, canal, PWM_DUTY_CICLE_DESLIGADO); // Seta o Duty Cicle para 0
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d104      	bne.n	8001d3e <PWM_Init+0x1a>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d3c:	e023      	b.n	8001d86 <PWM_Init+0x62>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d104      	bne.n	8001d4e <PWM_Init+0x2a>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d4c:	e01b      	b.n	8001d86 <PWM_Init+0x62>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d104      	bne.n	8001d5e <PWM_Init+0x3a>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	2300      	movs	r3, #0
 8001d5a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d5c:	e013      	b.n	8001d86 <PWM_Init+0x62>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	2b0c      	cmp	r3, #12
 8001d62:	d104      	bne.n	8001d6e <PWM_Init+0x4a>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6c:	e00b      	b.n	8001d86 <PWM_Init+0x62>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2b10      	cmp	r3, #16
 8001d72:	d104      	bne.n	8001d7e <PWM_Init+0x5a>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	2300      	movs	r3, #0
 8001d7a:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d7c:	e003      	b.n	8001d86 <PWM_Init+0x62>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	2300      	movs	r3, #0
 8001d84:	64d3      	str	r3, [r2, #76]	@ 0x4c

	HAL_TIM_PWM_Start(htim, canal);
 8001d86:	6839      	ldr	r1, [r7, #0]
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f008 fcaf 	bl	800a6ec <HAL_TIM_PWM_Start>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <PWM_Resistor_SetDutyCycle>:
 * 2. Converter para o padro de 3.3V = VMAX para o resistor
 * 3. Aplicar o valor no CCR do Timer
 * Pino de sada desse PWM: PC6 (D16)
 */

void PWM_Resistor_SetDutyCycle(float duty_percent_nextion){
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	ed87 0a01 	vstr	s0, [r7, #4]

	float ccr_float = 0.0f;
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
	float duty_percent_real = 0.0f; // Necessrio ajustar para os valores possveis
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
	uint32_t ccr = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
	uint32_t valor_arr = htim3.Instance->ARR;
 8001db2:	4b21      	ldr	r3, [pc, #132]	@ (8001e38 <PWM_Resistor_SetDutyCycle+0xa0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db8:	60bb      	str	r3, [r7, #8]

	if(duty_percent_nextion > PWM_MAX)
 8001dba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dbe:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001e3c <PWM_Resistor_SetDutyCycle+0xa4>
 8001dc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	dd02      	ble.n	8001dd2 <PWM_Resistor_SetDutyCycle+0x3a>
		duty_percent_nextion = PWM_MAX;
 8001dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e40 <PWM_Resistor_SetDutyCycle+0xa8>)
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	e009      	b.n	8001de6 <PWM_Resistor_SetDutyCycle+0x4e>
	else if(duty_percent_nextion < PWM_MIN)
 8001dd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dde:	d502      	bpl.n	8001de6 <PWM_Resistor_SetDutyCycle+0x4e>
		duty_percent_nextion = PWM_MIN;
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]

	duty_percent_real = (duty_percent_nextion * FATOR_CONVERSAO_DUTY_PWM_RESISTOR_NEXTION);
 8001de6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dea:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001e44 <PWM_Resistor_SetDutyCycle+0xac>
 8001dee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df2:	edc7 7a04 	vstr	s15, [r7, #16]

	ccr_float = (duty_percent_real / 100.0f) * (valor_arr + 1);
 8001df6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dfa:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001e3c <PWM_Resistor_SetDutyCycle+0xa4>
 8001dfe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	3301      	adds	r3, #1
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e12:	edc7 7a05 	vstr	s15, [r7, #20]
	ccr = (uint32_t)(ccr_float); // Truncando o ccr para uint32_t
 8001e16:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e1e:	ee17 3a90 	vmov	r3, s15
 8001e22:	60fb      	str	r3, [r7, #12]

	htim3.Instance->CCR1 = ccr; // Atualiza o valor do CCR1 para termos o Duty Cicle correto.
 8001e24:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <PWM_Resistor_SetDutyCycle+0xa0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001e2c:	bf00      	nop
 8001e2e:	371c      	adds	r7, #28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	2000041c 	.word	0x2000041c
 8001e3c:	42c80000 	.word	0x42c80000
 8001e40:	42c80000 	.word	0x42c80000
 8001e44:	3e8ccccd 	.word	0x3e8ccccd

08001e48 <PWM_SetDutyCycle>:
/*
 * PWM Normal. Faz a mesma coisa que a de cima s que sem ajustar para Duty Max = 27,5%
 * Pino de sada desse PWM: PD12 (D29)
 */

void PWM_SetDutyCycle(float duty_percent_nextion){
 8001e48:	b480      	push	{r7}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	ed87 0a01 	vstr	s0, [r7, #4]
	float ccr_float = 0.0f;
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
	uint32_t ccr = 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
	uint32_t valor_arr = htim4.Instance->ARR;
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <PWM_SetDutyCycle+0x8c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e62:	60fb      	str	r3, [r7, #12]

	if(duty_percent_nextion > PWM_MAX)
 8001e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e68:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001ed8 <PWM_SetDutyCycle+0x90>
 8001e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e74:	dd02      	ble.n	8001e7c <PWM_SetDutyCycle+0x34>
		duty_percent_nextion = PWM_MAX;
 8001e76:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <PWM_SetDutyCycle+0x94>)
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	e009      	b.n	8001e90 <PWM_SetDutyCycle+0x48>
	else if(duty_percent_nextion < PWM_MIN)
 8001e7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e88:	d502      	bpl.n	8001e90 <PWM_SetDutyCycle+0x48>
		duty_percent_nextion = PWM_MIN;
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	607b      	str	r3, [r7, #4]

	ccr_float = (duty_percent_nextion / 100.0f) * (valor_arr + 1);
 8001e90:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e94:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001ed8 <PWM_SetDutyCycle+0x90>
 8001e98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eac:	edc7 7a05 	vstr	s15, [r7, #20]
	ccr = (uint32_t)(ccr_float); // Truncando o ccr para uint32_t
 8001eb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eb8:	ee17 3a90 	vmov	r3, s15
 8001ebc:	613b      	str	r3, [r7, #16]

	htim4.Instance->CCR1 = ccr; // Atualiza o valor do CCR1 para termos o Duty Cicle correto.
 8001ebe:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <PWM_SetDutyCycle+0x8c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001ec6:	bf00      	nop
 8001ec8:	371c      	adds	r7, #28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000468 	.word	0x20000468
 8001ed8:	42c80000 	.word	0x42c80000
 8001edc:	42c80000 	.word	0x42c80000

08001ee0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ef2:	bf00      	nop
 8001ef4:	e7fd      	b.n	8001ef2 <NMI_Handler+0x4>

08001ef6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efa:	bf00      	nop
 8001efc:	e7fd      	b.n	8001efa <HardFault_Handler+0x4>

08001efe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f02:	bf00      	nop
 8001f04:	e7fd      	b.n	8001f02 <MemManage_Handler+0x4>

08001f06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0a:	bf00      	nop
 8001f0c:	e7fd      	b.n	8001f0a <BusFault_Handler+0x4>

08001f0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f12:	bf00      	nop
 8001f14:	e7fd      	b.n	8001f12 <UsageFault_Handler+0x4>

08001f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f44:	f000 fc4a 	bl	80027dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <USART3_IRQHandler+0x10>)
 8001f52:	f009 fd23 	bl	800b99c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200004b4 	.word	0x200004b4

08001f60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return 1;
 8001f64:	2301      	movs	r3, #1
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <_kill>:

int _kill(int pid, int sig)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f7a:	f00c fc57 	bl	800e82c <__errno>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2216      	movs	r2, #22
 8001f82:	601a      	str	r2, [r3, #0]
  return -1;
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <_exit>:

void _exit (int status)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f98:	f04f 31ff 	mov.w	r1, #4294967295
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff ffe7 	bl	8001f70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fa2:	bf00      	nop
 8001fa4:	e7fd      	b.n	8001fa2 <_exit+0x12>

08001fa6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	60f8      	str	r0, [r7, #12]
 8001fae:	60b9      	str	r1, [r7, #8]
 8001fb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	e00a      	b.n	8001fce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fb8:	f3af 8000 	nop.w
 8001fbc:	4601      	mov	r1, r0
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	60ba      	str	r2, [r7, #8]
 8001fc4:	b2ca      	uxtb	r2, r1
 8001fc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	dbf0      	blt.n	8001fb8 <_read+0x12>
  }

  return len;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	e009      	b.n	8002006 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	60ba      	str	r2, [r7, #8]
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	3301      	adds	r3, #1
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	429a      	cmp	r2, r3
 800200c:	dbf1      	blt.n	8001ff2 <_write+0x12>
  }
  return len;
 800200e:	687b      	ldr	r3, [r7, #4]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <_close>:

int _close(int file)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002040:	605a      	str	r2, [r3, #4]
  return 0;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_isatty>:

int _isatty(int file)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002058:	2301      	movs	r3, #1
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002066:	b480      	push	{r7}
 8002068:	b085      	sub	sp, #20
 800206a:	af00      	add	r7, sp, #0
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	60b9      	str	r1, [r7, #8]
 8002070:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002088:	4a14      	ldr	r2, [pc, #80]	@ (80020dc <_sbrk+0x5c>)
 800208a:	4b15      	ldr	r3, [pc, #84]	@ (80020e0 <_sbrk+0x60>)
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002094:	4b13      	ldr	r3, [pc, #76]	@ (80020e4 <_sbrk+0x64>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d102      	bne.n	80020a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800209c:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <_sbrk+0x64>)
 800209e:	4a12      	ldr	r2, [pc, #72]	@ (80020e8 <_sbrk+0x68>)
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020a2:	4b10      	ldr	r3, [pc, #64]	@ (80020e4 <_sbrk+0x64>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d207      	bcs.n	80020c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b0:	f00c fbbc 	bl	800e82c <__errno>
 80020b4:	4603      	mov	r3, r0
 80020b6:	220c      	movs	r2, #12
 80020b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e009      	b.n	80020d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c0:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <_sbrk+0x64>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c6:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <_sbrk+0x64>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	4a05      	ldr	r2, [pc, #20]	@ (80020e4 <_sbrk+0x64>)
 80020d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200a0000 	.word	0x200a0000
 80020e0:	00000400 	.word	0x00000400
 80020e4:	20000418 	.word	0x20000418
 80020e8:	20000698 	.word	0x20000698

080020ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020f2:	4b35      	ldr	r3, [pc, #212]	@ (80021c8 <SystemInit+0xdc>)
 80020f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f8:	4a33      	ldr	r2, [pc, #204]	@ (80021c8 <SystemInit+0xdc>)
 80020fa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002102:	4b32      	ldr	r3, [pc, #200]	@ (80021cc <SystemInit+0xe0>)
 8002104:	2201      	movs	r2, #1
 8002106:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002108:	4b30      	ldr	r3, [pc, #192]	@ (80021cc <SystemInit+0xe0>)
 800210a:	2200      	movs	r2, #0
 800210c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800210e:	4b2f      	ldr	r3, [pc, #188]	@ (80021cc <SystemInit+0xe0>)
 8002110:	2200      	movs	r2, #0
 8002112:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002114:	4b2d      	ldr	r3, [pc, #180]	@ (80021cc <SystemInit+0xe0>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	492c      	ldr	r1, [pc, #176]	@ (80021cc <SystemInit+0xe0>)
 800211a:	4b2d      	ldr	r3, [pc, #180]	@ (80021d0 <SystemInit+0xe4>)
 800211c:	4013      	ands	r3, r2
 800211e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002120:	4b2a      	ldr	r3, [pc, #168]	@ (80021cc <SystemInit+0xe0>)
 8002122:	2200      	movs	r2, #0
 8002124:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002126:	4b29      	ldr	r3, [pc, #164]	@ (80021cc <SystemInit+0xe0>)
 8002128:	2200      	movs	r2, #0
 800212a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800212c:	4b27      	ldr	r3, [pc, #156]	@ (80021cc <SystemInit+0xe0>)
 800212e:	2200      	movs	r2, #0
 8002130:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002132:	4b26      	ldr	r3, [pc, #152]	@ (80021cc <SystemInit+0xe0>)
 8002134:	4a27      	ldr	r2, [pc, #156]	@ (80021d4 <SystemInit+0xe8>)
 8002136:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002138:	4b24      	ldr	r3, [pc, #144]	@ (80021cc <SystemInit+0xe0>)
 800213a:	2200      	movs	r2, #0
 800213c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800213e:	4b23      	ldr	r3, [pc, #140]	@ (80021cc <SystemInit+0xe0>)
 8002140:	4a24      	ldr	r2, [pc, #144]	@ (80021d4 <SystemInit+0xe8>)
 8002142:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002144:	4b21      	ldr	r3, [pc, #132]	@ (80021cc <SystemInit+0xe0>)
 8002146:	2200      	movs	r2, #0
 8002148:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800214a:	4b20      	ldr	r3, [pc, #128]	@ (80021cc <SystemInit+0xe0>)
 800214c:	4a21      	ldr	r2, [pc, #132]	@ (80021d4 <SystemInit+0xe8>)
 800214e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002150:	4b1e      	ldr	r3, [pc, #120]	@ (80021cc <SystemInit+0xe0>)
 8002152:	2200      	movs	r2, #0
 8002154:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002156:	4b1d      	ldr	r3, [pc, #116]	@ (80021cc <SystemInit+0xe0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a1c      	ldr	r2, [pc, #112]	@ (80021cc <SystemInit+0xe0>)
 800215c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002160:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002162:	4b1a      	ldr	r3, [pc, #104]	@ (80021cc <SystemInit+0xe0>)
 8002164:	2200      	movs	r2, #0
 8002166:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002168:	4b17      	ldr	r3, [pc, #92]	@ (80021c8 <SystemInit+0xdc>)
 800216a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800216e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <SystemInit+0xec>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002178:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002180:	d003      	beq.n	800218a <SystemInit+0x9e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002188:	d117      	bne.n	80021ba <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <SystemInit+0xec>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002196:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <SystemInit+0xec>)
 8002198:	4a10      	ldr	r2, [pc, #64]	@ (80021dc <SystemInit+0xf0>)
 800219a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800219c:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <SystemInit+0xec>)
 800219e:	4a10      	ldr	r2, [pc, #64]	@ (80021e0 <SystemInit+0xf4>)
 80021a0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80021a2:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <SystemInit+0xec>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	4a0c      	ldr	r2, [pc, #48]	@ (80021d8 <SystemInit+0xec>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80021ae:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <SystemInit+0xec>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <SystemInit+0xec>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	61d3      	str	r3, [r2, #28]
  }
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000ed00 	.word	0xe000ed00
 80021cc:	44020c00 	.word	0x44020c00
 80021d0:	eae2eae3 	.word	0xeae2eae3
 80021d4:	01010280 	.word	0x01010280
 80021d8:	40022000 	.word	0x40022000
 80021dc:	08192a3b 	.word	0x08192a3b
 80021e0:	4c5d6e7f 	.word	0x4c5d6e7f

080021e4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	@ 0x28
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ea:	f107 031c 	add.w	r3, r7, #28
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021f6:	463b      	mov	r3, r7
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	60da      	str	r2, [r3, #12]
 8002202:	611a      	str	r2, [r3, #16]
 8002204:	615a      	str	r2, [r3, #20]
 8002206:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002208:	4b21      	ldr	r3, [pc, #132]	@ (8002290 <MX_TIM3_Init+0xac>)
 800220a:	4a22      	ldr	r2, [pc, #136]	@ (8002294 <MX_TIM3_Init+0xb0>)
 800220c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 800220e:	4b20      	ldr	r3, [pc, #128]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002210:	2204      	movs	r2, #4
 8002212:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002214:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 800221a:	4b1d      	ldr	r3, [pc, #116]	@ (8002290 <MX_TIM3_Init+0xac>)
 800221c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8002220:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002222:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002224:	2200      	movs	r2, #0
 8002226:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002228:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <MX_TIM3_Init+0xac>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800222e:	4818      	ldr	r0, [pc, #96]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002230:	f008 fa04 	bl	800a63c <HAL_TIM_PWM_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800223a:	f7ff fa91 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002242:	2300      	movs	r3, #0
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002246:	f107 031c 	add.w	r3, r7, #28
 800224a:	4619      	mov	r1, r3
 800224c:	4810      	ldr	r0, [pc, #64]	@ (8002290 <MX_TIM3_Init+0xac>)
 800224e:	f009 f9e7 	bl	800b620 <HAL_TIMEx_MasterConfigSynchronization>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002258:	f7ff fa82 	bl	8001760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800225c:	2360      	movs	r3, #96	@ 0x60
 800225e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800226c:	463b      	mov	r3, r7
 800226e:	2200      	movs	r2, #0
 8002270:	4619      	mov	r1, r3
 8002272:	4807      	ldr	r0, [pc, #28]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002274:	f008 fb9a 	bl	800a9ac <HAL_TIM_PWM_ConfigChannel>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800227e:	f7ff fa6f 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002282:	4803      	ldr	r0, [pc, #12]	@ (8002290 <MX_TIM3_Init+0xac>)
 8002284:	f000 f89c 	bl	80023c0 <HAL_TIM_MspPostInit>

}
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	@ 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	2000041c 	.word	0x2000041c
 8002294:	40000400 	.word	0x40000400

08002298 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800229e:	f107 031c 	add.w	r3, r7, #28
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022aa:	463b      	mov	r3, r7
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
 80022b8:	615a      	str	r2, [r3, #20]
 80022ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022bc:	4b21      	ldr	r3, [pc, #132]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022be:	4a22      	ldr	r2, [pc, #136]	@ (8002348 <MX_TIM4_Init+0xb0>)
 80022c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5-1;
 80022c2:	4b20      	ldr	r3, [pc, #128]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022c4:	2204      	movs	r2, #4
 80022c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 80022ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022d0:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80022d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022dc:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022de:	2200      	movs	r2, #0
 80022e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80022e2:	4818      	ldr	r0, [pc, #96]	@ (8002344 <MX_TIM4_Init+0xac>)
 80022e4:	f008 f9aa 	bl	800a63c <HAL_TIM_PWM_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80022ee:	f7ff fa37 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022fa:	f107 031c 	add.w	r3, r7, #28
 80022fe:	4619      	mov	r1, r3
 8002300:	4810      	ldr	r0, [pc, #64]	@ (8002344 <MX_TIM4_Init+0xac>)
 8002302:	f009 f98d 	bl	800b620 <HAL_TIMEx_MasterConfigSynchronization>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800230c:	f7ff fa28 	bl	8001760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002310:	2360      	movs	r3, #96	@ 0x60
 8002312:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002318:	2300      	movs	r3, #0
 800231a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002320:	463b      	mov	r3, r7
 8002322:	2200      	movs	r2, #0
 8002324:	4619      	mov	r1, r3
 8002326:	4807      	ldr	r0, [pc, #28]	@ (8002344 <MX_TIM4_Init+0xac>)
 8002328:	f008 fb40 	bl	800a9ac <HAL_TIM_PWM_ConfigChannel>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002332:	f7ff fa15 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002336:	4803      	ldr	r0, [pc, #12]	@ (8002344 <MX_TIM4_Init+0xac>)
 8002338:	f000 f842 	bl	80023c0 <HAL_TIM_MspPostInit>

}
 800233c:	bf00      	nop
 800233e:	3728      	adds	r7, #40	@ 0x28
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000468 	.word	0x20000468
 8002348:	40000800 	.word	0x40000800

0800234c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a16      	ldr	r2, [pc, #88]	@ (80023b4 <HAL_TIM_PWM_MspInit+0x68>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d10f      	bne.n	800237e <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800235e:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 8002360:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002364:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 8002366:	f043 0302 	orr.w	r3, r3, #2
 800236a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800236e:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 8002370:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800237c:	e013      	b.n	80023a6 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a0e      	ldr	r2, [pc, #56]	@ (80023bc <HAL_TIM_PWM_MspInit+0x70>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d10e      	bne.n	80023a6 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 800238a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 8002390:	f043 0304 	orr.w	r3, r3, #4
 8002394:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002398:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x6c>)
 800239a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
}
 80023a6:	bf00      	nop
 80023a8:	3714      	adds	r7, #20
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40000400 	.word	0x40000400
 80023b8:	44020c00 	.word	0x44020c00
 80023bc:	40000800 	.word	0x40000800

080023c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	@ 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a25      	ldr	r2, [pc, #148]	@ (8002474 <HAL_TIM_MspPostInit+0xb4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d11f      	bne.n	8002422 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023e2:	4b25      	ldr	r3, [pc, #148]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 80023e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023e8:	4a23      	ldr	r2, [pc, #140]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 80023ea:	f043 0304 	orr.w	r3, r3, #4
 80023ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023f2:	4b21      	ldr	r3, [pc, #132]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 80023f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002400:	2340      	movs	r3, #64	@ 0x40
 8002402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240c:	2300      	movs	r3, #0
 800240e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002410:	2302      	movs	r3, #2
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	4619      	mov	r1, r3
 800241a:	4818      	ldr	r0, [pc, #96]	@ (800247c <HAL_TIM_MspPostInit+0xbc>)
 800241c:	f001 ffce 	bl	80043bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002420:	e024      	b.n	800246c <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM4)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a16      	ldr	r2, [pc, #88]	@ (8002480 <HAL_TIM_MspPostInit+0xc0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d11f      	bne.n	800246c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800242c:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 800242e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002432:	4a11      	ldr	r2, [pc, #68]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 8002434:	f043 0308 	orr.w	r3, r3, #8
 8002438:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800243c:	4b0e      	ldr	r3, [pc, #56]	@ (8002478 <HAL_TIM_MspPostInit+0xb8>)
 800243e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002442:	f003 0308 	and.w	r3, r3, #8
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800244a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800244e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002450:	2302      	movs	r3, #2
 8002452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	2300      	movs	r3, #0
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800245c:	2302      	movs	r3, #2
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	4619      	mov	r1, r3
 8002466:	4807      	ldr	r0, [pc, #28]	@ (8002484 <HAL_TIM_MspPostInit+0xc4>)
 8002468:	f001 ffa8 	bl	80043bc <HAL_GPIO_Init>
}
 800246c:	bf00      	nop
 800246e:	3728      	adds	r7, #40	@ 0x28
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40000400 	.word	0x40000400
 8002478:	44020c00 	.word	0x44020c00
 800247c:	42020800 	.word	0x42020800
 8002480:	40000800 	.word	0x40000800
 8002484:	42020c00 	.word	0x42020c00

08002488 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800248c:	4b22      	ldr	r3, [pc, #136]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 800248e:	4a23      	ldr	r2, [pc, #140]	@ (800251c <MX_USART3_UART_Init+0x94>)
 8002490:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002492:	4b21      	ldr	r3, [pc, #132]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 8002494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002498:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800249a:	4b1f      	ldr	r3, [pc, #124]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024ae:	220c      	movs	r2, #12
 80024b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024b2:	4b19      	ldr	r3, [pc, #100]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024b8:	4b17      	ldr	r3, [pc, #92]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024be:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024c4:	4b14      	ldr	r3, [pc, #80]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ca:	4b13      	ldr	r3, [pc, #76]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024d0:	4811      	ldr	r0, [pc, #68]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024d2:	f009 f975 	bl	800b7c0 <HAL_UART_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024dc:	f7ff f940 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024e0:	2100      	movs	r1, #0
 80024e2:	480d      	ldr	r0, [pc, #52]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024e4:	f00b f863 	bl	800d5ae <HAL_UARTEx_SetTxFifoThreshold>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024ee:	f7ff f937 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f2:	2100      	movs	r1, #0
 80024f4:	4808      	ldr	r0, [pc, #32]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 80024f6:	f00b f898 	bl	800d62a <HAL_UARTEx_SetRxFifoThreshold>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002500:	f7ff f92e 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002504:	4804      	ldr	r0, [pc, #16]	@ (8002518 <MX_USART3_UART_Init+0x90>)
 8002506:	f00b f819 	bl	800d53c <HAL_UARTEx_DisableFifoMode>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002510:	f7ff f926 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}
 8002518:	200004b4 	.word	0x200004b4
 800251c:	40004800 	.word	0x40004800

08002520 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b0cc      	sub	sp, #304	@ 0x130
 8002524:	af00      	add	r7, sp, #0
 8002526:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800252a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800252e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002540:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002544:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002548:	4618      	mov	r0, r3
 800254a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800254e:	461a      	mov	r2, r3
 8002550:	2100      	movs	r1, #0
 8002552:	f00c f918 	bl	800e786 <memset>
  if(uartHandle->Instance==USART3)
 8002556:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800255a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a37      	ldr	r2, [pc, #220]	@ (8002640 <HAL_UART_MspInit+0x120>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d165      	bne.n	8002634 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002568:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800256c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002570:	f04f 0204 	mov.w	r2, #4
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800257c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002580:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002584:	2200      	movs	r2, #0
 8002586:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	4618      	mov	r0, r3
 800258e:	f002 fffd 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8002598:	f7ff f8e2 	bl	8001760 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800259c:	4b29      	ldr	r3, [pc, #164]	@ (8002644 <HAL_UART_MspInit+0x124>)
 800259e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025a2:	4a28      	ldr	r2, [pc, #160]	@ (8002644 <HAL_UART_MspInit+0x124>)
 80025a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025a8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80025ac:	4b25      	ldr	r3, [pc, #148]	@ (8002644 <HAL_UART_MspInit+0x124>)
 80025ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025b2:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80025b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80025ba:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80025c4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025c8:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002644 <HAL_UART_MspInit+0x124>)
 80025cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025d0:	4a1c      	ldr	r2, [pc, #112]	@ (8002644 <HAL_UART_MspInit+0x124>)
 80025d2:	f043 0308 	orr.w	r3, r3, #8
 80025d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <HAL_UART_MspInit+0x124>)
 80025dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025e0:	f003 0208 	and.w	r2, r3, #8
 80025e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80025e8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80025f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80025f6:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2300      	movs	r3, #0
 800260e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002612:	2307      	movs	r3, #7
 8002614:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002618:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800261c:	4619      	mov	r1, r3
 800261e:	480a      	ldr	r0, [pc, #40]	@ (8002648 <HAL_UART_MspInit+0x128>)
 8002620:	f001 fecc 	bl	80043bc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002624:	2200      	movs	r2, #0
 8002626:	2100      	movs	r1, #0
 8002628:	203c      	movs	r0, #60	@ 0x3c
 800262a:	f001 fd49 	bl	80040c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800262e:	203c      	movs	r0, #60	@ 0x3c
 8002630:	f001 fd60 	bl	80040f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002634:	bf00      	nop
 8002636:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40004800 	.word	0x40004800
 8002644:	44020c00 	.word	0x44020c00
 8002648:	42020c00 	.word	0x42020c00

0800264c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800264c:	480d      	ldr	r0, [pc, #52]	@ (8002684 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800264e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002650:	f7ff fd4c 	bl	80020ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002654:	480c      	ldr	r0, [pc, #48]	@ (8002688 <LoopForever+0x6>)
  ldr r1, =_edata
 8002656:	490d      	ldr	r1, [pc, #52]	@ (800268c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002658:	4a0d      	ldr	r2, [pc, #52]	@ (8002690 <LoopForever+0xe>)
  movs r3, #0
 800265a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800265c:	e002      	b.n	8002664 <LoopCopyDataInit>

0800265e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800265e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002662:	3304      	adds	r3, #4

08002664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002668:	d3f9      	bcc.n	800265e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <LoopForever+0x12>)
  ldr r4, =_ebss
 800266c:	4c0a      	ldr	r4, [pc, #40]	@ (8002698 <LoopForever+0x16>)
  movs r3, #0
 800266e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002670:	e001      	b.n	8002676 <LoopFillZerobss>

08002672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002674:	3204      	adds	r2, #4

08002676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002678:	d3fb      	bcc.n	8002672 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800267a:	f00c f8dd 	bl	800e838 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800267e:	f7fe ffcb 	bl	8001618 <main>

08002682 <LoopForever>:

LoopForever:
    b LoopForever
 8002682:	e7fe      	b.n	8002682 <LoopForever>
  ldr   r0, =_estack
 8002684:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800268c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002690:	080124cc 	.word	0x080124cc
  ldr r2, =_sbss
 8002694:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002698:	20000698 	.word	0x20000698

0800269c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800269c:	e7fe      	b.n	800269c <ADC1_IRQHandler>
	...

080026a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026a4:	2003      	movs	r0, #3
 80026a6:	f001 fd00 	bl	80040aa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80026aa:	f002 fde5 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 80026ae:	4602      	mov	r2, r0
 80026b0:	4b0c      	ldr	r3, [pc, #48]	@ (80026e4 <HAL_Init+0x44>)
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f003 030f 	and.w	r3, r3, #15
 80026b8:	490b      	ldr	r1, [pc, #44]	@ (80026e8 <HAL_Init+0x48>)
 80026ba:	5ccb      	ldrb	r3, [r1, r3]
 80026bc:	fa22 f303 	lsr.w	r3, r2, r3
 80026c0:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <HAL_Init+0x4c>)
 80026c2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80026c4:	2004      	movs	r0, #4
 80026c6:	f001 fd45 	bl	8004154 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ca:	200f      	movs	r0, #15
 80026cc:	f000 f810 	bl	80026f0 <HAL_InitTick>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e002      	b.n	80026e0 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80026da:	f7ff fc01 	bl	8001ee0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	44020c00 	.word	0x44020c00
 80026e8:	08012054 	.word	0x08012054
 80026ec:	20000000 	.word	0x20000000

080026f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80026fc:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <HAL_InitTick+0xdc>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e05c      	b.n	80027c2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002708:	4b31      	ldr	r3, [pc, #196]	@ (80027d0 <HAL_InitTick+0xe0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b04      	cmp	r3, #4
 8002712:	d10c      	bne.n	800272e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002714:	4b2f      	ldr	r3, [pc, #188]	@ (80027d4 <HAL_InitTick+0xe4>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <HAL_InitTick+0xdc>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4619      	mov	r1, r3
 800271e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002722:	fbb3 f3f1 	udiv	r3, r3, r1
 8002726:	fbb2 f3f3 	udiv	r3, r2, r3
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	e037      	b.n	800279e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800272e:	f001 fd69 	bl	8004204 <HAL_SYSTICK_GetCLKSourceConfig>
 8002732:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	2b02      	cmp	r3, #2
 8002738:	d023      	beq.n	8002782 <HAL_InitTick+0x92>
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2b02      	cmp	r3, #2
 800273e:	d82d      	bhi.n	800279c <HAL_InitTick+0xac>
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_InitTick+0x5e>
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d00d      	beq.n	8002768 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800274c:	e026      	b.n	800279c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800274e:	4b21      	ldr	r3, [pc, #132]	@ (80027d4 <HAL_InitTick+0xe4>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b1e      	ldr	r3, [pc, #120]	@ (80027cc <HAL_InitTick+0xdc>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800275c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002760:	fbb2 f3f3 	udiv	r3, r2, r3
 8002764:	60fb      	str	r3, [r7, #12]
        break;
 8002766:	e01a      	b.n	800279e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002768:	4b18      	ldr	r3, [pc, #96]	@ (80027cc <HAL_InitTick+0xdc>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002772:	fbb3 f3f2 	udiv	r3, r3, r2
 8002776:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800277a:	fbb2 f3f3 	udiv	r3, r2, r3
 800277e:	60fb      	str	r3, [r7, #12]
        break;
 8002780:	e00d      	b.n	800279e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002782:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <HAL_InitTick+0xdc>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800278c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002790:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002794:	fbb2 f3f3 	udiv	r3, r2, r3
 8002798:	60fb      	str	r3, [r7, #12]
        break;
 800279a:	e000      	b.n	800279e <HAL_InitTick+0xae>
        break;
 800279c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f001 fcb6 	bl	8004110 <HAL_SYSTICK_Config>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e009      	b.n	80027c2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027ae:	2200      	movs	r2, #0
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	f04f 30ff 	mov.w	r0, #4294967295
 80027b6:	f001 fc83 	bl	80040c0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80027ba:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <HAL_InitTick+0xe8>)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000008 	.word	0x20000008
 80027d0:	e000e010 	.word	0xe000e010
 80027d4:	20000000 	.word	0x20000000
 80027d8:	20000004 	.word	0x20000004

080027dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	@ (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	20000008 	.word	0x20000008
 8002800:	20000548 	.word	0x20000548

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	@ (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	20000548 	.word	0x20000548

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002836:	4b0a      	ldr	r3, [pc, #40]	@ (8002860 <HAL_Delay+0x44>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000008 	.word	0x20000008

08002864 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	609a      	str	r2, [r3, #8]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	609a      	str	r2, [r3, #8]
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80028da:	f043 0201 	orr.w	r2, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80028fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	42028000 	.word	0x42028000

08002918 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	3360      	adds	r3, #96	@ 0x60
 800292a:	461a      	mov	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4b08      	ldr	r3, [pc, #32]	@ (800295c <LL_ADC_SetOffset+0x44>)
 800293a:	4013      	ands	r3, r2
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	4313      	orrs	r3, r2
 8002948:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002950:	bf00      	nop
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	03fff000 	.word	0x03fff000

08002960 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	3360      	adds	r3, #96	@ 0x60
 800296e:	461a      	mov	r2, r3
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800298c:	b480      	push	{r7}
 800298e:	b087      	sub	sp, #28
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	3360      	adds	r3, #96	@ 0x60
 800299c:	461a      	mov	r2, r3
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	431a      	orrs	r2, r3
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80029b6:	bf00      	nop
 80029b8:	371c      	adds	r7, #28
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr

080029c2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b087      	sub	sp, #28
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	60f8      	str	r0, [r7, #12]
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	3360      	adds	r3, #96	@ 0x60
 80029d2:	461a      	mov	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80029ec:	bf00      	nop
 80029ee:	371c      	adds	r7, #28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b087      	sub	sp, #28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3360      	adds	r3, #96	@ 0x60
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002a22:	bf00      	nop
 8002a24:	371c      	adds	r7, #28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	615a      	str	r2, [r3, #20]
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e000      	b.n	8002a6e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b087      	sub	sp, #28
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	60f8      	str	r0, [r7, #12]
 8002a82:	60b9      	str	r1, [r7, #8]
 8002a84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3330      	adds	r3, #48	@ 0x30
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	4413      	add	r3, r2
 8002a98:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	f003 031f 	and.w	r3, r3, #31
 8002aa4:	211f      	movs	r1, #31
 8002aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	401a      	ands	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	0e9b      	lsrs	r3, r3, #26
 8002ab2:	f003 011f 	and.w	r1, r3, #31
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	f003 031f 	and.w	r3, r3, #31
 8002abc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ac6:	bf00      	nop
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b087      	sub	sp, #28
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	60f8      	str	r0, [r7, #12]
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3314      	adds	r3, #20
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	0e5b      	lsrs	r3, r3, #25
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	4413      	add	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	0d1b      	lsrs	r3, r3, #20
 8002afa:	f003 031f 	and.w	r3, r3, #31
 8002afe:	2107      	movs	r1, #7
 8002b00:	fa01 f303 	lsl.w	r3, r1, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	401a      	ands	r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	0d1b      	lsrs	r3, r3, #20
 8002b0c:	f003 031f 	and.w	r3, r3, #31
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	fa01 f303 	lsl.w	r3, r1, r3
 8002b16:	431a      	orrs	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b1c:	bf00      	nop
 8002b1e:	371c      	adds	r7, #28
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b40:	43db      	mvns	r3, r3
 8002b42:	401a      	ands	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f003 0318 	and.w	r3, r3, #24
 8002b4a:	4908      	ldr	r1, [pc, #32]	@ (8002b6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002b4c:	40d9      	lsrs	r1, r3
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	400b      	ands	r3, r1
 8002b52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b56:	431a      	orrs	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	000fffff 	.word	0x000fffff

08002b70 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 031f 	and.w	r3, r3, #31
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002bb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6093      	str	r3, [r2, #8]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002be0:	d101      	bne.n	8002be6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c08:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c30:	d101      	bne.n	8002c36 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c58:	f043 0201 	orr.w	r2, r3, #1
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c80:	f043 0202 	orr.w	r2, r3, #2
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d101      	bne.n	8002cac <LL_ADC_IsEnabled+0x18>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <LL_ADC_IsEnabled+0x1a>
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d101      	bne.n	8002cd2 <LL_ADC_IsDisableOngoing+0x18>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <LL_ADC_IsDisableOngoing+0x1a>
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cf4:	f043 0204 	orr.w	r2, r3, #4
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d1c:	f043 0210 	orr.w	r2, r3, #16
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d101      	bne.n	8002d48 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d66:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d101      	bne.n	8002d96 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d92:	2301      	movs	r3, #1
 8002d94:	e000      	b.n	8002d98 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002da4:	b590      	push	{r4, r7, lr}
 8002da6:	b089      	sub	sp, #36	@ 0x24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dac:	2300      	movs	r3, #0
 8002dae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e136      	b.n	800302c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d109      	bne.n	8002de0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7fe f9c5 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fef1 	bl	8002bcc <LL_ADC_IsDeepPowerDownEnabled>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d004      	beq.n	8002dfa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff fed7 	bl	8002ba8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ff0c 	bl	8002c1c <LL_ADC_IsInternalRegulatorEnabled>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d115      	bne.n	8002e36 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff fef0 	bl	8002bf4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e14:	4b87      	ldr	r3, [pc, #540]	@ (8003034 <HAL_ADC_Init+0x290>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	099b      	lsrs	r3, r3, #6
 8002e1a:	4a87      	ldr	r2, [pc, #540]	@ (8003038 <HAL_ADC_Init+0x294>)
 8002e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e20:	099b      	lsrs	r3, r3, #6
 8002e22:	3301      	adds	r3, #1
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e28:	e002      	b.n	8002e30 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f9      	bne.n	8002e2a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff feee 	bl	8002c1c <LL_ADC_IsInternalRegulatorEnabled>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10d      	bne.n	8002e62 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4a:	f043 0210 	orr.w	r2, r3, #16
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e56:	f043 0201 	orr.w	r2, r3, #1
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff ff62 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8002e6c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e72:	f003 0310 	and.w	r3, r3, #16
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f040 80cf 	bne.w	800301a <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f040 80cb 	bne.w	800301a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e8c:	f043 0202 	orr.w	r2, r3, #2
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fefb 	bl	8002c94 <LL_ADC_IsEnabled>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d110      	bne.n	8002ec6 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ea4:	4865      	ldr	r0, [pc, #404]	@ (800303c <HAL_ADC_Init+0x298>)
 8002ea6:	f7ff fef5 	bl	8002c94 <LL_ADC_IsEnabled>
 8002eaa:	4604      	mov	r4, r0
 8002eac:	4864      	ldr	r0, [pc, #400]	@ (8003040 <HAL_ADC_Init+0x29c>)
 8002eae:	f7ff fef1 	bl	8002c94 <LL_ADC_IsEnabled>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4323      	orrs	r3, r4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d105      	bne.n	8002ec6 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4860      	ldr	r0, [pc, #384]	@ (8003044 <HAL_ADC_Init+0x2a0>)
 8002ec2:	f7ff fccf 	bl	8002864 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7e5b      	ldrb	r3, [r3, #25]
 8002eca:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ed0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ed6:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002edc:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee4:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d106      	bne.n	8002f02 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	045b      	lsls	r3, r3, #17
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d009      	beq.n	8002f1e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f16:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	4b48      	ldr	r3, [pc, #288]	@ (8003048 <HAL_ADC_Init+0x2a4>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	69b9      	ldr	r1, [r7, #24]
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff16 	bl	8002d7e <LL_ADC_INJ_IsConversionOngoing>
 8002f52:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d13d      	bne.n	8002fd6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d13a      	bne.n	8002fd6 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7e1b      	ldrb	r3, [r3, #24]
 8002f64:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f6c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f7c:	f023 0302 	bic.w	r3, r3, #2
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	69b9      	ldr	r1, [r7, #24]
 8002f86:	430b      	orrs	r3, r1
 8002f88:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d118      	bne.n	8002fc6 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002f9e:	f023 0304 	bic.w	r3, r3, #4
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002faa:	4311      	orrs	r1, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002fb0:	4311      	orrs	r1, r2
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	611a      	str	r2, [r3, #16]
 8002fc4:	e007      	b.n	8002fd6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0201 	bic.w	r2, r2, #1
 8002fd4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe4:	f023 010f 	bic.w	r1, r3, #15
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	1e5a      	subs	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ff6:	e007      	b.n	8003008 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 020f 	bic.w	r2, r2, #15
 8003006:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300c:	f023 0303 	bic.w	r3, r3, #3
 8003010:	f043 0201 	orr.w	r2, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	659a      	str	r2, [r3, #88]	@ 0x58
 8003018:	e007      	b.n	800302a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301e:	f043 0210 	orr.w	r2, r3, #16
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800302a:	7ffb      	ldrb	r3, [r7, #31]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3724      	adds	r7, #36	@ 0x24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd90      	pop	{r4, r7, pc}
 8003034:	20000000 	.word	0x20000000
 8003038:	053e2d63 	.word	0x053e2d63
 800303c:	42028000 	.word	0x42028000
 8003040:	42028100 	.word	0x42028100
 8003044:	42028300 	.word	0x42028300
 8003048:	fff04007 	.word	0xfff04007

0800304c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003054:	4857      	ldr	r0, [pc, #348]	@ (80031b4 <HAL_ADC_Start+0x168>)
 8003056:	f7ff fd8b 	bl	8002b70 <LL_ADC_GetMultimode>
 800305a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff fe65 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	f040 809c 	bne.w	80031a6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <HAL_ADC_Start+0x30>
 8003078:	2302      	movs	r3, #2
 800307a:	e097      	b.n	80031ac <HAL_ADC_Start+0x160>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 fe81 	bl	8003d8c <ADC_Enable>
 800308a:	4603      	mov	r3, r0
 800308c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800308e:	7dfb      	ldrb	r3, [r7, #23]
 8003090:	2b00      	cmp	r3, #0
 8003092:	f040 8083 	bne.w	800319c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800309e:	f023 0301 	bic.w	r3, r3, #1
 80030a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a42      	ldr	r2, [pc, #264]	@ (80031b8 <HAL_ADC_Start+0x16c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d002      	beq.n	80030ba <HAL_ADC_Start+0x6e>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	e000      	b.n	80030bc <HAL_ADC_Start+0x70>
 80030ba:	4b40      	ldr	r3, [pc, #256]	@ (80031bc <HAL_ADC_Start+0x170>)
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d002      	beq.n	80030ca <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d105      	bne.n	80030d6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e2:	d106      	bne.n	80030f2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e8:	f023 0206 	bic.w	r2, r3, #6
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030f0:	e002      	b.n	80030f8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	221c      	movs	r2, #28
 80030fe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a2a      	ldr	r2, [pc, #168]	@ (80031b8 <HAL_ADC_Start+0x16c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d002      	beq.n	8003118 <HAL_ADC_Start+0xcc>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	e000      	b.n	800311a <HAL_ADC_Start+0xce>
 8003118:	4b28      	ldr	r3, [pc, #160]	@ (80031bc <HAL_ADC_Start+0x170>)
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	4293      	cmp	r3, r2
 8003120:	d008      	beq.n	8003134 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	2b05      	cmp	r3, #5
 800312c:	d002      	beq.n	8003134 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	2b09      	cmp	r3, #9
 8003132:	d114      	bne.n	800315e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003146:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800314a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fdc2 	bl	8002ce0 <LL_ADC_REG_StartConversion>
 800315c:	e025      	b.n	80031aa <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003162:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a12      	ldr	r2, [pc, #72]	@ (80031b8 <HAL_ADC_Start+0x16c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d002      	beq.n	800317a <HAL_ADC_Start+0x12e>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	e000      	b.n	800317c <HAL_ADC_Start+0x130>
 800317a:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <HAL_ADC_Start+0x170>)
 800317c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00f      	beq.n	80031aa <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003192:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	659a      	str	r2, [r3, #88]	@ 0x58
 800319a:	e006      	b.n	80031aa <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80031a4:	e001      	b.n	80031aa <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031a6:	2302      	movs	r3, #2
 80031a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80031aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	42028300 	.word	0x42028300
 80031b8:	42028100 	.word	0x42028100
 80031bc:	42028000 	.word	0x42028000

080031c0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_Stop+0x16>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e023      	b.n	800321e <HAL_ADC_Stop+0x5e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80031de:	2103      	movs	r1, #3
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fd17 	bl	8003c14 <ADC_ConversionStop>
 80031e6:	4603      	mov	r3, r0
 80031e8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d111      	bne.n	8003214 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 fe4d 	bl	8003e90 <ADC_Disable>
 80031f6:	4603      	mov	r3, r0
 80031f8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d109      	bne.n	8003214 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003204:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	f043 0201 	orr.w	r2, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800321c:	7bfb      	ldrb	r3, [r7, #15]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003232:	4866      	ldr	r0, [pc, #408]	@ (80033cc <HAL_ADC_PollForConversion+0x1a4>)
 8003234:	f7ff fc9c 	bl	8002b70 <LL_ADC_GetMultimode>
 8003238:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d102      	bne.n	8003248 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003242:	2308      	movs	r3, #8
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e02a      	b.n	800329e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d005      	beq.n	800325a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2b05      	cmp	r3, #5
 8003252:	d002      	beq.n	800325a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2b09      	cmp	r3, #9
 8003258:	d111      	bne.n	800327e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d007      	beq.n	8003278 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e0a4      	b.n	80033c2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003278:	2304      	movs	r3, #4
 800327a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800327c:	e00f      	b.n	800329e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800327e:	4853      	ldr	r0, [pc, #332]	@ (80033cc <HAL_ADC_PollForConversion+0x1a4>)
 8003280:	f7ff fc84 	bl	8002b8c <LL_ADC_GetMultiDMATransfer>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d007      	beq.n	800329a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328e:	f043 0220 	orr.w	r2, r3, #32
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e093      	b.n	80033c2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800329a:	2304      	movs	r3, #4
 800329c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800329e:	f7ff fab1 	bl	8002804 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032a4:	e021      	b.n	80032ea <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d01d      	beq.n	80032ea <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80032ae:	f7ff faa9 	bl	8002804 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <HAL_ADC_PollForConversion+0x9c>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d112      	bne.n	80032ea <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	4013      	ands	r3, r2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10b      	bne.n	80032ea <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d6:	f043 0204 	orr.w	r2, r3, #4
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e06b      	b.n	80033c2 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	4013      	ands	r3, r2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0d6      	beq.n	80032a6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fba3 	bl	8002a54 <LL_ADC_REG_IsTriggerSourceSWStart>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d01c      	beq.n	800334e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	7e5b      	ldrb	r3, [r3, #25]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d118      	bne.n	800334e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b08      	cmp	r3, #8
 8003328:	d111      	bne.n	800334e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003346:	f043 0201 	orr.w	r2, r3, #1
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a1f      	ldr	r2, [pc, #124]	@ (80033d0 <HAL_ADC_PollForConversion+0x1a8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d002      	beq.n	800335e <HAL_ADC_PollForConversion+0x136>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	e000      	b.n	8003360 <HAL_ADC_PollForConversion+0x138>
 800335e:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <HAL_ADC_PollForConversion+0x1ac>)
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	4293      	cmp	r3, r2
 8003366:	d008      	beq.n	800337a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2b05      	cmp	r3, #5
 8003372:	d002      	beq.n	800337a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	2b09      	cmp	r3, #9
 8003378:	d104      	bne.n	8003384 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	e00c      	b.n	800339e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a11      	ldr	r2, [pc, #68]	@ (80033d0 <HAL_ADC_PollForConversion+0x1a8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d002      	beq.n	8003394 <HAL_ADC_PollForConversion+0x16c>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	e000      	b.n	8003396 <HAL_ADC_PollForConversion+0x16e>
 8003394:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <HAL_ADC_PollForConversion+0x1ac>)
 8003396:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d104      	bne.n	80033ae <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2208      	movs	r2, #8
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	e008      	b.n	80033c0 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d103      	bne.n	80033c0 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	220c      	movs	r2, #12
 80033be:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	42028300 	.word	0x42028300
 80033d0:	42028100 	.word	0x42028100
 80033d4:	42028000 	.word	0x42028000

080033d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b0b6      	sub	sp, #216	@ 0xd8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x22>
 8003412:	2302      	movs	r3, #2
 8003414:	e3e6      	b.n	8003be4 <HAL_ADC_ConfigChannel+0x7f0>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff fc84 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	f040 83cb 	bne.w	8003bc6 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d009      	beq.n	800344c <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4ab0      	ldr	r2, [pc, #704]	@ (8003700 <HAL_ADC_ConfigChannel+0x30c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d109      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x62>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4aaf      	ldr	r2, [pc, #700]	@ (8003704 <HAL_ADC_ConfigChannel+0x310>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d104      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff fa4d 	bl	80028f0 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	6859      	ldr	r1, [r3, #4]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	f7ff fb09 	bl	8002a7a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fc5f 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8003472:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff fc7f 	bl	8002d7e <LL_ADC_INJ_IsConversionOngoing>
 8003480:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003484:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003488:	2b00      	cmp	r3, #0
 800348a:	f040 81dd 	bne.w	8003848 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800348e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003492:	2b00      	cmp	r3, #0
 8003494:	f040 81d8 	bne.w	8003848 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034a0:	d10f      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2200      	movs	r2, #0
 80034ac:	4619      	mov	r1, r3
 80034ae:	f7ff fb10 	bl	8002ad2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff fab7 	bl	8002a2e <LL_ADC_SetSamplingTimeCommonConfig>
 80034c0:	e00e      	b.n	80034e0 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f7ff faff 	bl	8002ad2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2100      	movs	r1, #0
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff faa7 	bl	8002a2e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	695a      	ldr	r2, [r3, #20]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	08db      	lsrs	r3, r3, #3
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	2b04      	cmp	r3, #4
 8003500:	d022      	beq.n	8003548 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6818      	ldr	r0, [r3, #0]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	6919      	ldr	r1, [r3, #16]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003512:	f7ff fa01 	bl	8002918 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6919      	ldr	r1, [r3, #16]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	461a      	mov	r2, r3
 8003524:	f7ff fa4d 	bl	80029c2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003534:	2b01      	cmp	r3, #1
 8003536:	d102      	bne.n	800353e <HAL_ADC_ConfigChannel+0x14a>
 8003538:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800353c:	e000      	b.n	8003540 <HAL_ADC_ConfigChannel+0x14c>
 800353e:	2300      	movs	r3, #0
 8003540:	461a      	mov	r2, r3
 8003542:	f7ff fa59 	bl	80029f8 <LL_ADC_SetOffsetSaturation>
 8003546:	e17f      	b.n	8003848 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2100      	movs	r1, #0
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fa06 	bl	8002960 <LL_ADC_GetOffsetChannel>
 8003554:	4603      	mov	r3, r0
 8003556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10a      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x180>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff f9fb 	bl	8002960 <LL_ADC_GetOffsetChannel>
 800356a:	4603      	mov	r3, r0
 800356c:	0e9b      	lsrs	r3, r3, #26
 800356e:	f003 021f 	and.w	r2, r3, #31
 8003572:	e01e      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x1be>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff f9f0 	bl	8002960 <LL_ADC_GetOffsetChannel>
 8003580:	4603      	mov	r3, r0
 8003582:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003586:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8003592:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003596:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800359a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 80035a2:	2320      	movs	r3, #32
 80035a4:	e004      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 80035a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d105      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x1d6>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	0e9b      	lsrs	r3, r3, #26
 80035c4:	f003 031f 	and.w	r3, r3, #31
 80035c8:	e018      	b.n	80035fc <HAL_ADC_ConfigChannel+0x208>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035d6:	fa93 f3a3 	rbit	r3, r3
 80035da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80035de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80035e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80035ee:	2320      	movs	r3, #32
 80035f0:	e004      	b.n	80035fc <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 80035f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035f6:	fab3 f383 	clz	r3, r3
 80035fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d106      	bne.n	800360e <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2200      	movs	r2, #0
 8003606:	2100      	movs	r1, #0
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff f9bf 	bl	800298c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2101      	movs	r1, #1
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff f9a3 	bl	8002960 <LL_ADC_GetOffsetChannel>
 800361a:	4603      	mov	r3, r0
 800361c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10a      	bne.n	800363a <HAL_ADC_ConfigChannel+0x246>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2101      	movs	r1, #1
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff f998 	bl	8002960 <LL_ADC_GetOffsetChannel>
 8003630:	4603      	mov	r3, r0
 8003632:	0e9b      	lsrs	r3, r3, #26
 8003634:	f003 021f 	and.w	r2, r3, #31
 8003638:	e01e      	b.n	8003678 <HAL_ADC_ConfigChannel+0x284>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2101      	movs	r1, #1
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff f98d 	bl	8002960 <LL_ADC_GetOffsetChannel>
 8003646:	4603      	mov	r3, r0
 8003648:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003650:	fa93 f3a3 	rbit	r3, r3
 8003654:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003658:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800365c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8003668:	2320      	movs	r3, #32
 800366a:	e004      	b.n	8003676 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800366c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003670:	fab3 f383 	clz	r3, r3
 8003674:	b2db      	uxtb	r3, r3
 8003676:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003680:	2b00      	cmp	r3, #0
 8003682:	d105      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x29c>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	0e9b      	lsrs	r3, r3, #26
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	e018      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x2ce>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800369c:	fa93 f3a3 	rbit	r3, r3
 80036a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80036a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80036ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80036b4:	2320      	movs	r3, #32
 80036b6:	e004      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 80036b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036bc:	fab3 f383 	clz	r3, r3
 80036c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d106      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2200      	movs	r2, #0
 80036cc:	2101      	movs	r1, #1
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff f95c 	bl	800298c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2102      	movs	r1, #2
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff f940 	bl	8002960 <LL_ADC_GetOffsetChannel>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10e      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x314>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2102      	movs	r1, #2
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff f935 	bl	8002960 <LL_ADC_GetOffsetChannel>
 80036f6:	4603      	mov	r3, r0
 80036f8:	0e9b      	lsrs	r3, r3, #26
 80036fa:	f003 021f 	and.w	r2, r3, #31
 80036fe:	e022      	b.n	8003746 <HAL_ADC_ConfigChannel+0x352>
 8003700:	04300002 	.word	0x04300002
 8003704:	407f0000 	.word	0x407f0000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2102      	movs	r1, #2
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff f926 	bl	8002960 <LL_ADC_GetOffsetChannel>
 8003714:	4603      	mov	r3, r0
 8003716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800371e:	fa93 f3a3 	rbit	r3, r3
 8003722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003726:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800372a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800372e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8003736:	2320      	movs	r3, #32
 8003738:	e004      	b.n	8003744 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800373a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800373e:	fab3 f383 	clz	r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800374e:	2b00      	cmp	r3, #0
 8003750:	d105      	bne.n	800375e <HAL_ADC_ConfigChannel+0x36a>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	0e9b      	lsrs	r3, r3, #26
 8003758:	f003 031f 	and.w	r3, r3, #31
 800375c:	e016      	b.n	800378c <HAL_ADC_ConfigChannel+0x398>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003766:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800376a:	fa93 f3a3 	rbit	r3, r3
 800376e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003770:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003772:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003776:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 800377e:	2320      	movs	r3, #32
 8003780:	e004      	b.n	800378c <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8003782:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003786:	fab3 f383 	clz	r3, r3
 800378a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800378c:	429a      	cmp	r2, r3
 800378e:	d106      	bne.n	800379e <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2200      	movs	r2, #0
 8003796:	2102      	movs	r1, #2
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff f8f7 	bl	800298c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2103      	movs	r1, #3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff f8db 	bl	8002960 <LL_ADC_GetOffsetChannel>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10a      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x3d6>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2103      	movs	r1, #3
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7ff f8d0 	bl	8002960 <LL_ADC_GetOffsetChannel>
 80037c0:	4603      	mov	r3, r0
 80037c2:	0e9b      	lsrs	r3, r3, #26
 80037c4:	f003 021f 	and.w	r2, r3, #31
 80037c8:	e017      	b.n	80037fa <HAL_ADC_ConfigChannel+0x406>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2103      	movs	r1, #3
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff f8c5 	bl	8002960 <LL_ADC_GetOffsetChannel>
 80037d6:	4603      	mov	r3, r0
 80037d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037dc:	fa93 f3a3 	rbit	r3, r3
 80037e0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80037e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037e4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80037e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80037ec:	2320      	movs	r3, #32
 80037ee:	e003      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80037f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037f2:	fab3 f383 	clz	r3, r3
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003802:	2b00      	cmp	r3, #0
 8003804:	d105      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x41e>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	0e9b      	lsrs	r3, r3, #26
 800380c:	f003 031f 	and.w	r3, r3, #31
 8003810:	e011      	b.n	8003836 <HAL_ADC_ConfigChannel+0x442>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003820:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003822:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 800382a:	2320      	movs	r3, #32
 800382c:	e003      	b.n	8003836 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 800382e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003830:	fab3 f383 	clz	r3, r3
 8003834:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003836:	429a      	cmp	r2, r3
 8003838:	d106      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2200      	movs	r2, #0
 8003840:	2103      	movs	r1, #3
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff f8a2 	bl	800298c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fa21 	bl	8002c94 <LL_ADC_IsEnabled>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	f040 813f 	bne.w	8003ad8 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	6819      	ldr	r1, [r3, #0]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	461a      	mov	r2, r3
 8003868:	f7ff f95e 	bl	8002b28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	4a8e      	ldr	r2, [pc, #568]	@ (8003aac <HAL_ADC_ConfigChannel+0x6b8>)
 8003872:	4293      	cmp	r3, r2
 8003874:	f040 8130 	bne.w	8003ad8 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10b      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x4ac>
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	0e9b      	lsrs	r3, r3, #26
 800388e:	3301      	adds	r3, #1
 8003890:	f003 031f 	and.w	r3, r3, #31
 8003894:	2b09      	cmp	r3, #9
 8003896:	bf94      	ite	ls
 8003898:	2301      	movls	r3, #1
 800389a:	2300      	movhi	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	e019      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x4e0>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038a8:	fa93 f3a3 	rbit	r3, r3
 80038ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80038ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038b0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80038b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80038b8:	2320      	movs	r3, #32
 80038ba:	e003      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80038bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038be:	fab3 f383 	clz	r3, r3
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	3301      	adds	r3, #1
 80038c6:	f003 031f 	and.w	r3, r3, #31
 80038ca:	2b09      	cmp	r3, #9
 80038cc:	bf94      	ite	ls
 80038ce:	2301      	movls	r3, #1
 80038d0:	2300      	movhi	r3, #0
 80038d2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d079      	beq.n	80039cc <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d107      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x500>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	0e9b      	lsrs	r3, r3, #26
 80038ea:	3301      	adds	r3, #1
 80038ec:	069b      	lsls	r3, r3, #26
 80038ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038f2:	e015      	b.n	8003920 <HAL_ADC_ConfigChannel+0x52c>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038fc:	fa93 f3a3 	rbit	r3, r3
 8003900:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003904:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 800390c:	2320      	movs	r3, #32
 800390e:	e003      	b.n	8003918 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8003910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003912:	fab3 f383 	clz	r3, r3
 8003916:	b2db      	uxtb	r3, r3
 8003918:	3301      	adds	r3, #1
 800391a:	069b      	lsls	r3, r3, #26
 800391c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003928:	2b00      	cmp	r3, #0
 800392a:	d109      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x54c>
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	0e9b      	lsrs	r3, r3, #26
 8003932:	3301      	adds	r3, #1
 8003934:	f003 031f 	and.w	r3, r3, #31
 8003938:	2101      	movs	r1, #1
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	e017      	b.n	8003970 <HAL_ADC_ConfigChannel+0x57c>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003946:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003948:	fa93 f3a3 	rbit	r3, r3
 800394c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800394e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003950:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8003958:	2320      	movs	r3, #32
 800395a:	e003      	b.n	8003964 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 800395c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800395e:	fab3 f383 	clz	r3, r3
 8003962:	b2db      	uxtb	r3, r3
 8003964:	3301      	adds	r3, #1
 8003966:	f003 031f 	and.w	r3, r3, #31
 800396a:	2101      	movs	r1, #1
 800396c:	fa01 f303 	lsl.w	r3, r1, r3
 8003970:	ea42 0103 	orr.w	r1, r2, r3
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10a      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x5a2>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	0e9b      	lsrs	r3, r3, #26
 8003986:	3301      	adds	r3, #1
 8003988:	f003 021f 	and.w	r2, r3, #31
 800398c:	4613      	mov	r3, r2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4413      	add	r3, r2
 8003992:	051b      	lsls	r3, r3, #20
 8003994:	e018      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x5d4>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80039a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80039a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 80039ae:	2320      	movs	r3, #32
 80039b0:	e003      	b.n	80039ba <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 80039b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b4:	fab3 f383 	clz	r3, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	3301      	adds	r3, #1
 80039bc:	f003 021f 	and.w	r2, r3, #31
 80039c0:	4613      	mov	r3, r2
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	4413      	add	r3, r2
 80039c6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039c8:	430b      	orrs	r3, r1
 80039ca:	e080      	b.n	8003ace <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d107      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x5f4>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	0e9b      	lsrs	r3, r3, #26
 80039de:	3301      	adds	r3, #1
 80039e0:	069b      	lsls	r3, r3, #26
 80039e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039e6:	e015      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x620>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f0:	fa93 f3a3 	rbit	r3, r3
 80039f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80039f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80039fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8003a00:	2320      	movs	r3, #32
 8003a02:	e003      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8003a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	069b      	lsls	r3, r3, #26
 8003a10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d109      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x640>
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	0e9b      	lsrs	r3, r3, #26
 8003a26:	3301      	adds	r3, #1
 8003a28:	f003 031f 	and.w	r3, r3, #31
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	e017      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x670>
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	fa93 f3a3 	rbit	r3, r3
 8003a40:	61fb      	str	r3, [r7, #28]
  return result;
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8003a4c:	2320      	movs	r3, #32
 8003a4e:	e003      	b.n	8003a58 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	fab3 f383 	clz	r3, r3
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f003 031f 	and.w	r3, r3, #31
 8003a5e:	2101      	movs	r1, #1
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	ea42 0103 	orr.w	r1, r2, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10d      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x69c>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	0e9b      	lsrs	r3, r3, #26
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	f003 021f 	and.w	r2, r3, #31
 8003a80:	4613      	mov	r3, r2
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	4413      	add	r3, r2
 8003a86:	3b1e      	subs	r3, #30
 8003a88:	051b      	lsls	r3, r3, #20
 8003a8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a8e:	e01d      	b.n	8003acc <HAL_ADC_ConfigChannel+0x6d8>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	fa93 f3a3 	rbit	r3, r3
 8003a9c:	613b      	str	r3, [r7, #16]
  return result;
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d103      	bne.n	8003ab0 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8003aa8:	2320      	movs	r3, #32
 8003aaa:	e005      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x6c4>
 8003aac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	fab3 f383 	clz	r3, r3
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	3301      	adds	r3, #1
 8003aba:	f003 021f 	and.w	r2, r3, #31
 8003abe:	4613      	mov	r3, r2
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	4413      	add	r3, r2
 8003ac4:	3b1e      	subs	r3, #30
 8003ac6:	051b      	lsls	r3, r3, #20
 8003ac8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003acc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	f7fe fffd 	bl	8002ad2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4b43      	ldr	r3, [pc, #268]	@ (8003bec <HAL_ADC_ConfigChannel+0x7f8>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d079      	beq.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ae4:	4842      	ldr	r0, [pc, #264]	@ (8003bf0 <HAL_ADC_ConfigChannel+0x7fc>)
 8003ae6:	f7fe fee3 	bl	80028b0 <LL_ADC_GetCommonPathInternalCh>
 8003aea:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a40      	ldr	r2, [pc, #256]	@ (8003bf4 <HAL_ADC_ConfigChannel+0x800>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d124      	bne.n	8003b42 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003af8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003afc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d11e      	bne.n	8003b42 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a3b      	ldr	r2, [pc, #236]	@ (8003bf8 <HAL_ADC_ConfigChannel+0x804>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d164      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b16:	4619      	mov	r1, r3
 8003b18:	4835      	ldr	r0, [pc, #212]	@ (8003bf0 <HAL_ADC_ConfigChannel+0x7fc>)
 8003b1a:	f7fe feb6 	bl	800288a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b1e:	4b37      	ldr	r3, [pc, #220]	@ (8003bfc <HAL_ADC_ConfigChannel+0x808>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	099b      	lsrs	r3, r3, #6
 8003b24:	4a36      	ldr	r2, [pc, #216]	@ (8003c00 <HAL_ADC_ConfigChannel+0x80c>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	099b      	lsrs	r3, r3, #6
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b32:	e002      	b.n	8003b3a <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f9      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b40:	e04a      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a2f      	ldr	r2, [pc, #188]	@ (8003c04 <HAL_ADC_ConfigChannel+0x810>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d113      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10d      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8003c08 <HAL_ADC_ConfigChannel+0x814>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d13a      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4820      	ldr	r0, [pc, #128]	@ (8003bf0 <HAL_ADC_ConfigChannel+0x7fc>)
 8003b6e:	f7fe fe8c 	bl	800288a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b72:	e031      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a24      	ldr	r2, [pc, #144]	@ (8003c0c <HAL_ADC_ConfigChannel+0x818>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d113      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10d      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf8 <HAL_ADC_ConfigChannel+0x804>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d121      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4814      	ldr	r0, [pc, #80]	@ (8003bf0 <HAL_ADC_ConfigChannel+0x7fc>)
 8003ba0:	f7fe fe73 	bl	800288a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ba4:	e018      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a19      	ldr	r2, [pc, #100]	@ (8003c10 <HAL_ADC_ConfigChannel+0x81c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d113      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a10      	ldr	r2, [pc, #64]	@ (8003bf8 <HAL_ADC_ConfigChannel+0x804>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00e      	beq.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fe84 	bl	80028cc <LL_ADC_EnableChannelVDDcore>
 8003bc4:	e008      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bca:	f043 0220 	orr.w	r2, r3, #32
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003be0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	37d8      	adds	r7, #216	@ 0xd8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	80080000 	.word	0x80080000
 8003bf0:	42028300 	.word	0x42028300
 8003bf4:	c3210000 	.word	0xc3210000
 8003bf8:	42028000 	.word	0x42028000
 8003bfc:	20000000 	.word	0x20000000
 8003c00:	053e2d63 	.word	0x053e2d63
 8003c04:	43290000 	.word	0x43290000
 8003c08:	42028100 	.word	0x42028100
 8003c0c:	c7520000 	.word	0xc7520000
 8003c10:	475a0000 	.word	0x475a0000

08003c14 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b088      	sub	sp, #32
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff f880 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8003c30:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff f8a1 	bl	8002d7e <LL_ADC_INJ_IsConversionOngoing>
 8003c3c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d103      	bne.n	8003c4c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f000 8098 	beq.w	8003d7c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d02a      	beq.n	8003cb0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	7e5b      	ldrb	r3, [r3, #25]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d126      	bne.n	8003cb0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	7e1b      	ldrb	r3, [r3, #24]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d122      	bne.n	8003cb0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003c6e:	e014      	b.n	8003c9a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	4a45      	ldr	r2, [pc, #276]	@ (8003d88 <ADC_ConversionStop+0x174>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d90d      	bls.n	8003c94 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7c:	f043 0210 	orr.w	r2, r3, #16
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c88:	f043 0201 	orr.w	r2, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e074      	b.n	8003d7e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	3301      	adds	r3, #1
 8003c98:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	d1e3      	bne.n	8003c70 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2240      	movs	r2, #64	@ 0x40
 8003cae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d014      	beq.n	8003ce0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff f838 	bl	8002d30 <LL_ADC_REG_IsConversionOngoing>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00c      	beq.n	8003ce0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe fff5 	bl	8002cba <LL_ADC_IsDisableOngoing>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d104      	bne.n	8003ce0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff f814 	bl	8002d08 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d014      	beq.n	8003d10 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff f847 	bl	8002d7e <LL_ADC_INJ_IsConversionOngoing>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00c      	beq.n	8003d10 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fe ffdd 	bl	8002cba <LL_ADC_IsDisableOngoing>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d104      	bne.n	8003d10 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff f823 	bl	8002d56 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d005      	beq.n	8003d22 <ADC_ConversionStop+0x10e>
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	2b03      	cmp	r3, #3
 8003d1a:	d105      	bne.n	8003d28 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003d1c:	230c      	movs	r3, #12
 8003d1e:	617b      	str	r3, [r7, #20]
        break;
 8003d20:	e005      	b.n	8003d2e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003d22:	2308      	movs	r3, #8
 8003d24:	617b      	str	r3, [r7, #20]
        break;
 8003d26:	e002      	b.n	8003d2e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003d28:	2304      	movs	r3, #4
 8003d2a:	617b      	str	r3, [r7, #20]
        break;
 8003d2c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003d2e:	f7fe fd69 	bl	8002804 <HAL_GetTick>
 8003d32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d34:	e01b      	b.n	8003d6e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d36:	f7fe fd65 	bl	8002804 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b05      	cmp	r3, #5
 8003d42:	d914      	bls.n	8003d6e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00d      	beq.n	8003d6e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d56:	f043 0210 	orr.w	r2, r3, #16
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d62:	f043 0201 	orr.w	r2, r3, #1
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e007      	b.n	8003d7e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	4013      	ands	r3, r2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1dc      	bne.n	8003d36 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	a33fffff 	.word	0xa33fffff

08003d8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7fe ff79 	bl	8002c94 <LL_ADC_IsEnabled>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d166      	bne.n	8003e76 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	4b34      	ldr	r3, [pc, #208]	@ (8003e80 <ADC_Enable+0xf4>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e052      	b.n	8003e78 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fe ff34 	bl	8002c44 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ddc:	4829      	ldr	r0, [pc, #164]	@ (8003e84 <ADC_Enable+0xf8>)
 8003dde:	f7fe fd67 	bl	80028b0 <LL_ADC_GetCommonPathInternalCh>
 8003de2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003de4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d010      	beq.n	8003e0e <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dec:	4b26      	ldr	r3, [pc, #152]	@ (8003e88 <ADC_Enable+0xfc>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	099b      	lsrs	r3, r3, #6
 8003df2:	4a26      	ldr	r2, [pc, #152]	@ (8003e8c <ADC_Enable+0x100>)
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
 8003df8:	099b      	lsrs	r3, r3, #6
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e00:	e002      	b.n	8003e08 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	3b01      	subs	r3, #1
 8003e06:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f9      	bne.n	8003e02 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003e0e:	f7fe fcf9 	bl	8002804 <HAL_GetTick>
 8003e12:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e14:	e028      	b.n	8003e68 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe ff3a 	bl	8002c94 <LL_ADC_IsEnabled>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d104      	bne.n	8003e30 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fe ff0a 	bl	8002c44 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e30:	f7fe fce8 	bl	8002804 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d914      	bls.n	8003e68 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d00d      	beq.n	8003e68 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e50:	f043 0210 	orr.w	r2, r3, #16
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5c:	f043 0201 	orr.w	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e007      	b.n	8003e78 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d1cf      	bne.n	8003e16 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	8000003f 	.word	0x8000003f
 8003e84:	42028300 	.word	0x42028300
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	053e2d63 	.word	0x053e2d63

08003e90 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe ff0c 	bl	8002cba <LL_ADC_IsDisableOngoing>
 8003ea2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7fe fef3 	bl	8002c94 <LL_ADC_IsEnabled>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d047      	beq.n	8003f44 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d144      	bne.n	8003f44 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030d 	and.w	r3, r3, #13
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d10c      	bne.n	8003ee2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7fe fecd 	bl	8002c6c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003eda:	f7fe fc93 	bl	8002804 <HAL_GetTick>
 8003ede:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ee0:	e029      	b.n	8003f36 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee6:	f043 0210 	orr.w	r2, r3, #16
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef2:	f043 0201 	orr.w	r2, r3, #1
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e023      	b.n	8003f46 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003efe:	f7fe fc81 	bl	8002804 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d914      	bls.n	8003f36 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00d      	beq.n	8003f36 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1e:	f043 0210 	orr.w	r2, r3, #16
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e007      	b.n	8003f46 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1dc      	bne.n	8003efe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f60:	4b0c      	ldr	r3, [pc, #48]	@ (8003f94 <__NVIC_SetPriorityGrouping+0x44>)
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f82:	4a04      	ldr	r2, [pc, #16]	@ (8003f94 <__NVIC_SetPriorityGrouping+0x44>)
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	60d3      	str	r3, [r2, #12]
}
 8003f88:	bf00      	nop
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr
 8003f94:	e000ed00 	.word	0xe000ed00

08003f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f9c:	4b04      	ldr	r3, [pc, #16]	@ (8003fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	f003 0307 	and.w	r3, r3, #7
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	db0b      	blt.n	8003fde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	f003 021f 	and.w	r2, r3, #31
 8003fcc:	4907      	ldr	r1, [pc, #28]	@ (8003fec <__NVIC_EnableIRQ+0x38>)
 8003fce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	2001      	movs	r0, #1
 8003fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	e000e100 	.word	0xe000e100

08003ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	6039      	str	r1, [r7, #0]
 8003ffa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004000:	2b00      	cmp	r3, #0
 8004002:	db0a      	blt.n	800401a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	b2da      	uxtb	r2, r3
 8004008:	490c      	ldr	r1, [pc, #48]	@ (800403c <__NVIC_SetPriority+0x4c>)
 800400a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800400e:	0112      	lsls	r2, r2, #4
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	440b      	add	r3, r1
 8004014:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004018:	e00a      	b.n	8004030 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	b2da      	uxtb	r2, r3
 800401e:	4908      	ldr	r1, [pc, #32]	@ (8004040 <__NVIC_SetPriority+0x50>)
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	3b04      	subs	r3, #4
 8004028:	0112      	lsls	r2, r2, #4
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	440b      	add	r3, r1
 800402e:	761a      	strb	r2, [r3, #24]
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	e000e100 	.word	0xe000e100
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004044:	b480      	push	{r7}
 8004046:	b089      	sub	sp, #36	@ 0x24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f1c3 0307 	rsb	r3, r3, #7
 800405e:	2b04      	cmp	r3, #4
 8004060:	bf28      	it	cs
 8004062:	2304      	movcs	r3, #4
 8004064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	3304      	adds	r3, #4
 800406a:	2b06      	cmp	r3, #6
 800406c:	d902      	bls.n	8004074 <NVIC_EncodePriority+0x30>
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	3b03      	subs	r3, #3
 8004072:	e000      	b.n	8004076 <NVIC_EncodePriority+0x32>
 8004074:	2300      	movs	r3, #0
 8004076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004078:	f04f 32ff 	mov.w	r2, #4294967295
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	43da      	mvns	r2, r3
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	401a      	ands	r2, r3
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800408c:	f04f 31ff 	mov.w	r1, #4294967295
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	fa01 f303 	lsl.w	r3, r1, r3
 8004096:	43d9      	mvns	r1, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800409c:	4313      	orrs	r3, r2
         );
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3724      	adds	r7, #36	@ 0x24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr

080040aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b082      	sub	sp, #8
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff ff4c 	bl	8003f50 <__NVIC_SetPriorityGrouping>
}
 80040b8:	bf00      	nop
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
 80040cc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040ce:	f7ff ff63 	bl	8003f98 <__NVIC_GetPriorityGrouping>
 80040d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	68b9      	ldr	r1, [r7, #8]
 80040d8:	6978      	ldr	r0, [r7, #20]
 80040da:	f7ff ffb3 	bl	8004044 <NVIC_EncodePriority>
 80040de:	4602      	mov	r2, r0
 80040e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff ff82 	bl	8003ff0 <__NVIC_SetPriority>
}
 80040ec:	bf00      	nop
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff ff56 	bl	8003fb4 <__NVIC_EnableIRQ>
}
 8004108:	bf00      	nop
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3b01      	subs	r3, #1
 800411c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004120:	d301      	bcc.n	8004126 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004122:	2301      	movs	r3, #1
 8004124:	e00d      	b.n	8004142 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004126:	4a0a      	ldr	r2, [pc, #40]	@ (8004150 <HAL_SYSTICK_Config+0x40>)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3b01      	subs	r3, #1
 800412c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800412e:	4b08      	ldr	r3, [pc, #32]	@ (8004150 <HAL_SYSTICK_Config+0x40>)
 8004130:	2200      	movs	r2, #0
 8004132:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004134:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_SYSTICK_Config+0x40>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a05      	ldr	r2, [pc, #20]	@ (8004150 <HAL_SYSTICK_Config+0x40>)
 800413a:	f043 0303 	orr.w	r3, r3, #3
 800413e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	e000e010 	.word	0xe000e010

08004154 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b04      	cmp	r3, #4
 8004160:	d844      	bhi.n	80041ec <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004162:	a201      	add	r2, pc, #4	@ (adr r2, 8004168 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004168:	0800418b 	.word	0x0800418b
 800416c:	080041a9 	.word	0x080041a9
 8004170:	080041cb 	.word	0x080041cb
 8004174:	080041ed 	.word	0x080041ed
 8004178:	0800417d 	.word	0x0800417d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800417c:	4b1f      	ldr	r3, [pc, #124]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a1e      	ldr	r2, [pc, #120]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004182:	f043 0304 	orr.w	r3, r3, #4
 8004186:	6013      	str	r3, [r2, #0]
      break;
 8004188:	e031      	b.n	80041ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800418a:	4b1c      	ldr	r3, [pc, #112]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a1b      	ldr	r2, [pc, #108]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004190:	f023 0304 	bic.w	r3, r3, #4
 8004194:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8004196:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004198:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800419c:	4a18      	ldr	r2, [pc, #96]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800419e:	f023 030c 	bic.w	r3, r3, #12
 80041a2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80041a6:	e022      	b.n	80041ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80041a8:	4b14      	ldr	r3, [pc, #80]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a13      	ldr	r2, [pc, #76]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041ae:	f023 0304 	bic.w	r3, r3, #4
 80041b2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80041b4:	4b12      	ldr	r3, [pc, #72]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041ba:	f023 030c 	bic.w	r3, r3, #12
 80041be:	4a10      	ldr	r2, [pc, #64]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041c0:	f043 0304 	orr.w	r3, r3, #4
 80041c4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80041c8:	e011      	b.n	80041ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80041ca:	4b0c      	ldr	r3, [pc, #48]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a0b      	ldr	r2, [pc, #44]	@ (80041fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041d0:	f023 0304 	bic.w	r3, r3, #4
 80041d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80041d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041dc:	f023 030c 	bic.w	r3, r3, #12
 80041e0:	4a07      	ldr	r2, [pc, #28]	@ (8004200 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041e2:	f043 0308 	orr.w	r3, r3, #8
 80041e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80041ea:	e000      	b.n	80041ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80041ec:	bf00      	nop
  }
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	e000e010 	.word	0xe000e010
 8004200:	44020c00 	.word	0x44020c00

08004204 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800420a:	4b17      	ldr	r3, [pc, #92]	@ (8004268 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0304 	and.w	r3, r3, #4
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004216:	2304      	movs	r3, #4
 8004218:	607b      	str	r3, [r7, #4]
 800421a:	e01e      	b.n	800425a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800421c:	4b13      	ldr	r3, [pc, #76]	@ (800426c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800421e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004222:	f003 030c 	and.w	r3, r3, #12
 8004226:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b08      	cmp	r3, #8
 800422c:	d00f      	beq.n	800424e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d80f      	bhi.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b04      	cmp	r3, #4
 800423e:	d003      	beq.n	8004248 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004240:	e008      	b.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004242:	2300      	movs	r3, #0
 8004244:	607b      	str	r3, [r7, #4]
        break;
 8004246:	e008      	b.n	800425a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004248:	2301      	movs	r3, #1
 800424a:	607b      	str	r3, [r7, #4]
        break;
 800424c:	e005      	b.n	800425a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800424e:	2302      	movs	r3, #2
 8004250:	607b      	str	r3, [r7, #4]
        break;
 8004252:	e002      	b.n	800425a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004254:	2300      	movs	r3, #0
 8004256:	607b      	str	r3, [r7, #4]
        break;
 8004258:	bf00      	nop
    }
  }
  return systick_source;
 800425a:	687b      	ldr	r3, [r7, #4]
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	e000e010 	.word	0xe000e010
 800426c:	44020c00 	.word	0x44020c00

08004270 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8004278:	f7fe fac4 	bl	8002804 <HAL_GetTick>
 800427c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e06b      	b.n	8004360 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d008      	beq.n	80042a6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e05c      	b.n	8004360 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	695a      	ldr	r2, [r3, #20]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0204 	orr.w	r2, r2, #4
 80042b4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2205      	movs	r2, #5
 80042ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80042be:	e020      	b.n	8004302 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80042c0:	f7fe faa0 	bl	8002804 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b05      	cmp	r3, #5
 80042cc:	d919      	bls.n	8004302 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	f043 0210 	orr.w	r2, r3, #16
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2203      	movs	r2, #3
 80042de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f2:	2201      	movs	r2, #1
 80042f4:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e02e      	b.n	8004360 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0d7      	beq.n	80042c0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695a      	ldr	r2, [r3, #20]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0202 	orr.w	r2, r2, #2
 800431e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2204      	movs	r2, #4
 8004324:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004330:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434a:	2201      	movs	r2, #1
 800434c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2200      	movs	r2, #0
 8004354:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e019      	b.n	80043ae <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d004      	beq.n	8004390 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2220      	movs	r2, #32
 800438a:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e00e      	b.n	80043ae <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2204      	movs	r2, #4
 8004394:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80043a6:	f043 0304 	orr.w	r3, r3, #4
 80043aa:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
	...

080043bc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80043ca:	e142      	b.n	8004652 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	2101      	movs	r1, #1
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	fa01 f303 	lsl.w	r3, r1, r3
 80043d8:	4013      	ands	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 8134 	beq.w	800464c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d003      	beq.n	80043f4 <HAL_GPIO_Init+0x38>
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b12      	cmp	r3, #18
 80043f2:	d125      	bne.n	8004440 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	08da      	lsrs	r2, r3, #3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3208      	adds	r2, #8
 80043fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004400:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	220f      	movs	r2, #15
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	43db      	mvns	r3, r3
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	4013      	ands	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	f003 020f 	and.w	r2, r3, #15
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	08da      	lsrs	r2, r3, #3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3208      	adds	r2, #8
 800443a:	6979      	ldr	r1, [r7, #20]
 800443c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	2203      	movs	r2, #3
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	43db      	mvns	r3, r3
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	4013      	ands	r3, r2
 8004456:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 0203 	and.w	r2, r3, #3
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d00b      	beq.n	8004494 <HAL_GPIO_Init+0xd8>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d007      	beq.n	8004494 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004488:	2b11      	cmp	r3, #17
 800448a:	d003      	beq.n	8004494 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b12      	cmp	r3, #18
 8004492:	d130      	bne.n	80044f6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	2203      	movs	r2, #3
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	43db      	mvns	r3, r3
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	4013      	ands	r3, r2
 80044aa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044ca:	2201      	movs	r2, #1
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	43db      	mvns	r3, r3
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4013      	ands	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	091b      	lsrs	r3, r3, #4
 80044e0:	f003 0201 	and.w	r2, r3, #1
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f003 0303 	and.w	r3, r3, #3
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d109      	bne.n	8004516 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800450a:	2b03      	cmp	r3, #3
 800450c:	d11b      	bne.n	8004546 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d017      	beq.n	8004546 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	2203      	movs	r2, #3
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4013      	ands	r3, r2
 800452c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d07c      	beq.n	800464c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004552:	4a47      	ldr	r2, [pc, #284]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	089b      	lsrs	r3, r3, #2
 8004558:	3318      	adds	r3, #24
 800455a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800455e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	220f      	movs	r2, #15
 800456a:	fa02 f303 	lsl.w	r3, r2, r3
 800456e:	43db      	mvns	r3, r3
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	4013      	ands	r3, r2
 8004574:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	0a9a      	lsrs	r2, r3, #10
 800457a:	4b3e      	ldr	r3, [pc, #248]	@ (8004674 <HAL_GPIO_Init+0x2b8>)
 800457c:	4013      	ands	r3, r2
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	f002 0203 	and.w	r2, r2, #3
 8004584:	00d2      	lsls	r2, r2, #3
 8004586:	4093      	lsls	r3, r2
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800458e:	4938      	ldr	r1, [pc, #224]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	089b      	lsrs	r3, r3, #2
 8004594:	3318      	adds	r3, #24
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800459c:	4b34      	ldr	r3, [pc, #208]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	43db      	mvns	r3, r3
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	4013      	ands	r3, r2
 80045aa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80045c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80045c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	43db      	mvns	r3, r3
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	4013      	ands	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80045ea:	4a21      	ldr	r2, [pc, #132]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80045f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 80045f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045f6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	43db      	mvns	r3, r3
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4013      	ands	r3, r2
 8004600:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004616:	4a16      	ldr	r2, [pc, #88]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800461e:	4b14      	ldr	r3, [pc, #80]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 8004620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004624:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	43db      	mvns	r3, r3
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	4013      	ands	r3, r2
 800462e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004644:	4a0a      	ldr	r2, [pc, #40]	@ (8004670 <HAL_GPIO_Init+0x2b4>)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	3301      	adds	r3, #1
 8004650:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	fa22 f303 	lsr.w	r3, r2, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	f47f aeb5 	bne.w	80043cc <HAL_GPIO_Init+0x10>
  }
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	44022000 	.word	0x44022000
 8004674:	002f7f7f 	.word	0x002f7f7f

08004678 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800467c:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HAL_ICACHE_Enable+0x1c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a04      	ldr	r2, [pc, #16]	@ (8004694 <HAL_ICACHE_Enable+0x1c>)
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr
 8004694:	40030400 	.word	0x40030400

08004698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b088      	sub	sp, #32
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d102      	bne.n	80046ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	f000 bc28 	b.w	8004efc <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046ac:	4b94      	ldr	r3, [pc, #592]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80046ae:	69db      	ldr	r3, [r3, #28]
 80046b0:	f003 0318 	and.w	r3, r3, #24
 80046b4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80046b6:	4b92      	ldr	r3, [pc, #584]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0310 	and.w	r3, r3, #16
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d05b      	beq.n	8004784 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d005      	beq.n	80046de <HAL_RCC_OscConfig+0x46>
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	2b18      	cmp	r3, #24
 80046d6:	d114      	bne.n	8004702 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d111      	bne.n	8004702 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d102      	bne.n	80046ec <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	f000 bc08 	b.w	8004efc <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80046ec:	4b84      	ldr	r3, [pc, #528]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	041b      	lsls	r3, r3, #16
 80046fa:	4981      	ldr	r1, [pc, #516]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8004700:	e040      	b.n	8004784 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d023      	beq.n	8004752 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800470a:	4b7d      	ldr	r3, [pc, #500]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a7c      	ldr	r2, [pc, #496]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004716:	f7fe f875 	bl	8002804 <HAL_GetTick>
 800471a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800471c:	e008      	b.n	8004730 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800471e:	f7fe f871 	bl	8002804 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e3e5      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004730:	4b73      	ldr	r3, [pc, #460]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0f0      	beq.n	800471e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800473c:	4b70      	ldr	r3, [pc, #448]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	041b      	lsls	r3, r3, #16
 800474a:	496d      	ldr	r1, [pc, #436]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800474c:	4313      	orrs	r3, r2
 800474e:	618b      	str	r3, [r1, #24]
 8004750:	e018      	b.n	8004784 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004752:	4b6b      	ldr	r3, [pc, #428]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a6a      	ldr	r2, [pc, #424]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800475c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475e:	f7fe f851 	bl	8002804 <HAL_GetTick>
 8004762:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004764:	e008      	b.n	8004778 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8004766:	f7fe f84d 	bl	8002804 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d901      	bls.n	8004778 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e3c1      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004778:	4b61      	ldr	r3, [pc, #388]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1f0      	bne.n	8004766 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 80a0 	beq.w	80048d2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	2b10      	cmp	r3, #16
 8004796:	d005      	beq.n	80047a4 <HAL_RCC_OscConfig+0x10c>
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	2b18      	cmp	r3, #24
 800479c:	d109      	bne.n	80047b2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	2b03      	cmp	r3, #3
 80047a2:	d106      	bne.n	80047b2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f040 8092 	bne.w	80048d2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e3a4      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ba:	d106      	bne.n	80047ca <HAL_RCC_OscConfig+0x132>
 80047bc:	4b50      	ldr	r3, [pc, #320]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a4f      	ldr	r2, [pc, #316]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c6:	6013      	str	r3, [r2, #0]
 80047c8:	e058      	b.n	800487c <HAL_RCC_OscConfig+0x1e4>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d112      	bne.n	80047f8 <HAL_RCC_OscConfig+0x160>
 80047d2:	4b4b      	ldr	r3, [pc, #300]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a4a      	ldr	r2, [pc, #296]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	4b48      	ldr	r3, [pc, #288]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a47      	ldr	r2, [pc, #284]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	4b45      	ldr	r3, [pc, #276]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a44      	ldr	r2, [pc, #272]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80047f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e041      	b.n	800487c <HAL_RCC_OscConfig+0x1e4>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004800:	d112      	bne.n	8004828 <HAL_RCC_OscConfig+0x190>
 8004802:	4b3f      	ldr	r3, [pc, #252]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a3e      	ldr	r2, [pc, #248]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800480c:	6013      	str	r3, [r2, #0]
 800480e:	4b3c      	ldr	r3, [pc, #240]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a3b      	ldr	r2, [pc, #236]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004814:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a38      	ldr	r2, [pc, #224]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	e029      	b.n	800487c <HAL_RCC_OscConfig+0x1e4>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004830:	d112      	bne.n	8004858 <HAL_RCC_OscConfig+0x1c0>
 8004832:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a32      	ldr	r2, [pc, #200]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	4b30      	ldr	r3, [pc, #192]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a2f      	ldr	r2, [pc, #188]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004844:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	4b2d      	ldr	r3, [pc, #180]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a2c      	ldr	r2, [pc, #176]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	e011      	b.n	800487c <HAL_RCC_OscConfig+0x1e4>
 8004858:	4b29      	ldr	r3, [pc, #164]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a28      	ldr	r2, [pc, #160]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800485e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004862:	6013      	str	r3, [r2, #0]
 8004864:	4b26      	ldr	r3, [pc, #152]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a25      	ldr	r2, [pc, #148]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 800486a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800486e:	6013      	str	r3, [r2, #0]
 8004870:	4b23      	ldr	r3, [pc, #140]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a22      	ldr	r2, [pc, #136]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 8004876:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800487a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d013      	beq.n	80048ac <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004884:	f7fd ffbe 	bl	8002804 <HAL_GetTick>
 8004888:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800488c:	f7fd ffba 	bl	8002804 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b64      	cmp	r3, #100	@ 0x64
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e32e      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489e:	4b18      	ldr	r3, [pc, #96]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0f0      	beq.n	800488c <HAL_RCC_OscConfig+0x1f4>
 80048aa:	e012      	b.n	80048d2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ac:	f7fd ffaa 	bl	8002804 <HAL_GetTick>
 80048b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80048b4:	f7fd ffa6 	bl	8002804 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b64      	cmp	r3, #100	@ 0x64
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e31a      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004900 <HAL_RCC_OscConfig+0x268>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1f0      	bne.n	80048b4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f000 809a 	beq.w	8004a14 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_RCC_OscConfig+0x25a>
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	2b18      	cmp	r3, #24
 80048ea:	d149      	bne.n	8004980 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d146      	bne.n	8004980 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d104      	bne.n	8004904 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e2fe      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
 80048fe:	bf00      	nop
 8004900:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d11c      	bne.n	8004944 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800490a:	4b9a      	ldr	r3, [pc, #616]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0218 	and.w	r2, r3, #24
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	429a      	cmp	r2, r3
 8004918:	d014      	beq.n	8004944 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800491a:	4b96      	ldr	r3, [pc, #600]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 0218 	bic.w	r2, r3, #24
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	4993      	ldr	r1, [pc, #588]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004928:	4313      	orrs	r3, r2
 800492a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800492c:	f000 fdd0 	bl	80054d0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004930:	4b91      	ldr	r3, [pc, #580]	@ (8004b78 <HAL_RCC_OscConfig+0x4e0>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4618      	mov	r0, r3
 8004936:	f7fd fedb 	bl	80026f0 <HAL_InitTick>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e2db      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fd ff5e 	bl	8002804 <HAL_GetTick>
 8004948:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800494c:	f7fd ff5a 	bl	8002804 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e2ce      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800495e:	4b85      	ldr	r3, [pc, #532]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0f0      	beq.n	800494c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800496a:	4b82      	ldr	r3, [pc, #520]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	041b      	lsls	r3, r3, #16
 8004978:	497e      	ldr	r1, [pc, #504]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800497a:	4313      	orrs	r3, r2
 800497c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800497e:	e049      	b.n	8004a14 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d02c      	beq.n	80049e2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004988:	4b7a      	ldr	r3, [pc, #488]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f023 0218 	bic.w	r2, r3, #24
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	4977      	ldr	r1, [pc, #476]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800499a:	4b76      	ldr	r3, [pc, #472]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a75      	ldr	r2, [pc, #468]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049a0:	f043 0301 	orr.w	r3, r3, #1
 80049a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a6:	f7fd ff2d 	bl	8002804 <HAL_GetTick>
 80049aa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ac:	e008      	b.n	80049c0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80049ae:	f7fd ff29 	bl	8002804 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e29d      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049c0:	4b6c      	ldr	r3, [pc, #432]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80049cc:	4b69      	ldr	r3, [pc, #420]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	041b      	lsls	r3, r3, #16
 80049da:	4966      	ldr	r1, [pc, #408]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	610b      	str	r3, [r1, #16]
 80049e0:	e018      	b.n	8004a14 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e2:	4b64      	ldr	r3, [pc, #400]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a63      	ldr	r2, [pc, #396]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 80049e8:	f023 0301 	bic.w	r3, r3, #1
 80049ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ee:	f7fd ff09 	bl	8002804 <HAL_GetTick>
 80049f2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80049f6:	f7fd ff05 	bl	8002804 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e279      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a08:	4b5a      	ldr	r3, [pc, #360]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1f0      	bne.n	80049f6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0308 	and.w	r3, r3, #8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d03c      	beq.n	8004a9a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01c      	beq.n	8004a62 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a28:	4b52      	ldr	r3, [pc, #328]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a2e:	4a51      	ldr	r2, [pc, #324]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a38:	f7fd fee4 	bl	8002804 <HAL_GetTick>
 8004a3c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004a40:	f7fd fee0 	bl	8002804 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e254      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004a52:	4b48      	ldr	r3, [pc, #288]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0ef      	beq.n	8004a40 <HAL_RCC_OscConfig+0x3a8>
 8004a60:	e01b      	b.n	8004a9a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a62:	4b44      	ldr	r3, [pc, #272]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a68:	4a42      	ldr	r2, [pc, #264]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a72:	f7fd fec7 	bl	8002804 <HAL_GetTick>
 8004a76:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a78:	e008      	b.n	8004a8c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004a7a:	f7fd fec3 	bl	8002804 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e237      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a8c:	4b39      	ldr	r3, [pc, #228]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004a8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1ef      	bne.n	8004a7a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0304 	and.w	r3, r3, #4
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 80d2 	beq.w	8004c4c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004aa8:	4b34      	ldr	r3, [pc, #208]	@ (8004b7c <HAL_RCC_OscConfig+0x4e4>)
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d118      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004ab4:	4b31      	ldr	r3, [pc, #196]	@ (8004b7c <HAL_RCC_OscConfig+0x4e4>)
 8004ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab8:	4a30      	ldr	r2, [pc, #192]	@ (8004b7c <HAL_RCC_OscConfig+0x4e4>)
 8004aba:	f043 0301 	orr.w	r3, r3, #1
 8004abe:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ac0:	f7fd fea0 	bl	8002804 <HAL_GetTick>
 8004ac4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac8:	f7fd fe9c 	bl	8002804 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e210      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004ada:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <HAL_RCC_OscConfig+0x4e4>)
 8004adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d108      	bne.n	8004b00 <HAL_RCC_OscConfig+0x468>
 8004aee:	4b21      	ldr	r3, [pc, #132]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004af0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004af4:	4a1f      	ldr	r2, [pc, #124]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004af6:	f043 0301 	orr.w	r3, r3, #1
 8004afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004afe:	e074      	b.n	8004bea <HAL_RCC_OscConfig+0x552>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d118      	bne.n	8004b3a <HAL_RCC_OscConfig+0x4a2>
 8004b08:	4b1a      	ldr	r3, [pc, #104]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b0e:	4a19      	ldr	r2, [pc, #100]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b18:	4b16      	ldr	r3, [pc, #88]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b1e:	4a15      	ldr	r2, [pc, #84]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b28:	4b12      	ldr	r3, [pc, #72]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b2e:	4a11      	ldr	r2, [pc, #68]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b30:	f023 0304 	bic.w	r3, r3, #4
 8004b34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b38:	e057      	b.n	8004bea <HAL_RCC_OscConfig+0x552>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b05      	cmp	r3, #5
 8004b40:	d11e      	bne.n	8004b80 <HAL_RCC_OscConfig+0x4e8>
 8004b42:	4b0c      	ldr	r3, [pc, #48]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b48:	4a0a      	ldr	r2, [pc, #40]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b4a:	f043 0304 	orr.w	r3, r3, #4
 8004b4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b52:	4b08      	ldr	r3, [pc, #32]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b58:	4a06      	ldr	r2, [pc, #24]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b62:	4b04      	ldr	r3, [pc, #16]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b68:	4a02      	ldr	r2, [pc, #8]	@ (8004b74 <HAL_RCC_OscConfig+0x4dc>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b72:	e03a      	b.n	8004bea <HAL_RCC_OscConfig+0x552>
 8004b74:	44020c00 	.word	0x44020c00
 8004b78:	20000004 	.word	0x20000004
 8004b7c:	44020800 	.word	0x44020800
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b85      	cmp	r3, #133	@ 0x85
 8004b86:	d118      	bne.n	8004bba <HAL_RCC_OscConfig+0x522>
 8004b88:	4ba2      	ldr	r3, [pc, #648]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b8e:	4aa1      	ldr	r2, [pc, #644]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004b90:	f043 0304 	orr.w	r3, r3, #4
 8004b94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b98:	4b9e      	ldr	r3, [pc, #632]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b9e:	4a9d      	ldr	r2, [pc, #628]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004ba0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ba4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004ba8:	4b9a      	ldr	r3, [pc, #616]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bae:	4a99      	ldr	r2, [pc, #612]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bb0:	f043 0301 	orr.w	r3, r3, #1
 8004bb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bb8:	e017      	b.n	8004bea <HAL_RCC_OscConfig+0x552>
 8004bba:	4b96      	ldr	r3, [pc, #600]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bc0:	4a94      	ldr	r2, [pc, #592]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bca:	4b92      	ldr	r3, [pc, #584]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd0:	4a90      	ldr	r2, [pc, #576]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bd2:	f023 0304 	bic.w	r3, r3, #4
 8004bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bda:	4b8e      	ldr	r3, [pc, #568]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004be0:	4a8c      	ldr	r2, [pc, #560]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004be2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004be6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d016      	beq.n	8004c20 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf2:	f7fd fe07 	bl	8002804 <HAL_GetTick>
 8004bf6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bf8:	e00a      	b.n	8004c10 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bfa:	f7fd fe03 	bl	8002804 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e175      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c10:	4b80      	ldr	r3, [pc, #512]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0ed      	beq.n	8004bfa <HAL_RCC_OscConfig+0x562>
 8004c1e:	e015      	b.n	8004c4c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c20:	f7fd fdf0 	bl	8002804 <HAL_GetTick>
 8004c24:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c26:	e00a      	b.n	8004c3e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c28:	f7fd fdec 	bl	8002804 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e15e      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c3e:	4b75      	ldr	r3, [pc, #468]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1ed      	bne.n	8004c28 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0320 	and.w	r3, r3, #32
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d036      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d019      	beq.n	8004c94 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c60:	4b6c      	ldr	r3, [pc, #432]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a6b      	ldr	r2, [pc, #428]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6c:	f7fd fdca 	bl	8002804 <HAL_GetTick>
 8004c70:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004c74:	f7fd fdc6 	bl	8002804 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e13a      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c86:	4b63      	ldr	r3, [pc, #396]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0x5dc>
 8004c92:	e018      	b.n	8004cc6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c94:	4b5f      	ldr	r3, [pc, #380]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a5e      	ldr	r2, [pc, #376]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004c9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca0:	f7fd fdb0 	bl	8002804 <HAL_GetTick>
 8004ca4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004ca8:	f7fd fdac 	bl	8002804 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e120      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004cba:	4b56      	ldr	r3, [pc, #344]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 8115 	beq.w	8004efa <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	2b18      	cmp	r3, #24
 8004cd4:	f000 80af 	beq.w	8004e36 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	f040 8086 	bne.w	8004dee <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004ce2:	4b4c      	ldr	r3, [pc, #304]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a4b      	ldr	r2, [pc, #300]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004ce8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cee:	f7fd fd89 	bl	8002804 <HAL_GetTick>
 8004cf2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004cf4:	e008      	b.n	8004d08 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004cf6:	f7fd fd85 	bl	8002804 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e0f9      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004d08:	4b42      	ldr	r3, [pc, #264]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1f0      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004d14:	4b3f      	ldr	r3, [pc, #252]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d18:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d1c:	f023 0303 	bic.w	r3, r3, #3
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d28:	0212      	lsls	r2, r2, #8
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	4939      	ldr	r1, [pc, #228]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d36:	3b01      	subs	r3, #1
 8004d38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d40:	3b01      	subs	r3, #1
 8004d42:	025b      	lsls	r3, r3, #9
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	041b      	lsls	r3, r3, #16
 8004d50:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	061b      	lsls	r3, r3, #24
 8004d5e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d62:	492c      	ldr	r1, [pc, #176]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004d68:	4b2a      	ldr	r3, [pc, #168]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6c:	4a29      	ldr	r2, [pc, #164]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d6e:	f023 0310 	bic.w	r3, r3, #16
 8004d72:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d78:	4a26      	ldr	r2, [pc, #152]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004d7e:	4b25      	ldr	r3, [pc, #148]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d82:	4a24      	ldr	r2, [pc, #144]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d84:	f043 0310 	orr.w	r3, r3, #16
 8004d88:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004d8a:	4b22      	ldr	r3, [pc, #136]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8e:	f023 020c 	bic.w	r2, r3, #12
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d96:	491f      	ldr	r1, [pc, #124]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da0:	f023 0220 	bic.w	r2, r3, #32
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004da8:	491a      	ldr	r1, [pc, #104]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004dae:	4b19      	ldr	r3, [pc, #100]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db2:	4a18      	ldr	r2, [pc, #96]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004dba:	4b16      	ldr	r3, [pc, #88]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a15      	ldr	r2, [pc, #84]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004dc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc6:	f7fd fd1d 	bl	8002804 <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004dce:	f7fd fd19 	bl	8002804 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e08d      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004de0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x736>
 8004dec:	e085      	b.n	8004efa <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004dee:	4b09      	ldr	r3, [pc, #36]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a08      	ldr	r2, [pc, #32]	@ (8004e14 <HAL_RCC_OscConfig+0x77c>)
 8004df4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfa:	f7fd fd03 	bl	8002804 <HAL_GetTick>
 8004dfe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004e02:	f7fd fcff 	bl	8002804 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d903      	bls.n	8004e18 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e073      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
 8004e14:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004e18:	4b3a      	ldr	r3, [pc, #232]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1ee      	bne.n	8004e02 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004e24:	4b37      	ldr	r3, [pc, #220]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e28:	4a36      	ldr	r2, [pc, #216]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004e2a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	6293      	str	r3, [r2, #40]	@ 0x28
 8004e34:	e061      	b.n	8004efa <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004e36:	4b33      	ldr	r3, [pc, #204]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004e3c:	4b31      	ldr	r3, [pc, #196]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e40:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d031      	beq.n	8004eae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	f003 0203 	and.w	r2, r3, #3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d12a      	bne.n	8004eae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d122      	bne.n	8004eae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e72:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d11a      	bne.n	8004eae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	0a5b      	lsrs	r3, r3, #9
 8004e7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e84:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d111      	bne.n	8004eae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	0c1b      	lsrs	r3, r3, #16
 8004e8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e96:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d108      	bne.n	8004eae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	0e1b      	lsrs	r3, r3, #24
 8004ea0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d001      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e024      	b.n	8004efc <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004eb2:	4b14      	ldr	r3, [pc, #80]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb6:	08db      	lsrs	r3, r3, #3
 8004eb8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d01a      	beq.n	8004efa <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004eca:	f023 0310 	bic.w	r3, r3, #16
 8004ece:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed0:	f7fd fc98 	bl	8002804 <HAL_GetTick>
 8004ed4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004ed6:	bf00      	nop
 8004ed8:	f7fd fc94 	bl	8002804 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d0f9      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee8:	4a06      	ldr	r2, [pc, #24]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004eee:	4b05      	ldr	r3, [pc, #20]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef2:	4a04      	ldr	r2, [pc, #16]	@ (8004f04 <HAL_RCC_OscConfig+0x86c>)
 8004ef4:	f043 0310 	orr.w	r3, r3, #16
 8004ef8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3720      	adds	r7, #32
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	44020c00 	.word	0x44020c00

08004f08 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e19e      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f1c:	4b83      	ldr	r3, [pc, #524]	@ (800512c <HAL_RCC_ClockConfig+0x224>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d910      	bls.n	8004f4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2a:	4b80      	ldr	r3, [pc, #512]	@ (800512c <HAL_RCC_ClockConfig+0x224>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f023 020f 	bic.w	r2, r3, #15
 8004f32:	497e      	ldr	r1, [pc, #504]	@ (800512c <HAL_RCC_ClockConfig+0x224>)
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3a:	4b7c      	ldr	r3, [pc, #496]	@ (800512c <HAL_RCC_ClockConfig+0x224>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d001      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e186      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0310 	and.w	r3, r3, #16
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d012      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	695a      	ldr	r2, [r3, #20]
 8004f5c:	4b74      	ldr	r3, [pc, #464]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	0a1b      	lsrs	r3, r3, #8
 8004f62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d909      	bls.n	8004f7e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004f6a:	4b71      	ldr	r3, [pc, #452]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	496d      	ldr	r1, [pc, #436]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d012      	beq.n	8004fb0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	4b68      	ldr	r3, [pc, #416]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	091b      	lsrs	r3, r3, #4
 8004f94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d909      	bls.n	8004fb0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004f9c:	4b64      	ldr	r3, [pc, #400]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	4961      	ldr	r1, [pc, #388]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d010      	beq.n	8004fde <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	4b5b      	ldr	r3, [pc, #364]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d908      	bls.n	8004fde <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004fcc:	4b58      	ldr	r3, [pc, #352]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	4955      	ldr	r1, [pc, #340]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d010      	beq.n	800500c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	4b50      	ldr	r3, [pc, #320]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d908      	bls.n	800500c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004ffa:	4b4d      	ldr	r3, [pc, #308]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 020f 	bic.w	r2, r3, #15
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	494a      	ldr	r1, [pc, #296]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005008:	4313      	orrs	r3, r2
 800500a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 8093 	beq.w	8005140 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b03      	cmp	r3, #3
 8005020:	d107      	bne.n	8005032 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005022:	4b43      	ldr	r3, [pc, #268]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d121      	bne.n	8005072 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e113      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b02      	cmp	r3, #2
 8005038:	d107      	bne.n	800504a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800503a:	4b3d      	ldr	r3, [pc, #244]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d115      	bne.n	8005072 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e107      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d107      	bne.n	8005062 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005052:	4b37      	ldr	r3, [pc, #220]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800505a:	2b00      	cmp	r3, #0
 800505c:	d109      	bne.n	8005072 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e0fb      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005062:	4b33      	ldr	r3, [pc, #204]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e0f3      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8005072:	4b2f      	ldr	r3, [pc, #188]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f023 0203 	bic.w	r2, r3, #3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	492c      	ldr	r1, [pc, #176]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005080:	4313      	orrs	r3, r2
 8005082:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005084:	f7fd fbbe 	bl	8002804 <HAL_GetTick>
 8005088:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b03      	cmp	r3, #3
 8005090:	d112      	bne.n	80050b8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005092:	e00a      	b.n	80050aa <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005094:	f7fd fbb6 	bl	8002804 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e0d7      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050aa:	4b21      	ldr	r3, [pc, #132]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	f003 0318 	and.w	r3, r3, #24
 80050b2:	2b18      	cmp	r3, #24
 80050b4:	d1ee      	bne.n	8005094 <HAL_RCC_ClockConfig+0x18c>
 80050b6:	e043      	b.n	8005140 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d112      	bne.n	80050e6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050c0:	e00a      	b.n	80050d8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80050c2:	f7fd fb9f 	bl	8002804 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e0c0      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050d8:	4b15      	ldr	r3, [pc, #84]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	f003 0318 	and.w	r3, r3, #24
 80050e0:	2b10      	cmp	r3, #16
 80050e2:	d1ee      	bne.n	80050c2 <HAL_RCC_ClockConfig+0x1ba>
 80050e4:	e02c      	b.n	8005140 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d122      	bne.n	8005134 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80050ee:	e00a      	b.n	8005106 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80050f0:	f7fd fb88 	bl	8002804 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050fe:	4293      	cmp	r3, r2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e0a9      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005106:	4b0a      	ldr	r3, [pc, #40]	@ (8005130 <HAL_RCC_ClockConfig+0x228>)
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	f003 0318 	and.w	r3, r3, #24
 800510e:	2b08      	cmp	r3, #8
 8005110:	d1ee      	bne.n	80050f0 <HAL_RCC_ClockConfig+0x1e8>
 8005112:	e015      	b.n	8005140 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005114:	f7fd fb76 	bl	8002804 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d906      	bls.n	8005134 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e097      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
 800512a:	bf00      	nop
 800512c:	40022000 	.word	0x40022000
 8005130:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005134:	4b4b      	ldr	r3, [pc, #300]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	f003 0318 	and.w	r3, r3, #24
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e9      	bne.n	8005114 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d010      	beq.n	800516e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	4b44      	ldr	r3, [pc, #272]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f003 030f 	and.w	r3, r3, #15
 8005158:	429a      	cmp	r2, r3
 800515a:	d208      	bcs.n	800516e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800515c:	4b41      	ldr	r3, [pc, #260]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 800515e:	6a1b      	ldr	r3, [r3, #32]
 8005160:	f023 020f 	bic.w	r2, r3, #15
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	493e      	ldr	r1, [pc, #248]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 800516a:	4313      	orrs	r3, r2
 800516c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800516e:	4b3e      	ldr	r3, [pc, #248]	@ (8005268 <HAL_RCC_ClockConfig+0x360>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d210      	bcs.n	800519e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800517c:	4b3a      	ldr	r3, [pc, #232]	@ (8005268 <HAL_RCC_ClockConfig+0x360>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f023 020f 	bic.w	r2, r3, #15
 8005184:	4938      	ldr	r1, [pc, #224]	@ (8005268 <HAL_RCC_ClockConfig+0x360>)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800518c:	4b36      	ldr	r3, [pc, #216]	@ (8005268 <HAL_RCC_ClockConfig+0x360>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d001      	beq.n	800519e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e05d      	b.n	800525a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d010      	beq.n	80051cc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	4b2d      	ldr	r3, [pc, #180]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d208      	bcs.n	80051cc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80051ba:	4b2a      	ldr	r3, [pc, #168]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051bc:	6a1b      	ldr	r3, [r3, #32]
 80051be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	4927      	ldr	r1, [pc, #156]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d012      	beq.n	80051fe <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691a      	ldr	r2, [r3, #16]
 80051dc:	4b21      	ldr	r3, [pc, #132]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	091b      	lsrs	r3, r3, #4
 80051e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d209      	bcs.n	80051fe <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80051ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	491a      	ldr	r1, [pc, #104]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0310 	and.w	r3, r3, #16
 8005206:	2b00      	cmp	r3, #0
 8005208:	d012      	beq.n	8005230 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695a      	ldr	r2, [r3, #20]
 800520e:	4b15      	ldr	r3, [pc, #84]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	0a1b      	lsrs	r3, r3, #8
 8005214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005218:	429a      	cmp	r2, r3
 800521a:	d209      	bcs.n	8005230 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800521c:	4b11      	ldr	r3, [pc, #68]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	021b      	lsls	r3, r3, #8
 800522a:	490e      	ldr	r1, [pc, #56]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 800522c:	4313      	orrs	r3, r2
 800522e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005230:	f000 f822 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b0b      	ldr	r3, [pc, #44]	@ (8005264 <HAL_RCC_ClockConfig+0x35c>)
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	490b      	ldr	r1, [pc, #44]	@ (800526c <HAL_RCC_ClockConfig+0x364>)
 8005240:	5ccb      	ldrb	r3, [r1, r3]
 8005242:	fa22 f303 	lsr.w	r3, r2, r3
 8005246:	4a0a      	ldr	r2, [pc, #40]	@ (8005270 <HAL_RCC_ClockConfig+0x368>)
 8005248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800524a:	4b0a      	ldr	r3, [pc, #40]	@ (8005274 <HAL_RCC_ClockConfig+0x36c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4618      	mov	r0, r3
 8005250:	f7fd fa4e 	bl	80026f0 <HAL_InitTick>
 8005254:	4603      	mov	r3, r0
 8005256:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8005258:	7afb      	ldrb	r3, [r7, #11]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	44020c00 	.word	0x44020c00
 8005268:	40022000 	.word	0x40022000
 800526c:	08012054 	.word	0x08012054
 8005270:	20000000 	.word	0x20000000
 8005274:	20000004 	.word	0x20000004

08005278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005278:	b480      	push	{r7}
 800527a:	b089      	sub	sp, #36	@ 0x24
 800527c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800527e:	4b8c      	ldr	r3, [pc, #560]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	f003 0318 	and.w	r3, r3, #24
 8005286:	2b08      	cmp	r3, #8
 8005288:	d102      	bne.n	8005290 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800528a:	4b8a      	ldr	r3, [pc, #552]	@ (80054b4 <HAL_RCC_GetSysClockFreq+0x23c>)
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	e107      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005290:	4b87      	ldr	r3, [pc, #540]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	f003 0318 	and.w	r3, r3, #24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d112      	bne.n	80052c2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800529c:	4b84      	ldr	r3, [pc, #528]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0320 	and.w	r3, r3, #32
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d009      	beq.n	80052bc <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052a8:	4b81      	ldr	r3, [pc, #516]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	08db      	lsrs	r3, r3, #3
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	4a81      	ldr	r2, [pc, #516]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x240>)
 80052b4:	fa22 f303 	lsr.w	r3, r2, r3
 80052b8:	61fb      	str	r3, [r7, #28]
 80052ba:	e0f1      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80052bc:	4b7e      	ldr	r3, [pc, #504]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x240>)
 80052be:	61fb      	str	r3, [r7, #28]
 80052c0:	e0ee      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80052c2:	4b7b      	ldr	r3, [pc, #492]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	f003 0318 	and.w	r3, r3, #24
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d102      	bne.n	80052d4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052ce:	4b7b      	ldr	r3, [pc, #492]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x244>)
 80052d0:	61fb      	str	r3, [r7, #28]
 80052d2:	e0e5      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d4:	4b76      	ldr	r3, [pc, #472]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052d6:	69db      	ldr	r3, [r3, #28]
 80052d8:	f003 0318 	and.w	r3, r3, #24
 80052dc:	2b18      	cmp	r3, #24
 80052de:	f040 80dd 	bne.w	800549c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80052e2:	4b73      	ldr	r3, [pc, #460]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80052ec:	4b70      	ldr	r3, [pc, #448]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f0:	0a1b      	lsrs	r3, r3, #8
 80052f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052f6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80052f8:	4b6d      	ldr	r3, [pc, #436]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80052fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fc:	091b      	lsrs	r3, r3, #4
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005304:	4b6a      	ldr	r3, [pc, #424]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005308:	08db      	lsrs	r3, r3, #3
 800530a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	fb02 f303 	mul.w	r3, r2, r3
 8005314:	ee07 3a90 	vmov	s15, r3
 8005318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800531c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 80b7 	beq.w	8005496 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d003      	beq.n	8005336 <HAL_RCC_GetSysClockFreq+0xbe>
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b03      	cmp	r3, #3
 8005332:	d056      	beq.n	80053e2 <HAL_RCC_GetSysClockFreq+0x16a>
 8005334:	e077      	b.n	8005426 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005336:	4b5e      	ldr	r3, [pc, #376]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0320 	and.w	r3, r3, #32
 800533e:	2b00      	cmp	r3, #0
 8005340:	d02d      	beq.n	800539e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005342:	4b5b      	ldr	r3, [pc, #364]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	08db      	lsrs	r3, r3, #3
 8005348:	f003 0303 	and.w	r3, r3, #3
 800534c:	4a5a      	ldr	r2, [pc, #360]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800534e:	fa22 f303 	lsr.w	r3, r2, r3
 8005352:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	ee07 3a90 	vmov	s15, r3
 800535a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	ee07 3a90 	vmov	s15, r3
 8005364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005368:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800536c:	4b50      	ldr	r3, [pc, #320]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800536e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005374:	ee07 3a90 	vmov	s15, r3
 8005378:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800537c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005380:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80054c0 <HAL_RCC_GetSysClockFreq+0x248>
 8005384:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005388:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800538c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005390:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005398:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800539c:	e065      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	ee07 3a90 	vmov	s15, r3
 80053a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053a8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80054c4 <HAL_RCC_GetSysClockFreq+0x24c>
 80053ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053b0:	4b3f      	ldr	r3, [pc, #252]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80053b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b8:	ee07 3a90 	vmov	s15, r3
 80053bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80053c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80053c4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80054c0 <HAL_RCC_GetSysClockFreq+0x248>
 80053c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80053d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053dc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80053e0:	e043      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	ee07 3a90 	vmov	s15, r3
 80053e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ec:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80054c8 <HAL_RCC_GetSysClockFreq+0x250>
 80053f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053f4:	4b2e      	ldr	r3, [pc, #184]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80053f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053fc:	ee07 3a90 	vmov	s15, r3
 8005400:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005404:	ed97 6a02 	vldr	s12, [r7, #8]
 8005408:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80054c0 <HAL_RCC_GetSysClockFreq+0x248>
 800540c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005410:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005414:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005418:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800541c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005420:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8005424:	e021      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	ee07 3a90 	vmov	s15, r3
 800542c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005430:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80054cc <HAL_RCC_GetSysClockFreq+0x254>
 8005434:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005438:	4b1d      	ldr	r3, [pc, #116]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800543a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800543c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005440:	ee07 3a90 	vmov	s15, r3
 8005444:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005448:	ed97 6a02 	vldr	s12, [r7, #8]
 800544c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80054c0 <HAL_RCC_GetSysClockFreq+0x248>
 8005450:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005454:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005458:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800545c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005464:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005468:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800546a:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800546c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800546e:	0a5b      	lsrs	r3, r3, #9
 8005470:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005474:	3301      	adds	r3, #1
 8005476:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	ee07 3a90 	vmov	s15, r3
 800547e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005482:	edd7 6a06 	vldr	s13, [r7, #24]
 8005486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800548a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800548e:	ee17 3a90 	vmov	r3, s15
 8005492:	61fb      	str	r3, [r7, #28]
 8005494:	e004      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8005496:	2300      	movs	r3, #0
 8005498:	61fb      	str	r3, [r7, #28]
 800549a:	e001      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800549c:	4b06      	ldr	r3, [pc, #24]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800549e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80054a0:	69fb      	ldr	r3, [r7, #28]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3724      	adds	r7, #36	@ 0x24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	44020c00 	.word	0x44020c00
 80054b4:	003d0900 	.word	0x003d0900
 80054b8:	03d09000 	.word	0x03d09000
 80054bc:	017d7840 	.word	0x017d7840
 80054c0:	46000000 	.word	0x46000000
 80054c4:	4c742400 	.word	0x4c742400
 80054c8:	4bbebc20 	.word	0x4bbebc20
 80054cc:	4a742400 	.word	0x4a742400

080054d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80054d4:	f7ff fed0 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 80054d8:	4602      	mov	r2, r0
 80054da:	4b08      	ldr	r3, [pc, #32]	@ (80054fc <HAL_RCC_GetHCLKFreq+0x2c>)
 80054dc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80054de:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80054e2:	4907      	ldr	r1, [pc, #28]	@ (8005500 <HAL_RCC_GetHCLKFreq+0x30>)
 80054e4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80054e6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80054ea:	fa22 f303 	lsr.w	r3, r2, r3
 80054ee:	4a05      	ldr	r2, [pc, #20]	@ (8005504 <HAL_RCC_GetHCLKFreq+0x34>)
 80054f0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80054f2:	4b04      	ldr	r3, [pc, #16]	@ (8005504 <HAL_RCC_GetHCLKFreq+0x34>)
 80054f4:	681b      	ldr	r3, [r3, #0]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	44020c00 	.word	0x44020c00
 8005500:	08012054 	.word	0x08012054
 8005504:	20000000 	.word	0x20000000

08005508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800550c:	f7ff ffe0 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b06      	ldr	r3, [pc, #24]	@ (800552c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	091b      	lsrs	r3, r3, #4
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4904      	ldr	r1, [pc, #16]	@ (8005530 <HAL_RCC_GetPCLK1Freq+0x28>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005528:	4618      	mov	r0, r3
 800552a:	bd80      	pop	{r7, pc}
 800552c:	44020c00 	.word	0x44020c00
 8005530:	08012064 	.word	0x08012064

08005534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8005538:	f7ff ffca 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 800553c:	4602      	mov	r2, r0
 800553e:	4b06      	ldr	r3, [pc, #24]	@ (8005558 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	0a1b      	lsrs	r3, r3, #8
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	4904      	ldr	r1, [pc, #16]	@ (800555c <HAL_RCC_GetPCLK2Freq+0x28>)
 800554a:	5ccb      	ldrb	r3, [r1, r3]
 800554c:	f003 031f 	and.w	r3, r3, #31
 8005550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005554:	4618      	mov	r0, r3
 8005556:	bd80      	pop	{r7, pc}
 8005558:	44020c00 	.word	0x44020c00
 800555c:	08012064 	.word	0x08012064

08005560 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8005564:	f7ff ffb4 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 8005568:	4602      	mov	r2, r0
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <HAL_RCC_GetPCLK3Freq+0x24>)
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	0b1b      	lsrs	r3, r3, #12
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	4904      	ldr	r1, [pc, #16]	@ (8005588 <HAL_RCC_GetPCLK3Freq+0x28>)
 8005576:	5ccb      	ldrb	r3, [r1, r3]
 8005578:	f003 031f 	and.w	r3, r3, #31
 800557c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005580:	4618      	mov	r0, r3
 8005582:	bd80      	pop	{r7, pc}
 8005584:	44020c00 	.word	0x44020c00
 8005588:	08012064 	.word	0x08012064

0800558c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800558c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005590:	b0d8      	sub	sp, #352	@ 0x160
 8005592:	af00      	add	r7, sp, #0
 8005594:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005598:	2300      	movs	r3, #0
 800559a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800559e:	2300      	movs	r3, #0
 80055a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ac:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80055b0:	2500      	movs	r5, #0
 80055b2:	ea54 0305 	orrs.w	r3, r4, r5
 80055b6:	d00b      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80055b8:	4bcd      	ldr	r3, [pc, #820]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80055ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055be:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80055c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c8:	4ac9      	ldr	r2, [pc, #804]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80055ca:	430b      	orrs	r3, r1
 80055cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f002 0801 	and.w	r8, r2, #1
 80055dc:	f04f 0900 	mov.w	r9, #0
 80055e0:	ea58 0309 	orrs.w	r3, r8, r9
 80055e4:	d042      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80055e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ec:	2b05      	cmp	r3, #5
 80055ee:	d823      	bhi.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80055f0:	a201      	add	r2, pc, #4	@ (adr r2, 80055f8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80055f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f6:	bf00      	nop
 80055f8:	08005641 	.word	0x08005641
 80055fc:	08005611 	.word	0x08005611
 8005600:	08005625 	.word	0x08005625
 8005604:	08005641 	.word	0x08005641
 8005608:	08005641 	.word	0x08005641
 800560c:	08005641 	.word	0x08005641
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005610:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005614:	3308      	adds	r3, #8
 8005616:	4618      	mov	r0, r3
 8005618:	f004 fee0 	bl	800a3dc <RCCEx_PLL2_Config>
 800561c:	4603      	mov	r3, r0
 800561e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8005622:	e00e      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005624:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005628:	3330      	adds	r3, #48	@ 0x30
 800562a:	4618      	mov	r0, r3
 800562c:	f004 ff6e 	bl	800a50c <RCCEx_PLL3_Config>
 8005630:	4603      	mov	r3, r0
 8005632:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8005636:	e004      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800563e:	e000      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8005640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005642:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10c      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800564a:	4ba9      	ldr	r3, [pc, #676]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800564c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005650:	f023 0107 	bic.w	r1, r3, #7
 8005654:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800565a:	4aa5      	ldr	r2, [pc, #660]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800565c:	430b      	orrs	r3, r1
 800565e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005662:	e003      	b.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005664:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005668:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800566c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005674:	f002 0a02 	and.w	sl, r2, #2
 8005678:	f04f 0b00 	mov.w	fp, #0
 800567c:	ea5a 030b 	orrs.w	r3, sl, fp
 8005680:	f000 8088 	beq.w	8005794 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8005684:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800568a:	2b28      	cmp	r3, #40	@ 0x28
 800568c:	d868      	bhi.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800568e:	a201      	add	r2, pc, #4	@ (adr r2, 8005694 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005694:	08005769 	.word	0x08005769
 8005698:	08005761 	.word	0x08005761
 800569c:	08005761 	.word	0x08005761
 80056a0:	08005761 	.word	0x08005761
 80056a4:	08005761 	.word	0x08005761
 80056a8:	08005761 	.word	0x08005761
 80056ac:	08005761 	.word	0x08005761
 80056b0:	08005761 	.word	0x08005761
 80056b4:	08005739 	.word	0x08005739
 80056b8:	08005761 	.word	0x08005761
 80056bc:	08005761 	.word	0x08005761
 80056c0:	08005761 	.word	0x08005761
 80056c4:	08005761 	.word	0x08005761
 80056c8:	08005761 	.word	0x08005761
 80056cc:	08005761 	.word	0x08005761
 80056d0:	08005761 	.word	0x08005761
 80056d4:	0800574d 	.word	0x0800574d
 80056d8:	08005761 	.word	0x08005761
 80056dc:	08005761 	.word	0x08005761
 80056e0:	08005761 	.word	0x08005761
 80056e4:	08005761 	.word	0x08005761
 80056e8:	08005761 	.word	0x08005761
 80056ec:	08005761 	.word	0x08005761
 80056f0:	08005761 	.word	0x08005761
 80056f4:	08005769 	.word	0x08005769
 80056f8:	08005761 	.word	0x08005761
 80056fc:	08005761 	.word	0x08005761
 8005700:	08005761 	.word	0x08005761
 8005704:	08005761 	.word	0x08005761
 8005708:	08005761 	.word	0x08005761
 800570c:	08005761 	.word	0x08005761
 8005710:	08005761 	.word	0x08005761
 8005714:	08005769 	.word	0x08005769
 8005718:	08005761 	.word	0x08005761
 800571c:	08005761 	.word	0x08005761
 8005720:	08005761 	.word	0x08005761
 8005724:	08005761 	.word	0x08005761
 8005728:	08005761 	.word	0x08005761
 800572c:	08005761 	.word	0x08005761
 8005730:	08005761 	.word	0x08005761
 8005734:	08005769 	.word	0x08005769
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005738:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800573c:	3308      	adds	r3, #8
 800573e:	4618      	mov	r0, r3
 8005740:	f004 fe4c 	bl	800a3dc <RCCEx_PLL2_Config>
 8005744:	4603      	mov	r3, r0
 8005746:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800574a:	e00e      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800574c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005750:	3330      	adds	r3, #48	@ 0x30
 8005752:	4618      	mov	r0, r3
 8005754:	f004 feda 	bl	800a50c <RCCEx_PLL3_Config>
 8005758:	4603      	mov	r3, r0
 800575a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800575e:	e004      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005766:	e000      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8005768:	bf00      	nop
    }

    if (ret == HAL_OK)
 800576a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10c      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005772:	4b5f      	ldr	r3, [pc, #380]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005774:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005778:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800577c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005782:	4a5b      	ldr	r2, [pc, #364]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005784:	430b      	orrs	r3, r1
 8005786:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800578a:	e003      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800578c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005790:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005794:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f002 0304 	and.w	r3, r2, #4
 80057a0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80057a4:	2300      	movs	r3, #0
 80057a6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80057aa:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80057ae:	460b      	mov	r3, r1
 80057b0:	4313      	orrs	r3, r2
 80057b2:	d04e      	beq.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80057b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80057be:	d02c      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80057c0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80057c4:	d825      	bhi.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80057c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057ca:	d028      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80057cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d0:	d81f      	bhi.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80057d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80057d4:	d025      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80057d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80057d8:	d81b      	bhi.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80057da:	2b80      	cmp	r3, #128	@ 0x80
 80057dc:	d00f      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x272>
 80057de:	2b80      	cmp	r3, #128	@ 0x80
 80057e0:	d817      	bhi.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01f      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80057e6:	2b40      	cmp	r3, #64	@ 0x40
 80057e8:	d113      	bne.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ee:	3308      	adds	r3, #8
 80057f0:	4618      	mov	r0, r3
 80057f2:	f004 fdf3 	bl	800a3dc <RCCEx_PLL2_Config>
 80057f6:	4603      	mov	r3, r0
 80057f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80057fc:	e014      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005802:	3330      	adds	r3, #48	@ 0x30
 8005804:	4618      	mov	r0, r3
 8005806:	f004 fe81 	bl	800a50c <RCCEx_PLL3_Config>
 800580a:	4603      	mov	r3, r0
 800580c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005810:	e00a      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005818:	e006      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800581a:	bf00      	nop
 800581c:	e004      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800581e:	bf00      	nop
 8005820:	e002      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005822:	bf00      	nop
 8005824:	e000      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005826:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005828:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10c      	bne.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005830:	4b2f      	ldr	r3, [pc, #188]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005832:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005836:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800583a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800583e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005840:	4a2b      	ldr	r2, [pc, #172]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005842:	430b      	orrs	r3, r1
 8005844:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005848:	e003      	b.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800584a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800584e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005852:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f002 0308 	and.w	r3, r2, #8
 800585e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005862:	2300      	movs	r3, #0
 8005864:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8005868:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800586c:	460b      	mov	r3, r1
 800586e:	4313      	orrs	r3, r2
 8005870:	d056      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8005872:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005876:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005878:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800587c:	d031      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800587e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005882:	d82a      	bhi.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005888:	d02d      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800588a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800588e:	d824      	bhi.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005890:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005894:	d029      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005896:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800589a:	d81e      	bhi.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800589c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a0:	d011      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80058a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a6:	d818      	bhi.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d023      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80058ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058b0:	d113      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058b6:	3308      	adds	r3, #8
 80058b8:	4618      	mov	r0, r3
 80058ba:	f004 fd8f 	bl	800a3dc <RCCEx_PLL2_Config>
 80058be:	4603      	mov	r3, r0
 80058c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80058c4:	e017      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058ca:	3330      	adds	r3, #48	@ 0x30
 80058cc:	4618      	mov	r0, r3
 80058ce:	f004 fe1d 	bl	800a50c <RCCEx_PLL3_Config>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80058d8:	e00d      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058e0:	e009      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80058e2:	bf00      	nop
 80058e4:	e007      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80058e6:	bf00      	nop
 80058e8:	e005      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80058ea:	bf00      	nop
 80058ec:	e003      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80058ee:	bf00      	nop
 80058f0:	44020c00 	.word	0x44020c00
        break;
 80058f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10c      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80058fe:	4bbb      	ldr	r3, [pc, #748]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005904:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005908:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800590c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800590e:	4ab7      	ldr	r2, [pc, #732]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005910:	430b      	orrs	r3, r1
 8005912:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005916:	e003      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005918:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800591c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005920:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005928:	f002 0310 	and.w	r3, r2, #16
 800592c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8005930:	2300      	movs	r3, #0
 8005932:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8005936:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800593a:	460b      	mov	r3, r1
 800593c:	4313      	orrs	r3, r2
 800593e:	d053      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8005940:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005946:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800594a:	d031      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800594c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005950:	d82a      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005952:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005956:	d02d      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8005958:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800595c:	d824      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800595e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005962:	d029      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8005964:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005968:	d81e      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800596a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800596e:	d011      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005974:	d818      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d020      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x430>
 800597a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800597e:	d113      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005984:	3308      	adds	r3, #8
 8005986:	4618      	mov	r0, r3
 8005988:	f004 fd28 	bl	800a3dc <RCCEx_PLL2_Config>
 800598c:	4603      	mov	r3, r0
 800598e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8005992:	e014      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005994:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005998:	3330      	adds	r3, #48	@ 0x30
 800599a:	4618      	mov	r0, r3
 800599c:	f004 fdb6 	bl	800a50c <RCCEx_PLL3_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80059a6:	e00a      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80059ae:	e006      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80059b0:	bf00      	nop
 80059b2:	e004      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80059b4:	bf00      	nop
 80059b6:	e002      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80059b8:	bf00      	nop
 80059ba:	e000      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80059bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10c      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80059c6:	4b89      	ldr	r3, [pc, #548]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80059c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80059cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80059d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d6:	4a85      	ldr	r2, [pc, #532]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80059d8:	430b      	orrs	r3, r1
 80059da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80059de:	e003      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80059e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	f002 0320 	and.w	r3, r2, #32
 80059f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80059f8:	2300      	movs	r3, #0
 80059fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80059fe:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8005a02:	460b      	mov	r3, r1
 8005a04:	4313      	orrs	r3, r2
 8005a06:	d053      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005a12:	d031      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8005a14:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005a18:	d82a      	bhi.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005a1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a1e:	d02d      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005a20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a24:	d824      	bhi.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005a26:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005a2a:	d029      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005a2c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005a30:	d81e      	bhi.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a36:	d011      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a3c:	d818      	bhi.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d020      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8005a42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a46:	d113      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f004 fcc4 	bl	800a3dc <RCCEx_PLL2_Config>
 8005a54:	4603      	mov	r3, r0
 8005a56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005a5a:	e014      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a60:	3330      	adds	r3, #48	@ 0x30
 8005a62:	4618      	mov	r0, r3
 8005a64:	f004 fd52 	bl	800a50c <RCCEx_PLL3_Config>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005a6e:	e00a      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a76:	e006      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005a78:	bf00      	nop
 8005a7a:	e004      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005a7c:	bf00      	nop
 8005a7e:	e002      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005a80:	bf00      	nop
 8005a82:	e000      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005a84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10c      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8005a8e:	4b57      	ldr	r3, [pc, #348]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005a90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a94:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8005a98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9e:	4a53      	ldr	r2, [pc, #332]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005aa0:	430b      	orrs	r3, r1
 8005aa2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005aa6:	e003      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005ab0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005abc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005ac6:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8005aca:	460b      	mov	r3, r1
 8005acc:	4313      	orrs	r3, r2
 8005ace:	d053      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8005ad0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ad6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005ada:	d031      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005adc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005ae0:	d82a      	bhi.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005ae2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ae6:	d02d      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005ae8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aec:	d824      	bhi.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005aee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005af2:	d029      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005af4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005af8:	d81e      	bhi.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005afa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005afe:	d011      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005b00:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b04:	d818      	bhi.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d020      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005b0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b0e:	d113      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b14:	3308      	adds	r3, #8
 8005b16:	4618      	mov	r0, r3
 8005b18:	f004 fc60 	bl	800a3dc <RCCEx_PLL2_Config>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005b22:	e014      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b28:	3330      	adds	r3, #48	@ 0x30
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f004 fcee 	bl	800a50c <RCCEx_PLL3_Config>
 8005b30:	4603      	mov	r3, r0
 8005b32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005b36:	e00a      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b3e:	e006      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005b40:	bf00      	nop
 8005b42:	e004      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005b44:	bf00      	nop
 8005b46:	e002      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005b48:	bf00      	nop
 8005b4a:	e000      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10c      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8005b56:	4b25      	ldr	r3, [pc, #148]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b5c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8005b60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b66:	4a21      	ldr	r2, [pc, #132]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b68:	430b      	orrs	r3, r1
 8005b6a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005b6e:	e003      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b74:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005b78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005b84:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005b8e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8005b92:	460b      	mov	r3, r1
 8005b94:	4313      	orrs	r3, r2
 8005b96:	d055      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8005b98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b9e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005ba2:	d033      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8005ba4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005ba8:	d82c      	bhi.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005baa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bae:	d02f      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8005bb0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bb4:	d826      	bhi.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005bb6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005bba:	d02b      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005bbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005bc0:	d820      	bhi.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005bc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bc6:	d013      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005bc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bcc:	d81a      	bhi.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d022      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005bd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bd6:	d115      	bne.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bdc:	3308      	adds	r3, #8
 8005bde:	4618      	mov	r0, r3
 8005be0:	f004 fbfc 	bl	800a3dc <RCCEx_PLL2_Config>
 8005be4:	4603      	mov	r3, r0
 8005be6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005bea:	e016      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005bec:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bf4:	3330      	adds	r3, #48	@ 0x30
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f004 fc88 	bl	800a50c <RCCEx_PLL3_Config>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005c02:	e00a      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c0a:	e006      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c0c:	bf00      	nop
 8005c0e:	e004      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c10:	bf00      	nop
 8005c12:	e002      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c14:	bf00      	nop
 8005c16:	e000      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10c      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8005c22:	4bbb      	ldr	r3, [pc, #748]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005c24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005c28:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005c2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c32:	4ab7      	ldr	r2, [pc, #732]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005c34:	430b      	orrs	r3, r1
 8005c36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005c3a:	e003      	b.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c40:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8005c44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005c50:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005c54:	2300      	movs	r3, #0
 8005c56:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8005c5a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4313      	orrs	r3, r2
 8005c62:	d053      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8005c64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c6a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005c6e:	d031      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005c70:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005c74:	d82a      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005c76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c7a:	d02d      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005c7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c80:	d824      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005c82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c86:	d029      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x750>
 8005c88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c8c:	d81e      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005c8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c92:	d011      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8005c94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c98:	d818      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d020      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8005c9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ca2:	d113      	bne.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ca4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ca8:	3308      	adds	r3, #8
 8005caa:	4618      	mov	r0, r3
 8005cac:	f004 fb96 	bl	800a3dc <RCCEx_PLL2_Config>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005cb6:	e014      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005cb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cbc:	3330      	adds	r3, #48	@ 0x30
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f004 fc24 	bl	800a50c <RCCEx_PLL3_Config>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005cca:	e00a      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cd2:	e006      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005cd4:	bf00      	nop
 8005cd6:	e004      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005cd8:	bf00      	nop
 8005cda:	e002      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005cdc:	bf00      	nop
 8005cde:	e000      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ce2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10c      	bne.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8005cea:	4b89      	ldr	r3, [pc, #548]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005cec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005cf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005cf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cfa:	4a85      	ldr	r2, [pc, #532]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005cfc:	430b      	orrs	r3, r1
 8005cfe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005d02:	e003      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d08:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005d0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005d18:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005d22:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005d26:	460b      	mov	r3, r1
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	d055      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005d2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d34:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005d38:	d031      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x812>
 8005d3a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005d3e:	d82a      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d44:	d02d      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005d46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d4a:	d824      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005d4c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005d50:	d029      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005d52:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005d56:	d81e      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005d58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d5c:	d011      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d62:	d818      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d020      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d6c:	d113      	bne.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d72:	3308      	adds	r3, #8
 8005d74:	4618      	mov	r0, r3
 8005d76:	f004 fb31 	bl	800a3dc <RCCEx_PLL2_Config>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005d80:	e014      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d86:	3330      	adds	r3, #48	@ 0x30
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f004 fbbf 	bl	800a50c <RCCEx_PLL3_Config>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005d94:	e00a      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d9c:	e006      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005d9e:	bf00      	nop
 8005da0:	e004      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005da2:	bf00      	nop
 8005da4:	e002      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005da6:	bf00      	nop
 8005da8:	e000      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10d      	bne.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8005db4:	4b56      	ldr	r3, [pc, #344]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005db6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005dba:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8005dbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dc6:	4a52      	ldr	r2, [pc, #328]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005dc8:	430b      	orrs	r3, r1
 8005dca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005dce:	e003      	b.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dd4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8005dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005de4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005de8:	2300      	movs	r3, #0
 8005dea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005dee:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005df2:	460b      	mov	r3, r1
 8005df4:	4313      	orrs	r3, r2
 8005df6:	d044      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005df8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e00:	2b05      	cmp	r3, #5
 8005e02:	d823      	bhi.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005e04:	a201      	add	r2, pc, #4	@ (adr r2, 8005e0c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0a:	bf00      	nop
 8005e0c:	08005e55 	.word	0x08005e55
 8005e10:	08005e25 	.word	0x08005e25
 8005e14:	08005e39 	.word	0x08005e39
 8005e18:	08005e55 	.word	0x08005e55
 8005e1c:	08005e55 	.word	0x08005e55
 8005e20:	08005e55 	.word	0x08005e55
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e28:	3308      	adds	r3, #8
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f004 fad6 	bl	800a3dc <RCCEx_PLL2_Config>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005e36:	e00e      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e3c:	3330      	adds	r3, #48	@ 0x30
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f004 fb64 	bl	800a50c <RCCEx_PLL3_Config>
 8005e44:	4603      	mov	r3, r0
 8005e46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005e4a:	e004      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e52:	e000      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8005e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10d      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8005e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005e64:	f023 0107 	bic.w	r1, r3, #7
 8005e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e70:	4a27      	ldr	r2, [pc, #156]	@ (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e72:	430b      	orrs	r3, r1
 8005e74:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005e78:	e003      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8005e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005e8e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005e98:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	d04f      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8005ea2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	2b50      	cmp	r3, #80	@ 0x50
 8005eac:	d029      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005eae:	2b50      	cmp	r3, #80	@ 0x50
 8005eb0:	d823      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005eb2:	2b40      	cmp	r3, #64	@ 0x40
 8005eb4:	d027      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005eb6:	2b40      	cmp	r3, #64	@ 0x40
 8005eb8:	d81f      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005eba:	2b30      	cmp	r3, #48	@ 0x30
 8005ebc:	d025      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8005ebe:	2b30      	cmp	r3, #48	@ 0x30
 8005ec0:	d81b      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005ec2:	2b20      	cmp	r3, #32
 8005ec4:	d00f      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005ec6:	2b20      	cmp	r3, #32
 8005ec8:	d817      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d022      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005ece:	2b10      	cmp	r3, #16
 8005ed0:	d113      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ed2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ed6:	3308      	adds	r3, #8
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f004 fa7f 	bl	800a3dc <RCCEx_PLL2_Config>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005ee4:	e017      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ee6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eea:	3330      	adds	r3, #48	@ 0x30
 8005eec:	4618      	mov	r0, r3
 8005eee:	f004 fb0d 	bl	800a50c <RCCEx_PLL3_Config>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005ef8:	e00d      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f00:	e009      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f02:	bf00      	nop
 8005f04:	e007      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f06:	bf00      	nop
 8005f08:	e005      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f0a:	bf00      	nop
 8005f0c:	e003      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005f0e:	bf00      	nop
 8005f10:	44020c00 	.word	0x44020c00
        break;
 8005f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10d      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005f1e:	4baf      	ldr	r3, [pc, #700]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005f20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005f24:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005f28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f30:	4aaa      	ldr	r2, [pc, #680]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005f32:	430b      	orrs	r3, r1
 8005f34:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005f38:	e003      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f3e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005f4e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005f52:	2300      	movs	r3, #0
 8005f54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005f58:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	d055      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005f62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f6a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005f6e:	d031      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8005f70:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005f74:	d82a      	bhi.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005f76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f7a:	d02d      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005f7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f80:	d824      	bhi.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005f82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005f86:	d029      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8005f88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005f8c:	d81e      	bhi.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005f8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f92:	d011      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8005f94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f98:	d818      	bhi.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d020      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8005f9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005fa2:	d113      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005fa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fa8:	3308      	adds	r3, #8
 8005faa:	4618      	mov	r0, r3
 8005fac:	f004 fa16 	bl	800a3dc <RCCEx_PLL2_Config>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005fb6:	e014      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fbc:	3330      	adds	r3, #48	@ 0x30
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f004 faa4 	bl	800a50c <RCCEx_PLL3_Config>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005fca:	e00a      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fd2:	e006      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005fd4:	bf00      	nop
 8005fd6:	e004      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005fd8:	bf00      	nop
 8005fda:	e002      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005fdc:	bf00      	nop
 8005fde:	e000      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8005fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fe2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10d      	bne.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005fea:	4b7c      	ldr	r3, [pc, #496]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ff0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005ff4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ffc:	4a77      	ldr	r2, [pc, #476]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005ffe:	430b      	orrs	r3, r1
 8006000:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006004:	e003      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006006:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800600a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800600e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006016:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800601a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800601e:	2300      	movs	r3, #0
 8006020:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006024:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006028:	460b      	mov	r3, r1
 800602a:	4313      	orrs	r3, r2
 800602c:	d03d      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800602e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006036:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800603a:	d01b      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800603c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006040:	d814      	bhi.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8006042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006046:	d017      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8006048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800604c:	d80e      	bhi.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800604e:	2b00      	cmp	r3, #0
 8006050:	d014      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8006052:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006056:	d109      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006058:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800605c:	3330      	adds	r3, #48	@ 0x30
 800605e:	4618      	mov	r0, r3
 8006060:	f004 fa54 	bl	800a50c <RCCEx_PLL3_Config>
 8006064:	4603      	mov	r3, r0
 8006066:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800606a:	e008      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006072:	e004      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006074:	bf00      	nop
 8006076:	e002      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006078:	bf00      	nop
 800607a:	e000      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800607c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800607e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10d      	bne.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006086:	4b55      	ldr	r3, [pc, #340]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006088:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800608c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006090:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006098:	4a50      	ldr	r2, [pc, #320]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800609a:	430b      	orrs	r3, r1
 800609c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80060a0:	e003      	b.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80060b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060ba:	2300      	movs	r3, #0
 80060bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060c0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4313      	orrs	r3, r2
 80060c8:	d03d      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80060ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060d2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060d6:	d01b      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80060d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060dc:	d814      	bhi.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80060de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80060e2:	d017      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80060e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80060e8:	d80e      	bhi.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d014      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80060ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80060f2:	d109      	bne.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060f8:	3330      	adds	r3, #48	@ 0x30
 80060fa:	4618      	mov	r0, r3
 80060fc:	f004 fa06 	bl	800a50c <RCCEx_PLL3_Config>
 8006100:	4603      	mov	r3, r0
 8006102:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006106:	e008      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800610e:	e004      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006110:	bf00      	nop
 8006112:	e002      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006114:	bf00      	nop
 8006116:	e000      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800611a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10d      	bne.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006122:	4b2e      	ldr	r3, [pc, #184]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006124:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006128:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800612c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006134:	4a29      	ldr	r2, [pc, #164]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006136:	430b      	orrs	r3, r1
 8006138:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800613c:	e003      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800613e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006142:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006146:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800614a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006152:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006156:	2300      	movs	r3, #0
 8006158:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800615c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006160:	460b      	mov	r3, r1
 8006162:	4313      	orrs	r3, r2
 8006164:	d040      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8006166:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800616a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800616e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006172:	d01b      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8006174:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006178:	d814      	bhi.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800617a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800617e:	d017      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006180:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006184:	d80e      	bhi.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006186:	2b00      	cmp	r3, #0
 8006188:	d014      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800618a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800618e:	d109      	bne.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006190:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006194:	3330      	adds	r3, #48	@ 0x30
 8006196:	4618      	mov	r0, r3
 8006198:	f004 f9b8 	bl	800a50c <RCCEx_PLL3_Config>
 800619c:	4603      	mov	r3, r0
 800619e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80061a2:	e008      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061aa:	e004      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80061ac:	bf00      	nop
 80061ae:	e002      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80061b0:	bf00      	nop
 80061b2:	e000      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80061b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d110      	bne.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80061be:	4b07      	ldr	r3, [pc, #28]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061c4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80061c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061d0:	4a02      	ldr	r2, [pc, #8]	@ (80061dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061d2:	430b      	orrs	r3, r1
 80061d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80061d8:	e006      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80061da:	bf00      	nop
 80061dc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80061e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f0:	2100      	movs	r1, #0
 80061f2:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80061f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80061fe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006202:	460b      	mov	r3, r1
 8006204:	4313      	orrs	r3, r2
 8006206:	d03d      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8006208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800620c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006210:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006214:	d01b      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006216:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800621a:	d814      	bhi.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800621c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006220:	d017      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8006222:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006226:	d80e      	bhi.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8006228:	2b00      	cmp	r3, #0
 800622a:	d014      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800622c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006230:	d109      	bne.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006232:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006236:	3330      	adds	r3, #48	@ 0x30
 8006238:	4618      	mov	r0, r3
 800623a:	f004 f967 	bl	800a50c <RCCEx_PLL3_Config>
 800623e:	4603      	mov	r3, r0
 8006240:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8006244:	e008      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800624c:	e004      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800624e:	bf00      	nop
 8006250:	e002      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006252:	bf00      	nop
 8006254:	e000      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006256:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006258:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10d      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006260:	4bbe      	ldr	r3, [pc, #760]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006262:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006266:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800626a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800626e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006272:	4aba      	ldr	r2, [pc, #744]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006274:	430b      	orrs	r3, r1
 8006276:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800627a:	e003      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800627c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006280:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006284:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006290:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006294:	2300      	movs	r3, #0
 8006296:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800629a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800629e:	460b      	mov	r3, r1
 80062a0:	4313      	orrs	r3, r2
 80062a2:	d035      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80062a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062b0:	d015      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80062b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062b6:	d80e      	bhi.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d012      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80062bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062c0:	d109      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062c6:	3330      	adds	r3, #48	@ 0x30
 80062c8:	4618      	mov	r0, r3
 80062ca:	f004 f91f 	bl	800a50c <RCCEx_PLL3_Config>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80062d4:	e006      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062dc:	e002      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80062de:	bf00      	nop
 80062e0:	e000      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80062e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d10d      	bne.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80062ec:	4b9b      	ldr	r3, [pc, #620]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80062ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062f2:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80062f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062fe:	4a97      	ldr	r2, [pc, #604]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006300:	430b      	orrs	r3, r1
 8006302:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006306:	e003      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006308:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800630c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006310:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006318:	2100      	movs	r1, #0
 800631a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800631e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006322:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006326:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800632a:	460b      	mov	r3, r1
 800632c:	4313      	orrs	r3, r2
 800632e:	d00e      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8006330:	4b8a      	ldr	r3, [pc, #552]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	4a89      	ldr	r2, [pc, #548]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006336:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800633a:	61d3      	str	r3, [r2, #28]
 800633c:	4b87      	ldr	r3, [pc, #540]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800633e:	69d9      	ldr	r1, [r3, #28]
 8006340:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006344:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006348:	4a84      	ldr	r2, [pc, #528]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800634a:	430b      	orrs	r3, r1
 800634c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800634e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006356:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800635a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800635e:	2300      	movs	r3, #0
 8006360:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006364:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006368:	460b      	mov	r3, r1
 800636a:	4313      	orrs	r3, r2
 800636c:	d055      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800636e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006372:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006376:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800637a:	d031      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800637c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006380:	d82a      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006386:	d02d      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638c:	d824      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800638e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006392:	d029      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006394:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006398:	d81e      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800639a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800639e:	d011      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80063a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063a4:	d818      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d020      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80063aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ae:	d113      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063b4:	3308      	adds	r3, #8
 80063b6:	4618      	mov	r0, r3
 80063b8:	f004 f810 	bl	800a3dc <RCCEx_PLL2_Config>
 80063bc:	4603      	mov	r3, r0
 80063be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80063c2:	e014      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80063c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063c8:	3330      	adds	r3, #48	@ 0x30
 80063ca:	4618      	mov	r0, r3
 80063cc:	f004 f89e 	bl	800a50c <RCCEx_PLL3_Config>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80063d6:	e00a      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80063de:	e006      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80063e0:	bf00      	nop
 80063e2:	e004      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80063e4:	bf00      	nop
 80063e6:	e002      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80063e8:	bf00      	nop
 80063ea:	e000      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80063ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d10d      	bne.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80063f6:	4b59      	ldr	r3, [pc, #356]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80063fc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006400:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006404:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006408:	4a54      	ldr	r2, [pc, #336]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800640a:	430b      	orrs	r3, r1
 800640c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006410:	e003      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006412:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006416:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800641a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006422:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006426:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800642a:	2300      	movs	r3, #0
 800642c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006430:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006434:	460b      	mov	r3, r1
 8006436:	4313      	orrs	r3, r2
 8006438:	d055      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800643a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800643e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006442:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006446:	d031      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8006448:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800644c:	d82a      	bhi.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800644e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006452:	d02d      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8006454:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006458:	d824      	bhi.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800645a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800645e:	d029      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8006460:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006464:	d81e      	bhi.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800646a:	d011      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800646c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006470:	d818      	bhi.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d020      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800647a:	d113      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800647c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006480:	3308      	adds	r3, #8
 8006482:	4618      	mov	r0, r3
 8006484:	f003 ffaa 	bl	800a3dc <RCCEx_PLL2_Config>
 8006488:	4603      	mov	r3, r0
 800648a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800648e:	e014      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006490:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006494:	3330      	adds	r3, #48	@ 0x30
 8006496:	4618      	mov	r0, r3
 8006498:	f004 f838 	bl	800a50c <RCCEx_PLL3_Config>
 800649c:	4603      	mov	r3, r0
 800649e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80064a2:	e00a      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80064aa:	e006      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80064ac:	bf00      	nop
 80064ae:	e004      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80064b0:	bf00      	nop
 80064b2:	e002      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80064b4:	bf00      	nop
 80064b6:	e000      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80064b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10d      	bne.n	80064de <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80064c2:	4b26      	ldr	r3, [pc, #152]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80064c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80064c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80064cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064d4:	4a21      	ldr	r2, [pc, #132]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80064d6:	430b      	orrs	r3, r1
 80064d8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80064dc:	e003      	b.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064e2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80064e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ee:	2100      	movs	r1, #0
 80064f0:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80064fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006500:	460b      	mov	r3, r1
 8006502:	4313      	orrs	r3, r2
 8006504:	d057      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8006506:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800650a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800650e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006512:	d033      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8006514:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006518:	d82c      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800651a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800651e:	d02f      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8006520:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006524:	d826      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006526:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800652a:	d02b      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800652c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006530:	d820      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006532:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006536:	d013      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006538:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800653c:	d81a      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800653e:	2b00      	cmp	r3, #0
 8006540:	d022      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8006542:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006546:	d115      	bne.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006548:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800654c:	3308      	adds	r3, #8
 800654e:	4618      	mov	r0, r3
 8006550:	f003 ff44 	bl	800a3dc <RCCEx_PLL2_Config>
 8006554:	4603      	mov	r3, r0
 8006556:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800655a:	e016      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800655c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006560:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006564:	3330      	adds	r3, #48	@ 0x30
 8006566:	4618      	mov	r0, r3
 8006568:	f003 ffd0 	bl	800a50c <RCCEx_PLL3_Config>
 800656c:	4603      	mov	r3, r0
 800656e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8006572:	e00a      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800657a:	e006      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800657c:	bf00      	nop
 800657e:	e004      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006580:	bf00      	nop
 8006582:	e002      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006584:	bf00      	nop
 8006586:	e000      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800658a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10d      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8006592:	4bbb      	ldr	r3, [pc, #748]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006594:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006598:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800659c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80065a4:	4ab6      	ldr	r2, [pc, #728]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80065a6:	430b      	orrs	r3, r1
 80065a8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80065ac:	e003      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065b2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80065b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	2100      	movs	r1, #0
 80065c0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80065c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80065cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4313      	orrs	r3, r2
 80065d4:	d055      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80065d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80065de:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80065e2:	d031      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80065e4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80065e8:	d82a      	bhi.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80065ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065ee:	d02d      	beq.n	800664c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80065f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065f4:	d824      	bhi.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80065f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80065fa:	d029      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80065fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006600:	d81e      	bhi.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006602:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006606:	d011      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8006608:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800660c:	d818      	bhi.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800660e:	2b00      	cmp	r3, #0
 8006610:	d020      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8006612:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006616:	d113      	bne.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006618:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800661c:	3308      	adds	r3, #8
 800661e:	4618      	mov	r0, r3
 8006620:	f003 fedc 	bl	800a3dc <RCCEx_PLL2_Config>
 8006624:	4603      	mov	r3, r0
 8006626:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800662a:	e014      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800662c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006630:	3330      	adds	r3, #48	@ 0x30
 8006632:	4618      	mov	r0, r3
 8006634:	f003 ff6a 	bl	800a50c <RCCEx_PLL3_Config>
 8006638:	4603      	mov	r3, r0
 800663a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800663e:	e00a      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006646:	e006      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006648:	bf00      	nop
 800664a:	e004      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800664c:	bf00      	nop
 800664e:	e002      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006650:	bf00      	nop
 8006652:	e000      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006656:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800665a:	2b00      	cmp	r3, #0
 800665c:	d10d      	bne.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800665e:	4b88      	ldr	r3, [pc, #544]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006660:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006664:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8006668:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800666c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006670:	4a83      	ldr	r2, [pc, #524]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006672:	430b      	orrs	r3, r1
 8006674:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006678:	e003      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800667a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800667e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8006682:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668a:	2100      	movs	r1, #0
 800668c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8006690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006694:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006698:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800669c:	460b      	mov	r3, r1
 800669e:	4313      	orrs	r3, r2
 80066a0:	d055      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80066a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066aa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066ae:	d031      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80066b0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066b4:	d82a      	bhi.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80066b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066ba:	d02d      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80066bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066c0:	d824      	bhi.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80066c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066c6:	d029      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80066c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066cc:	d81e      	bhi.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80066ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066d2:	d011      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80066d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066d8:	d818      	bhi.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d020      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80066de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066e2:	d113      	bne.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066e8:	3308      	adds	r3, #8
 80066ea:	4618      	mov	r0, r3
 80066ec:	f003 fe76 	bl	800a3dc <RCCEx_PLL2_Config>
 80066f0:	4603      	mov	r3, r0
 80066f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80066f6:	e014      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066fc:	3330      	adds	r3, #48	@ 0x30
 80066fe:	4618      	mov	r0, r3
 8006700:	f003 ff04 	bl	800a50c <RCCEx_PLL3_Config>
 8006704:	4603      	mov	r3, r0
 8006706:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800670a:	e00a      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006712:	e006      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006714:	bf00      	nop
 8006716:	e004      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006718:	bf00      	nop
 800671a:	e002      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800671c:	bf00      	nop
 800671e:	e000      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006722:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10d      	bne.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800672a:	4b55      	ldr	r3, [pc, #340]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800672c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006730:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006734:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006738:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800673c:	4a50      	ldr	r2, [pc, #320]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800673e:	430b      	orrs	r3, r1
 8006740:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006744:	e003      	b.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006746:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800674a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800674e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006756:	2100      	movs	r1, #0
 8006758:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800675c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006760:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006764:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006768:	460b      	mov	r3, r1
 800676a:	4313      	orrs	r3, r2
 800676c:	d055      	beq.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800676e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006772:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006776:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800677a:	d031      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800677c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006780:	d82a      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006786:	d02d      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8006788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800678c:	d824      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800678e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006792:	d029      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8006794:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006798:	d81e      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800679a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800679e:	d011      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80067a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067a4:	d818      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d020      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80067aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067ae:	d113      	bne.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067b4:	3308      	adds	r3, #8
 80067b6:	4618      	mov	r0, r3
 80067b8:	f003 fe10 	bl	800a3dc <RCCEx_PLL2_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80067c2:	e014      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80067c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067c8:	3330      	adds	r3, #48	@ 0x30
 80067ca:	4618      	mov	r0, r3
 80067cc:	f003 fe9e 	bl	800a50c <RCCEx_PLL3_Config>
 80067d0:	4603      	mov	r3, r0
 80067d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80067d6:	e00a      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80067de:	e006      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80067e0:	bf00      	nop
 80067e2:	e004      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80067e4:	bf00      	nop
 80067e6:	e002      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80067e8:	bf00      	nop
 80067ea:	e000      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80067ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10d      	bne.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80067f6:	4b22      	ldr	r3, [pc, #136]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80067f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80067fc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006800:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006804:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006808:	4a1d      	ldr	r2, [pc, #116]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800680a:	430b      	orrs	r3, r1
 800680c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006810:	e003      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006812:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006816:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800681a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800681e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006822:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006826:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800682a:	2300      	movs	r3, #0
 800682c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006830:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006834:	460b      	mov	r3, r1
 8006836:	4313      	orrs	r3, r2
 8006838:	d055      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800683a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800683e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006842:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006846:	d035      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8006848:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800684c:	d82e      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800684e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006852:	d031      	beq.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8006854:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006858:	d828      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800685a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800685e:	d01b      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8006860:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006864:	d822      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800686a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800686e:	d009      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8006870:	e01c      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006872:	4b03      	ldr	r3, [pc, #12]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006876:	4a02      	ldr	r2, [pc, #8]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800687c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800687e:	e01c      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8006880:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006884:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006888:	3308      	adds	r3, #8
 800688a:	4618      	mov	r0, r3
 800688c:	f003 fda6 	bl	800a3dc <RCCEx_PLL2_Config>
 8006890:	4603      	mov	r3, r0
 8006892:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006896:	e010      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006898:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800689c:	3330      	adds	r3, #48	@ 0x30
 800689e:	4618      	mov	r0, r3
 80068a0:	f003 fe34 	bl	800a50c <RCCEx_PLL3_Config>
 80068a4:	4603      	mov	r3, r0
 80068a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80068aa:	e006      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068b2:	e002      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80068b4:	bf00      	nop
 80068b6:	e000      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80068b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10d      	bne.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80068c2:	4bc3      	ldr	r3, [pc, #780]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80068c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80068cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068d4:	4abe      	ldr	r2, [pc, #760]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80068d6:	430b      	orrs	r3, r1
 80068d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80068dc:	e003      	b.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068e2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80068e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ee:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80068f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068f6:	2300      	movs	r3, #0
 80068f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068fc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006900:	460b      	mov	r3, r1
 8006902:	4313      	orrs	r3, r2
 8006904:	d051      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006906:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800690a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800690e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006912:	d033      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8006914:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006918:	d82c      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800691a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800691e:	d02d      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8006920:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006924:	d826      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8006926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800692a:	d019      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800692c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006930:	d820      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8006936:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800693a:	d007      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800693c:	e01a      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800693e:	4ba4      	ldr	r3, [pc, #656]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006942:	4aa3      	ldr	r2, [pc, #652]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006948:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800694a:	e018      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800694c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006950:	3308      	adds	r3, #8
 8006952:	4618      	mov	r0, r3
 8006954:	f003 fd42 	bl	800a3dc <RCCEx_PLL2_Config>
 8006958:	4603      	mov	r3, r0
 800695a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800695e:	e00e      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006960:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006964:	3330      	adds	r3, #48	@ 0x30
 8006966:	4618      	mov	r0, r3
 8006968:	f003 fdd0 	bl	800a50c <RCCEx_PLL3_Config>
 800696c:	4603      	mov	r3, r0
 800696e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006972:	e004      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800697a:	e000      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 800697c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800697e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10d      	bne.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006986:	4b92      	ldr	r3, [pc, #584]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800698c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8006990:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006994:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006998:	4a8d      	ldr	r2, [pc, #564]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800699a:	430b      	orrs	r3, r1
 800699c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80069a0:	e003      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80069aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80069b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069b8:	2300      	movs	r3, #0
 80069ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80069c0:	460b      	mov	r3, r1
 80069c2:	4313      	orrs	r3, r2
 80069c4:	d032      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80069c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069ca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80069ce:	2b05      	cmp	r3, #5
 80069d0:	d80f      	bhi.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80069d2:	2b03      	cmp	r3, #3
 80069d4:	d211      	bcs.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d911      	bls.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d109      	bne.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e2:	3308      	adds	r3, #8
 80069e4:	4618      	mov	r0, r3
 80069e6:	f003 fcf9 	bl	800a3dc <RCCEx_PLL2_Config>
 80069ea:	4603      	mov	r3, r0
 80069ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069f0:	e006      	b.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069f8:	e002      	b.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80069fa:	bf00      	nop
 80069fc:	e000      	b.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80069fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10d      	bne.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006a08:	4b71      	ldr	r3, [pc, #452]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a0e:	f023 0107 	bic.w	r1, r3, #7
 8006a12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a1c:	430b      	orrs	r3, r1
 8006a1e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a22:	e003      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a24:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a28:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8006a2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a34:	2100      	movs	r1, #0
 8006a36:	6739      	str	r1, [r7, #112]	@ 0x70
 8006a38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a3c:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a3e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006a42:	460b      	mov	r3, r1
 8006a44:	4313      	orrs	r3, r2
 8006a46:	d024      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d005      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a5e:	e002      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006a60:	bf00      	nop
 8006a62:	e000      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10d      	bne.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8006a6e:	4b58      	ldr	r3, [pc, #352]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a74:	f023 0108 	bic.w	r1, r3, #8
 8006a78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a80:	4a53      	ldr	r2, [pc, #332]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a82:	430b      	orrs	r3, r1
 8006a84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a88:	e003      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006a9e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006aa4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f000 80b9 	beq.w	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006ab0:	4b48      	ldr	r3, [pc, #288]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	4a47      	ldr	r2, [pc, #284]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006ab6:	f043 0301 	orr.w	r3, r3, #1
 8006aba:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006abc:	f7fb fea2 	bl	8002804 <HAL_GetTick>
 8006ac0:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006ac4:	e00b      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac6:	f7fb fe9d 	bl	8002804 <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d903      	bls.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006adc:	e005      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006ade:	4b3d      	ldr	r3, [pc, #244]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d0ed      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8006aea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f040 8093 	bne.w	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006af4:	4b36      	ldr	r3, [pc, #216]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006afe:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006b02:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d023      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8006b0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b0e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8006b12:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d01b      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b24:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b28:	4b29      	ldr	r3, [pc, #164]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b2e:	4a28      	ldr	r2, [pc, #160]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b38:	4b25      	ldr	r3, [pc, #148]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b3e:	4a24      	ldr	r2, [pc, #144]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b48:	4a21      	ldr	r2, [pc, #132]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b4a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b52:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d019      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b5e:	f7fb fe51 	bl	8002804 <HAL_GetTick>
 8006b62:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b66:	e00d      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b68:	f7fb fe4c 	bl	8002804 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006b72:	1ad2      	subs	r2, r2, r3
 8006b74:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d903      	bls.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8006b82:	e006      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b84:	4b12      	ldr	r3, [pc, #72]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d0ea      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8006b92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d13a      	bne.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006b9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b9e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006ba2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ba6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006baa:	d115      	bne.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8006bac:	4b08      	ldr	r3, [pc, #32]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bb8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006bbc:	091b      	lsrs	r3, r3, #4
 8006bbe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006bc2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006bc6:	4a02      	ldr	r2, [pc, #8]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bc8:	430b      	orrs	r3, r1
 8006bca:	61d3      	str	r3, [r2, #28]
 8006bcc:	e00a      	b.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8006bce:	bf00      	nop
 8006bd0:	44020c00 	.word	0x44020c00
 8006bd4:	44020800 	.word	0x44020800
 8006bd8:	4b9f      	ldr	r3, [pc, #636]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006bda:	69db      	ldr	r3, [r3, #28]
 8006bdc:	4a9e      	ldr	r2, [pc, #632]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006bde:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006be2:	61d3      	str	r3, [r2, #28]
 8006be4:	4b9c      	ldr	r3, [pc, #624]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bea:	4a9b      	ldr	r2, [pc, #620]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006bec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006bf4:	4b98      	ldr	r3, [pc, #608]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006bf6:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006bfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bfe:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c06:	4a94      	ldr	r2, [pc, #592]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c08:	430b      	orrs	r3, r1
 8006c0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c0e:	e008      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8006c18:	e003      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006c22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006c2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c30:	2300      	movs	r3, #0
 8006c32:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c34:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	d035      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006c46:	2b30      	cmp	r3, #48	@ 0x30
 8006c48:	d014      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8006c4a:	2b30      	cmp	r3, #48	@ 0x30
 8006c4c:	d80e      	bhi.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d012      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8006c52:	2b20      	cmp	r3, #32
 8006c54:	d80a      	bhi.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d010      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8006c5a:	2b10      	cmp	r3, #16
 8006c5c:	d106      	bne.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c5e:	4b7e      	ldr	r3, [pc, #504]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c62:	4a7d      	ldr	r2, [pc, #500]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c68:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006c6a:	e008      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c72:	e004      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006c74:	bf00      	nop
 8006c76:	e002      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006c78:	bf00      	nop
 8006c7a:	e000      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10d      	bne.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006c86:	4b74      	ldr	r3, [pc, #464]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c8c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006c90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c94:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006c98:	4a6f      	ldr	r2, [pc, #444]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ca0:	e003      	b.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ca2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ca6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006caa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006cb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cb8:	2300      	movs	r3, #0
 8006cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cbc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	d033      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8006cc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cca:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d002      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8006cd2:	2b40      	cmp	r3, #64	@ 0x40
 8006cd4:	d007      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8006cd6:	e010      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cd8:	4b5f      	ldr	r3, [pc, #380]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	4a5e      	ldr	r2, [pc, #376]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ce2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006ce4:	e00d      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cea:	3308      	adds	r3, #8
 8006cec:	4618      	mov	r0, r3
 8006cee:	f003 fb75 	bl	800a3dc <RCCEx_PLL2_Config>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006cf8:	e003      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10d      	bne.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8006d0a:	4b53      	ldr	r3, [pc, #332]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d10:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006d14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d18:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006d24:	e003      	b.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006d2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d36:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006d3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d40:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006d44:	460b      	mov	r3, r1
 8006d46:	4313      	orrs	r3, r2
 8006d48:	d033      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8006d4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d002      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8006d56:	2b80      	cmp	r3, #128	@ 0x80
 8006d58:	d007      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8006d5a:	e010      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d60:	4a3d      	ldr	r2, [pc, #244]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d66:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006d68:	e00d      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d6e:	3308      	adds	r3, #8
 8006d70:	4618      	mov	r0, r3
 8006d72:	f003 fb33 	bl	800a3dc <RCCEx_PLL2_Config>
 8006d76:	4603      	mov	r3, r0
 8006d78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006d7c:	e003      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10d      	bne.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8006d8e:	4b32      	ldr	r3, [pc, #200]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d94:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d9c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006da0:	4a2d      	ldr	r2, [pc, #180]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006da2:	430b      	orrs	r3, r1
 8006da4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006da8:	e003      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006daa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006dae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006db2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dc4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006dc8:	460b      	mov	r3, r1
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	d04a      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006dce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006dd6:	2b04      	cmp	r3, #4
 8006dd8:	d827      	bhi.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8006dda:	a201      	add	r2, pc, #4	@ (adr r2, 8006de0 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8006ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de0:	08006df5 	.word	0x08006df5
 8006de4:	08006e03 	.word	0x08006e03
 8006de8:	08006e17 	.word	0x08006e17
 8006dec:	08006e33 	.word	0x08006e33
 8006df0:	08006e33 	.word	0x08006e33
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006df4:	4b18      	ldr	r3, [pc, #96]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df8:	4a17      	ldr	r2, [pc, #92]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006dfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dfe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e00:	e018      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e06:	3308      	adds	r3, #8
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f003 fae7 	bl	800a3dc <RCCEx_PLL2_Config>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e14:	e00e      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e1a:	3330      	adds	r3, #48	@ 0x30
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f003 fb75 	bl	800a50c <RCCEx_PLL3_Config>
 8006e22:	4603      	mov	r3, r0
 8006e24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e28:	e004      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e30:	e000      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8006e32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10f      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006e3c:	4b06      	ldr	r3, [pc, #24]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e42:	f023 0107 	bic.w	r1, r3, #7
 8006e46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e4e:	4a02      	ldr	r2, [pc, #8]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e50:	430b      	orrs	r3, r1
 8006e52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006e56:	e005      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8006e58:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e60:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006e64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e72:	2300      	movs	r3, #0
 8006e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e76:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	f000 8081 	beq.w	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8006e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e8a:	2b20      	cmp	r3, #32
 8006e8c:	d85f      	bhi.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8006e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e94 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006f19 	.word	0x08006f19
 8006e98:	08006f4f 	.word	0x08006f4f
 8006e9c:	08006f4f 	.word	0x08006f4f
 8006ea0:	08006f4f 	.word	0x08006f4f
 8006ea4:	08006f4f 	.word	0x08006f4f
 8006ea8:	08006f4f 	.word	0x08006f4f
 8006eac:	08006f4f 	.word	0x08006f4f
 8006eb0:	08006f4f 	.word	0x08006f4f
 8006eb4:	08006f27 	.word	0x08006f27
 8006eb8:	08006f4f 	.word	0x08006f4f
 8006ebc:	08006f4f 	.word	0x08006f4f
 8006ec0:	08006f4f 	.word	0x08006f4f
 8006ec4:	08006f4f 	.word	0x08006f4f
 8006ec8:	08006f4f 	.word	0x08006f4f
 8006ecc:	08006f4f 	.word	0x08006f4f
 8006ed0:	08006f4f 	.word	0x08006f4f
 8006ed4:	08006f3b 	.word	0x08006f3b
 8006ed8:	08006f4f 	.word	0x08006f4f
 8006edc:	08006f4f 	.word	0x08006f4f
 8006ee0:	08006f4f 	.word	0x08006f4f
 8006ee4:	08006f4f 	.word	0x08006f4f
 8006ee8:	08006f4f 	.word	0x08006f4f
 8006eec:	08006f4f 	.word	0x08006f4f
 8006ef0:	08006f4f 	.word	0x08006f4f
 8006ef4:	08006f57 	.word	0x08006f57
 8006ef8:	08006f4f 	.word	0x08006f4f
 8006efc:	08006f4f 	.word	0x08006f4f
 8006f00:	08006f4f 	.word	0x08006f4f
 8006f04:	08006f4f 	.word	0x08006f4f
 8006f08:	08006f4f 	.word	0x08006f4f
 8006f0c:	08006f4f 	.word	0x08006f4f
 8006f10:	08006f4f 	.word	0x08006f4f
 8006f14:	08006f57 	.word	0x08006f57
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f18:	4bab      	ldr	r3, [pc, #684]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1c:	4aaa      	ldr	r2, [pc, #680]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006f24:	e018      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f2a:	3308      	adds	r3, #8
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f003 fa55 	bl	800a3dc <RCCEx_PLL2_Config>
 8006f32:	4603      	mov	r3, r0
 8006f34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006f38:	e00e      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f3e:	3330      	adds	r3, #48	@ 0x30
 8006f40:	4618      	mov	r0, r3
 8006f42:	f003 fae3 	bl	800a50c <RCCEx_PLL3_Config>
 8006f46:	4603      	mov	r3, r0
 8006f48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006f4c:	e004      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006f54:	e000      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8006f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10d      	bne.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006f60:	4b99      	ldr	r3, [pc, #612]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006f6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f72:	4a95      	ldr	r2, [pc, #596]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006f74:	430b      	orrs	r3, r1
 8006f76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006f7a:	e003      	b.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006f84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006f90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f92:	2300      	movs	r3, #0
 8006f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f96:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	d04e      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8006fa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fac:	d02e      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8006fae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fb2:	d827      	bhi.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006fb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fb6:	d02b      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8006fb8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fba:	d823      	bhi.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006fbc:	2b80      	cmp	r3, #128	@ 0x80
 8006fbe:	d017      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8006fc0:	2b80      	cmp	r3, #128	@ 0x80
 8006fc2:	d81f      	bhi.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8006fc8:	2b40      	cmp	r3, #64	@ 0x40
 8006fca:	d007      	beq.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8006fcc:	e01a      	b.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fce:	4b7e      	ldr	r3, [pc, #504]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd2:	4a7d      	ldr	r2, [pc, #500]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fd8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006fda:	e01a      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fe0:	3308      	adds	r3, #8
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f003 f9fa 	bl	800a3dc <RCCEx_PLL2_Config>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006fee:	e010      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ff0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ff4:	3330      	adds	r3, #48	@ 0x30
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f003 fa88 	bl	800a50c <RCCEx_PLL3_Config>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007002:	e006      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800700a:	e002      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800700c:	bf00      	nop
 800700e:	e000      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007010:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10d      	bne.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800701a:	4b6b      	ldr	r3, [pc, #428]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800701c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007020:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007024:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007028:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800702c:	4a66      	ldr	r2, [pc, #408]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800702e:	430b      	orrs	r3, r1
 8007030:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007034:	e003      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007036:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800703a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800703e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007046:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800704a:	633b      	str	r3, [r7, #48]	@ 0x30
 800704c:	2300      	movs	r3, #0
 800704e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007050:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007054:	460b      	mov	r3, r1
 8007056:	4313      	orrs	r3, r2
 8007058:	d055      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800705a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800705e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007062:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007066:	d031      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8007068:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800706c:	d82a      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800706e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007072:	d02d      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8007074:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007078:	d824      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800707a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800707e:	d029      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8007080:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007084:	d81e      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708a:	d011      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800708c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007090:	d818      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d020      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800709a:	d113      	bne.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800709c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070a0:	3308      	adds	r3, #8
 80070a2:	4618      	mov	r0, r3
 80070a4:	f003 f99a 	bl	800a3dc <RCCEx_PLL2_Config>
 80070a8:	4603      	mov	r3, r0
 80070aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80070ae:	e014      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80070b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070b4:	3330      	adds	r3, #48	@ 0x30
 80070b6:	4618      	mov	r0, r3
 80070b8:	f003 fa28 	bl	800a50c <RCCEx_PLL3_Config>
 80070bc:	4603      	mov	r3, r0
 80070be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80070c2:	e00a      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80070ca:	e006      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80070cc:	bf00      	nop
 80070ce:	e004      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80070d0:	bf00      	nop
 80070d2:	e002      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80070d4:	bf00      	nop
 80070d6:	e000      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80070d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10d      	bne.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80070e2:	4b39      	ldr	r3, [pc, #228]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80070e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070e8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80070ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80070f4:	4a34      	ldr	r2, [pc, #208]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80070f6:	430b      	orrs	r3, r1
 80070f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80070fc:	e003      	b.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007102:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8007106:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007112:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007114:	2300      	movs	r3, #0
 8007116:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007118:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800711c:	460b      	mov	r3, r1
 800711e:	4313      	orrs	r3, r2
 8007120:	d058      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8007122:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800712a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800712e:	d031      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8007130:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007134:	d82a      	bhi.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007136:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800713a:	d02d      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800713c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007140:	d824      	bhi.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007142:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007146:	d029      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8007148:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800714c:	d81e      	bhi.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800714e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007152:	d011      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8007154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007158:	d818      	bhi.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800715a:	2b00      	cmp	r3, #0
 800715c:	d020      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800715e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007162:	d113      	bne.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007164:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007168:	3308      	adds	r3, #8
 800716a:	4618      	mov	r0, r3
 800716c:	f003 f936 	bl	800a3dc <RCCEx_PLL2_Config>
 8007170:	4603      	mov	r3, r0
 8007172:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007176:	e014      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007178:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800717c:	3330      	adds	r3, #48	@ 0x30
 800717e:	4618      	mov	r0, r3
 8007180:	f003 f9c4 	bl	800a50c <RCCEx_PLL3_Config>
 8007184:	4603      	mov	r3, r0
 8007186:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800718a:	e00a      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007192:	e006      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007194:	bf00      	nop
 8007196:	e004      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007198:	bf00      	nop
 800719a:	e002      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800719c:	bf00      	nop
 800719e:	e000      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80071a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d110      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80071aa:	4b07      	ldr	r3, [pc, #28]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80071ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071b0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80071b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071bc:	4902      	ldr	r1, [pc, #8]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80071c4:	e006      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80071c6:	bf00      	nop
 80071c8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80071d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	2100      	movs	r1, #0
 80071de:	6239      	str	r1, [r7, #32]
 80071e0:	f003 0301 	and.w	r3, r3, #1
 80071e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80071e6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80071ea:	460b      	mov	r3, r1
 80071ec:	4313      	orrs	r3, r2
 80071ee:	d055      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 80071f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80071f8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80071fc:	d031      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 80071fe:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007202:	d82a      	bhi.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007204:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007208:	d02d      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800720a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800720e:	d824      	bhi.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007210:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007214:	d029      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8007216:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800721a:	d81e      	bhi.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800721c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007220:	d011      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8007222:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007226:	d818      	bhi.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007228:	2b00      	cmp	r3, #0
 800722a:	d020      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800722c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007230:	d113      	bne.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007232:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007236:	3308      	adds	r3, #8
 8007238:	4618      	mov	r0, r3
 800723a:	f003 f8cf 	bl	800a3dc <RCCEx_PLL2_Config>
 800723e:	4603      	mov	r3, r0
 8007240:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007244:	e014      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007246:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800724a:	3330      	adds	r3, #48	@ 0x30
 800724c:	4618      	mov	r0, r3
 800724e:	f003 f95d 	bl	800a50c <RCCEx_PLL3_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007258:	e00a      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007260:	e006      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007262:	bf00      	nop
 8007264:	e004      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007266:	bf00      	nop
 8007268:	e002      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800726a:	bf00      	nop
 800726c:	e000      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800726e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007270:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10d      	bne.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8007278:	4b88      	ldr	r3, [pc, #544]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800727a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800727e:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8007282:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007286:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800728a:	4984      	ldr	r1, [pc, #528]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800728c:	4313      	orrs	r3, r2
 800728e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007292:	e003      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007294:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007298:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800729c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a4:	2100      	movs	r1, #0
 80072a6:	61b9      	str	r1, [r7, #24]
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80072b2:	460b      	mov	r3, r1
 80072b4:	4313      	orrs	r3, r2
 80072b6:	d03d      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80072b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80072c0:	2b03      	cmp	r3, #3
 80072c2:	d81c      	bhi.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80072c4:	a201      	add	r2, pc, #4	@ (adr r2, 80072cc <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80072c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ca:	bf00      	nop
 80072cc:	08007307 	.word	0x08007307
 80072d0:	080072dd 	.word	0x080072dd
 80072d4:	080072eb 	.word	0x080072eb
 80072d8:	08007307 	.word	0x08007307
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072dc:	4b6f      	ldr	r3, [pc, #444]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80072de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e0:	4a6e      	ldr	r2, [pc, #440]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80072e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072e6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80072e8:	e00e      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072ee:	3308      	adds	r3, #8
 80072f0:	4618      	mov	r0, r3
 80072f2:	f003 f873 	bl	800a3dc <RCCEx_PLL2_Config>
 80072f6:	4603      	mov	r3, r0
 80072f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80072fc:	e004      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007304:	e000      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8007306:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007308:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10d      	bne.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007310:	4b62      	ldr	r3, [pc, #392]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007312:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007316:	f023 0203 	bic.w	r2, r3, #3
 800731a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800731e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007322:	495e      	ldr	r1, [pc, #376]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007324:	4313      	orrs	r3, r2
 8007326:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800732a:	e003      	b.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800732c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007330:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007334:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733c:	2100      	movs	r1, #0
 800733e:	6139      	str	r1, [r7, #16]
 8007340:	f003 0304 	and.w	r3, r3, #4
 8007344:	617b      	str	r3, [r7, #20]
 8007346:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800734a:	460b      	mov	r3, r1
 800734c:	4313      	orrs	r3, r2
 800734e:	d03a      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8007350:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007354:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735c:	d00e      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800735e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007362:	d815      	bhi.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8007364:	2b00      	cmp	r3, #0
 8007366:	d017      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8007368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800736c:	d110      	bne.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800736e:	4b4b      	ldr	r3, [pc, #300]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007372:	4a4a      	ldr	r2, [pc, #296]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007378:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800737a:	e00e      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800737c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007380:	3308      	adds	r3, #8
 8007382:	4618      	mov	r0, r3
 8007384:	f003 f82a 	bl	800a3dc <RCCEx_PLL2_Config>
 8007388:	4603      	mov	r3, r0
 800738a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800738e:	e004      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007396:	e000      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8007398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800739a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10d      	bne.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80073a2:	4b3e      	ldr	r3, [pc, #248]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80073b4:	4939      	ldr	r1, [pc, #228]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80073bc:	e003      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80073c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ce:	2100      	movs	r1, #0
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80073dc:	460b      	mov	r3, r1
 80073de:	4313      	orrs	r3, r2
 80073e0:	d038      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80073e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80073ea:	2b30      	cmp	r3, #48	@ 0x30
 80073ec:	d01b      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 80073ee:	2b30      	cmp	r3, #48	@ 0x30
 80073f0:	d815      	bhi.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 80073f2:	2b10      	cmp	r3, #16
 80073f4:	d002      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 80073f6:	2b20      	cmp	r3, #32
 80073f8:	d007      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 80073fa:	e010      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073fc:	4b27      	ldr	r3, [pc, #156]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007400:	4a26      	ldr	r2, [pc, #152]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007406:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8007408:	e00e      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800740a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800740e:	3330      	adds	r3, #48	@ 0x30
 8007410:	4618      	mov	r0, r3
 8007412:	f003 f87b 	bl	800a50c <RCCEx_PLL3_Config>
 8007416:	4603      	mov	r3, r0
 8007418:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800741c:	e004      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007424:	e000      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8007426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007428:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800742c:	2b00      	cmp	r3, #0
 800742e:	d10d      	bne.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8007430:	4b1a      	ldr	r3, [pc, #104]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007432:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007436:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800743a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800743e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007442:	4916      	ldr	r1, [pc, #88]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007444:	4313      	orrs	r3, r2
 8007446:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800744a:	e003      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800744c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007450:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745c:	2100      	movs	r1, #0
 800745e:	6039      	str	r1, [r7, #0]
 8007460:	f003 0308 	and.w	r3, r3, #8
 8007464:	607b      	str	r3, [r7, #4]
 8007466:	e9d7 1200 	ldrd	r1, r2, [r7]
 800746a:	460b      	mov	r3, r1
 800746c:	4313      	orrs	r3, r2
 800746e:	d00c      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8007470:	4b0a      	ldr	r3, [pc, #40]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007476:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800747a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800747e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8007482:	4906      	ldr	r1, [pc, #24]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007484:	4313      	orrs	r3, r2
 8007486:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800748a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800748e:	4618      	mov	r0, r3
 8007490:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8007494:	46bd      	mov	sp, r7
 8007496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800749a:	bf00      	nop
 800749c:	44020c00 	.word	0x44020c00

080074a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b08b      	sub	sp, #44	@ 0x2c
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80074a8:	4bae      	ldr	r3, [pc, #696]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80074aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074b0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80074b2:	4bac      	ldr	r3, [pc, #688]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80074b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b6:	f003 0303 	and.w	r3, r3, #3
 80074ba:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80074bc:	4ba9      	ldr	r3, [pc, #676]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	0a1b      	lsrs	r3, r3, #8
 80074c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074c6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80074c8:	4ba6      	ldr	r3, [pc, #664]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80074ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074cc:	091b      	lsrs	r3, r3, #4
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80074d4:	4ba3      	ldr	r3, [pc, #652]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80074d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d8:	08db      	lsrs	r3, r3, #3
 80074da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	fb02 f303 	mul.w	r3, r2, r3
 80074e4:	ee07 3a90 	vmov	s15, r3
 80074e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ec:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f000 8126 	beq.w	8007744 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	2b03      	cmp	r3, #3
 80074fc:	d053      	beq.n	80075a6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	2b03      	cmp	r3, #3
 8007502:	d86f      	bhi.n	80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	2b01      	cmp	r3, #1
 8007508:	d003      	beq.n	8007512 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	2b02      	cmp	r3, #2
 800750e:	d02b      	beq.n	8007568 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007510:	e068      	b.n	80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007512:	4b94      	ldr	r3, [pc, #592]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	08db      	lsrs	r3, r3, #3
 8007518:	f003 0303 	and.w	r3, r3, #3
 800751c:	4a92      	ldr	r2, [pc, #584]	@ (8007768 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800751e:	fa22 f303 	lsr.w	r3, r2, r3
 8007522:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	ee07 3a90 	vmov	s15, r3
 800752a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	ee07 3a90 	vmov	s15, r3
 8007534:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800753c:	6a3b      	ldr	r3, [r7, #32]
 800753e:	ee07 3a90 	vmov	s15, r3
 8007542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007546:	ed97 6a04 	vldr	s12, [r7, #16]
 800754a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800776c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800754e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800755a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800755e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007562:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007566:	e068      	b.n	800763a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007770 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8007576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	ee07 3a90 	vmov	s15, r3
 8007580:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007584:	ed97 6a04 	vldr	s12, [r7, #16]
 8007588:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800776c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800758c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007590:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007594:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007598:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800759c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80075a4:	e049      	b.n	800763a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	ee07 3a90 	vmov	s15, r3
 80075ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007774 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80075b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	ee07 3a90 	vmov	s15, r3
 80075be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80075c6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800776c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80075ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80075e2:	e02a      	b.n	800763a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075e4:	4b5f      	ldr	r3, [pc, #380]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	08db      	lsrs	r3, r3, #3
 80075ea:	f003 0303 	and.w	r3, r3, #3
 80075ee:	4a5e      	ldr	r2, [pc, #376]	@ (8007768 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80075f0:	fa22 f303 	lsr.w	r3, r2, r3
 80075f4:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	ee07 3a90 	vmov	s15, r3
 80075fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	ee07 3a90 	vmov	s15, r3
 8007606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800760a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	ee07 3a90 	vmov	s15, r3
 8007614:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007618:	ed97 6a04 	vldr	s12, [r7, #16]
 800761c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800776c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007620:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007624:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007628:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800762c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007634:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007638:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800763a:	4b4a      	ldr	r3, [pc, #296]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007646:	d121      	bne.n	800768c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007648:	4b46      	ldr	r3, [pc, #280]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800764a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d017      	beq.n	8007684 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007654:	4b43      	ldr	r3, [pc, #268]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007658:	0a5b      	lsrs	r3, r3, #9
 800765a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800765e:	ee07 3a90 	vmov	s15, r3
 8007662:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8007666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800766a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800766e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800767a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	601a      	str	r2, [r3, #0]
 8007682:	e006      	b.n	8007692 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	e002      	b.n	8007692 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007692:	4b34      	ldr	r3, [pc, #208]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800769a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800769e:	d121      	bne.n	80076e4 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80076a0:	4b30      	ldr	r3, [pc, #192]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d017      	beq.n	80076dc <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80076ac:	4b2d      	ldr	r3, [pc, #180]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076b6:	ee07 3a90 	vmov	s15, r3
 80076ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80076be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80076c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80076ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076d2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	605a      	str	r2, [r3, #4]
 80076da:	e006      	b.n	80076ea <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	605a      	str	r2, [r3, #4]
 80076e2:	e002      	b.n	80076ea <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076f6:	d121      	bne.n	800773c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80076f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d017      	beq.n	8007734 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007704:	4b17      	ldr	r3, [pc, #92]	@ (8007764 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007708:	0e1b      	lsrs	r3, r3, #24
 800770a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800770e:	ee07 3a90 	vmov	s15, r3
 8007712:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8007716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800771a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800771e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800772a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007732:	e010      	b.n	8007756 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	609a      	str	r2, [r3, #8]
}
 800773a:	e00c      	b.n	8007756 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	609a      	str	r2, [r3, #8]
}
 8007742:	e008      	b.n	8007756 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	609a      	str	r2, [r3, #8]
}
 8007756:	bf00      	nop
 8007758:	372c      	adds	r7, #44	@ 0x2c
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop
 8007764:	44020c00 	.word	0x44020c00
 8007768:	03d09000 	.word	0x03d09000
 800776c:	46000000 	.word	0x46000000
 8007770:	4a742400 	.word	0x4a742400
 8007774:	4bbebc20 	.word	0x4bbebc20

08007778 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007778:	b480      	push	{r7}
 800777a:	b08b      	sub	sp, #44	@ 0x2c
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007780:	4bae      	ldr	r3, [pc, #696]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007788:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800778a:	4bac      	ldr	r3, [pc, #688]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800778c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007794:	4ba9      	ldr	r3, [pc, #676]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	0a1b      	lsrs	r3, r3, #8
 800779a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800779e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80077a0:	4ba6      	ldr	r3, [pc, #664]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80077a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a4:	091b      	lsrs	r3, r3, #4
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80077ac:	4ba3      	ldr	r3, [pc, #652]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80077ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b0:	08db      	lsrs	r3, r3, #3
 80077b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	fb02 f303 	mul.w	r3, r2, r3
 80077bc:	ee07 3a90 	vmov	s15, r3
 80077c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f000 8126 	beq.w	8007a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	2b03      	cmp	r3, #3
 80077d4:	d053      	beq.n	800787e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	2b03      	cmp	r3, #3
 80077da:	d86f      	bhi.n	80078bc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d003      	beq.n	80077ea <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d02b      	beq.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80077e8:	e068      	b.n	80078bc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077ea:	4b94      	ldr	r3, [pc, #592]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	08db      	lsrs	r3, r3, #3
 80077f0:	f003 0303 	and.w	r3, r3, #3
 80077f4:	4a92      	ldr	r2, [pc, #584]	@ (8007a40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80077f6:	fa22 f303 	lsr.w	r3, r2, r3
 80077fa:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	ee07 3a90 	vmov	s15, r3
 8007802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007806:	69bb      	ldr	r3, [r7, #24]
 8007808:	ee07 3a90 	vmov	s15, r3
 800780c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007810:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	ee07 3a90 	vmov	s15, r3
 800781a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800781e:	ed97 6a04 	vldr	s12, [r7, #16]
 8007822:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800782a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800782e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800783a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800783e:	e068      	b.n	8007912 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	ee07 3a90 	vmov	s15, r3
 8007846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800784a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800784e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007852:	6a3b      	ldr	r3, [r7, #32]
 8007854:	ee07 3a90 	vmov	s15, r3
 8007858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800785c:	ed97 6a04 	vldr	s12, [r7, #16]
 8007860:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800786c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007878:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800787c:	e049      	b.n	8007912 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	ee07 3a90 	vmov	s15, r3
 8007884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007888:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800788c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	ee07 3a90 	vmov	s15, r3
 8007896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800789a:	ed97 6a04 	vldr	s12, [r7, #16]
 800789e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80078ba:	e02a      	b.n	8007912 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078bc:	4b5f      	ldr	r3, [pc, #380]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	08db      	lsrs	r3, r3, #3
 80078c2:	f003 0303 	and.w	r3, r3, #3
 80078c6:	4a5e      	ldr	r2, [pc, #376]	@ (8007a40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80078c8:	fa22 f303 	lsr.w	r3, r2, r3
 80078cc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	ee07 3a90 	vmov	s15, r3
 80078d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	ee07 3a90 	vmov	s15, r3
 80078de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	ee07 3a90 	vmov	s15, r3
 80078ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078f0:	ed97 6a04 	vldr	s12, [r7, #16]
 80078f4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007900:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007904:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800790c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007910:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007912:	4b4a      	ldr	r3, [pc, #296]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800791a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800791e:	d121      	bne.n	8007964 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007920:	4b46      	ldr	r3, [pc, #280]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d017      	beq.n	800795c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800792c:	4b43      	ldr	r3, [pc, #268]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800792e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007930:	0a5b      	lsrs	r3, r3, #9
 8007932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007936:	ee07 3a90 	vmov	s15, r3
 800793a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800793e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007942:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007946:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800794a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800794e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007952:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	e006      	b.n	800796a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	601a      	str	r2, [r3, #0]
 8007962:	e002      	b.n	800796a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800796a:	4b34      	ldr	r3, [pc, #208]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007972:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007976:	d121      	bne.n	80079bc <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007978:	4b30      	ldr	r3, [pc, #192]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800797a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007980:	2b00      	cmp	r3, #0
 8007982:	d017      	beq.n	80079b4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007984:	4b2d      	ldr	r3, [pc, #180]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007988:	0c1b      	lsrs	r3, r3, #16
 800798a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800798e:	ee07 3a90 	vmov	s15, r3
 8007992:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800799a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800799e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80079a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079aa:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	605a      	str	r2, [r3, #4]
 80079b2:	e006      	b.n	80079c2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	605a      	str	r2, [r3, #4]
 80079ba:	e002      	b.n	80079c2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079c2:	4b1e      	ldr	r3, [pc, #120]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079ce:	d121      	bne.n	8007a14 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80079d0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d017      	beq.n	8007a0c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80079dc:	4b17      	ldr	r3, [pc, #92]	@ (8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e0:	0e1b      	lsrs	r3, r3, #24
 80079e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80079ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80079f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80079fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a02:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a0a:	e010      	b.n	8007a2e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	609a      	str	r2, [r3, #8]
}
 8007a12:	e00c      	b.n	8007a2e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	609a      	str	r2, [r3, #8]
}
 8007a1a:	e008      	b.n	8007a2e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	609a      	str	r2, [r3, #8]
}
 8007a2e:	bf00      	nop
 8007a30:	372c      	adds	r7, #44	@ 0x2c
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	44020c00 	.word	0x44020c00
 8007a40:	03d09000 	.word	0x03d09000
 8007a44:	46000000 	.word	0x46000000
 8007a48:	4a742400 	.word	0x4a742400
 8007a4c:	4bbebc20 	.word	0x4bbebc20

08007a50 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b08b      	sub	sp, #44	@ 0x2c
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007a58:	4bae      	ldr	r3, [pc, #696]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a60:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007a62:	4bac      	ldr	r3, [pc, #688]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a66:	f003 0303 	and.w	r3, r3, #3
 8007a6a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8007a6c:	4ba9      	ldr	r3, [pc, #676]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a70:	0a1b      	lsrs	r3, r3, #8
 8007a72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a76:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007a78:	4ba6      	ldr	r3, [pc, #664]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7c:	091b      	lsrs	r3, r3, #4
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8007a84:	4ba3      	ldr	r3, [pc, #652]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a88:	08db      	lsrs	r3, r3, #3
 8007a8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	fb02 f303 	mul.w	r3, r2, r3
 8007a94:	ee07 3a90 	vmov	s15, r3
 8007a98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 8126 	beq.w	8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	2b03      	cmp	r3, #3
 8007aac:	d053      	beq.n	8007b56 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d86f      	bhi.n	8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d003      	beq.n	8007ac2 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d02b      	beq.n	8007b18 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007ac0:	e068      	b.n	8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ac2:	4b94      	ldr	r3, [pc, #592]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	08db      	lsrs	r3, r3, #3
 8007ac8:	f003 0303 	and.w	r3, r3, #3
 8007acc:	4a92      	ldr	r2, [pc, #584]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007ace:	fa22 f303 	lsr.w	r3, r2, r3
 8007ad2:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	ee07 3a90 	vmov	s15, r3
 8007ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	ee07 3a90 	vmov	s15, r3
 8007ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	ee07 3a90 	vmov	s15, r3
 8007af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007af6:	ed97 6a04 	vldr	s12, [r7, #16]
 8007afa:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b12:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007b16:	e068      	b.n	8007bea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	ee07 3a90 	vmov	s15, r3
 8007b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b22:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8007b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2a:	6a3b      	ldr	r3, [r7, #32]
 8007b2c:	ee07 3a90 	vmov	s15, r3
 8007b30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b34:	ed97 6a04 	vldr	s12, [r7, #16]
 8007b38:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007b3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b50:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007b54:	e049      	b.n	8007bea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	ee07 3a90 	vmov	s15, r3
 8007b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b60:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007d24 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8007b64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	ee07 3a90 	vmov	s15, r3
 8007b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b72:	ed97 6a04 	vldr	s12, [r7, #16]
 8007b76:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b8e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007b92:	e02a      	b.n	8007bea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b94:	4b5f      	ldr	r3, [pc, #380]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	08db      	lsrs	r3, r3, #3
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	4a5e      	ldr	r2, [pc, #376]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba4:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	ee07 3a90 	vmov	s15, r3
 8007bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	ee07 3a90 	vmov	s15, r3
 8007bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	ee07 3a90 	vmov	s15, r3
 8007bc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc8:	ed97 6a04 	vldr	s12, [r7, #16]
 8007bcc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007bd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007be8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007bea:	4b4a      	ldr	r3, [pc, #296]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bf6:	d121      	bne.n	8007c3c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007bf8:	4b46      	ldr	r3, [pc, #280]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d017      	beq.n	8007c34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007c04:	4b43      	ldr	r3, [pc, #268]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c08:	0a5b      	lsrs	r3, r3, #9
 8007c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8007c16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c1a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007c1e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c2a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	601a      	str	r2, [r3, #0]
 8007c32:	e006      	b.n	8007c42 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	e002      	b.n	8007c42 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c42:	4b34      	ldr	r3, [pc, #208]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c4e:	d121      	bne.n	8007c94 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007c50:	4b30      	ldr	r3, [pc, #192]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d017      	beq.n	8007c8c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c60:	0c1b      	lsrs	r3, r3, #16
 8007c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c66:	ee07 3a90 	vmov	s15, r3
 8007c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007c6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007c76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007c7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c82:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	605a      	str	r2, [r3, #4]
 8007c8a:	e006      	b.n	8007c9a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	605a      	str	r2, [r3, #4]
 8007c92:	e002      	b.n	8007c9a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ca6:	d121      	bne.n	8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d017      	beq.n	8007ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007cb4:	4b17      	ldr	r3, [pc, #92]	@ (8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb8:	0e1b      	lsrs	r3, r3, #24
 8007cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8007cc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007cce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cda:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8007ce2:	e010      	b.n	8007d06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	609a      	str	r2, [r3, #8]
}
 8007cea:	e00c      	b.n	8007d06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	609a      	str	r2, [r3, #8]
}
 8007cf2:	e008      	b.n	8007d06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	609a      	str	r2, [r3, #8]
}
 8007d06:	bf00      	nop
 8007d08:	372c      	adds	r7, #44	@ 0x2c
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	44020c00 	.word	0x44020c00
 8007d18:	03d09000 	.word	0x03d09000
 8007d1c:	46000000 	.word	0x46000000
 8007d20:	4a742400 	.word	0x4a742400
 8007d24:	4bbebc20 	.word	0x4bbebc20

08007d28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007d28:	b590      	push	{r4, r7, lr}
 8007d2a:	b08f      	sub	sp, #60	@ 0x3c
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007d32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d36:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8007d3a:	4321      	orrs	r1, r4
 8007d3c:	d150      	bne.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007d3e:	4b26      	ldr	r3, [pc, #152]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d48:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007d4a:	4b23      	ldr	r3, [pc, #140]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d108      	bne.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d5e:	d104      	bne.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007d60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d66:	f002 bb2a 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d78:	d108      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d80:	d104      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007d82:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007d86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d88:	f002 bb19 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007d8c:	4b12      	ldr	r3, [pc, #72]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d98:	d119      	bne.n	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007da0:	d115      	bne.n	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007da2:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8007daa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dae:	d30a      	bcc.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8007db0:	4b09      	ldr	r3, [pc, #36]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007db2:	69db      	ldr	r3, [r3, #28]
 8007db4:	0a1b      	lsrs	r3, r3, #8
 8007db6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007dba:	4a08      	ldr	r2, [pc, #32]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007dc2:	f002 bafc 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007dca:	f002 baf8 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd2:	f002 baf4 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dd6:	bf00      	nop
 8007dd8:	44020c00 	.word	0x44020c00
 8007ddc:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007de4:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8007de8:	ea50 0104 	orrs.w	r1, r0, r4
 8007dec:	f001 8275 	beq.w	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8007df0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007df4:	2801      	cmp	r0, #1
 8007df6:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8007dfa:	f082 82dd 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007dfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e02:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8007e06:	ea50 0104 	orrs.w	r1, r0, r4
 8007e0a:	f001 816c 	beq.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007e0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e12:	2801      	cmp	r0, #1
 8007e14:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007e18:	f082 82ce 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e20:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8007e24:	ea50 0104 	orrs.w	r1, r0, r4
 8007e28:	f001 8602 	beq.w	8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007e2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e30:	2801      	cmp	r0, #1
 8007e32:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8007e36:	f082 82bf 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e3e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8007e42:	ea50 0104 	orrs.w	r1, r0, r4
 8007e46:	f001 854c 	beq.w	80098e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8007e4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e4e:	2801      	cmp	r0, #1
 8007e50:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8007e54:	f082 82b0 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e5c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007e60:	ea50 0104 	orrs.w	r1, r0, r4
 8007e64:	f001 849e 	beq.w	80097a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8007e68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e6c:	2801      	cmp	r0, #1
 8007e6e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8007e72:	f082 82a1 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e7a:	f1a1 0420 	sub.w	r4, r1, #32
 8007e7e:	ea50 0104 	orrs.w	r1, r0, r4
 8007e82:	f001 83e8 	beq.w	8009656 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8007e86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e8a:	2801      	cmp	r0, #1
 8007e8c:	f171 0120 	sbcs.w	r1, r1, #32
 8007e90:	f082 8292 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e98:	f1a1 0410 	sub.w	r4, r1, #16
 8007e9c:	ea50 0104 	orrs.w	r1, r0, r4
 8007ea0:	f002 8256 	beq.w	800a350 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8007ea4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ea8:	2801      	cmp	r0, #1
 8007eaa:	f171 0110 	sbcs.w	r1, r1, #16
 8007eae:	f082 8283 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007eb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eb6:	f1a1 0408 	sub.w	r4, r1, #8
 8007eba:	ea50 0104 	orrs.w	r1, r0, r4
 8007ebe:	f002 81cc 	beq.w	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8007ec2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ec6:	2801      	cmp	r0, #1
 8007ec8:	f171 0108 	sbcs.w	r1, r1, #8
 8007ecc:	f082 8274 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ed4:	1f0c      	subs	r4, r1, #4
 8007ed6:	ea50 0104 	orrs.w	r1, r0, r4
 8007eda:	f001 8648 	beq.w	8009b6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8007ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ee2:	2801      	cmp	r0, #1
 8007ee4:	f171 0104 	sbcs.w	r1, r1, #4
 8007ee8:	f082 8266 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007eec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ef0:	1e8c      	subs	r4, r1, #2
 8007ef2:	ea50 0104 	orrs.w	r1, r0, r4
 8007ef6:	f002 8143 	beq.w	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8007efa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007efe:	2801      	cmp	r0, #1
 8007f00:	f171 0102 	sbcs.w	r1, r1, #2
 8007f04:	f082 8258 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f0c:	1e4c      	subs	r4, r1, #1
 8007f0e:	ea50 0104 	orrs.w	r1, r0, r4
 8007f12:	f002 80ce 	beq.w	800a0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8007f16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f1a:	2801      	cmp	r0, #1
 8007f1c:	f171 0101 	sbcs.w	r1, r1, #1
 8007f20:	f082 824a 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f28:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007f2c:	4321      	orrs	r1, r4
 8007f2e:	f002 8059 	beq.w	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8007f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f36:	4cd9      	ldr	r4, [pc, #868]	@ (800829c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007f38:	42a0      	cmp	r0, r4
 8007f3a:	f171 0100 	sbcs.w	r1, r1, #0
 8007f3e:	f082 823b 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f46:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8007f4a:	4321      	orrs	r1, r4
 8007f4c:	f001 87d9 	beq.w	8009f02 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007f50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f54:	4cd2      	ldr	r4, [pc, #840]	@ (80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8007f56:	42a0      	cmp	r0, r4
 8007f58:	f171 0100 	sbcs.w	r1, r1, #0
 8007f5c:	f082 822c 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f64:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8007f68:	4321      	orrs	r1, r4
 8007f6a:	f001 8751 	beq.w	8009e10 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8007f6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f72:	4ccc      	ldr	r4, [pc, #816]	@ (80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007f74:	42a0      	cmp	r0, r4
 8007f76:	f171 0100 	sbcs.w	r1, r1, #0
 8007f7a:	f082 821d 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f82:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8007f86:	4321      	orrs	r1, r4
 8007f88:	f001 869a 	beq.w	8009cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8007f8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f90:	4cc5      	ldr	r4, [pc, #788]	@ (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8007f92:	42a0      	cmp	r0, r4
 8007f94:	f171 0100 	sbcs.w	r1, r1, #0
 8007f98:	f082 820e 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fa0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8007fa4:	4321      	orrs	r1, r4
 8007fa6:	f001 8612 	beq.w	8009bce <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8007faa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fae:	4cbf      	ldr	r4, [pc, #764]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8007fb0:	42a0      	cmp	r0, r4
 8007fb2:	f171 0100 	sbcs.w	r1, r1, #0
 8007fb6:	f082 81ff 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fbe:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8007fc2:	4321      	orrs	r1, r4
 8007fc4:	f002 817e 	beq.w	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8007fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fcc:	4cb8      	ldr	r4, [pc, #736]	@ (80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007fce:	42a0      	cmp	r0, r4
 8007fd0:	f171 0100 	sbcs.w	r1, r1, #0
 8007fd4:	f082 81f0 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fdc:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8007fe0:	4321      	orrs	r1, r4
 8007fe2:	f000 829e 	beq.w	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8007fe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fea:	4cb2      	ldr	r4, [pc, #712]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007fec:	42a0      	cmp	r0, r4
 8007fee:	f171 0100 	sbcs.w	r1, r1, #0
 8007ff2:	f082 81e1 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ff6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ffa:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8007ffe:	4321      	orrs	r1, r4
 8008000:	f000 826d 	beq.w	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008004:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008008:	4cab      	ldr	r4, [pc, #684]	@ (80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800800a:	42a0      	cmp	r0, r4
 800800c:	f171 0100 	sbcs.w	r1, r1, #0
 8008010:	f082 81d2 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008014:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008018:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800801c:	4321      	orrs	r1, r4
 800801e:	f001 800d 	beq.w	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8008022:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008026:	4ca5      	ldr	r4, [pc, #660]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008028:	42a0      	cmp	r0, r4
 800802a:	f171 0100 	sbcs.w	r1, r1, #0
 800802e:	f082 81c3 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008032:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008036:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800803a:	4321      	orrs	r1, r4
 800803c:	f000 81d0 	beq.w	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8008040:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008044:	4c9e      	ldr	r4, [pc, #632]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8008046:	42a0      	cmp	r0, r4
 8008048:	f171 0100 	sbcs.w	r1, r1, #0
 800804c:	f082 81b4 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008054:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8008058:	4321      	orrs	r1, r4
 800805a:	f000 8142 	beq.w	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800805e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008062:	4c98      	ldr	r4, [pc, #608]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008064:	42a0      	cmp	r0, r4
 8008066:	f171 0100 	sbcs.w	r1, r1, #0
 800806a:	f082 81a5 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800806e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008072:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8008076:	4321      	orrs	r1, r4
 8008078:	f001 824e 	beq.w	8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800807c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008080:	4c91      	ldr	r4, [pc, #580]	@ (80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8008082:	42a0      	cmp	r0, r4
 8008084:	f171 0100 	sbcs.w	r1, r1, #0
 8008088:	f082 8196 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800808c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008090:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008094:	4321      	orrs	r1, r4
 8008096:	f001 8197 	beq.w	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800809a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800809e:	4c8b      	ldr	r4, [pc, #556]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80080a0:	42a0      	cmp	r0, r4
 80080a2:	f171 0100 	sbcs.w	r1, r1, #0
 80080a6:	f082 8187 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080ae:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80080b2:	4321      	orrs	r1, r4
 80080b4:	f001 8154 	beq.w	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 80080b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080bc:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80080c0:	f171 0100 	sbcs.w	r1, r1, #0
 80080c4:	f082 8178 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080cc:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 80080d0:	4321      	orrs	r1, r4
 80080d2:	f001 80b7 	beq.w	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 80080d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080da:	f248 0401 	movw	r4, #32769	@ 0x8001
 80080de:	42a0      	cmp	r0, r4
 80080e0:	f171 0100 	sbcs.w	r1, r1, #0
 80080e4:	f082 8168 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080ec:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 80080f0:	4321      	orrs	r1, r4
 80080f2:	f001 8064 	beq.w	80091be <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 80080f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080fa:	f244 0401 	movw	r4, #16385	@ 0x4001
 80080fe:	42a0      	cmp	r0, r4
 8008100:	f171 0100 	sbcs.w	r1, r1, #0
 8008104:	f082 8158 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008108:	e9d7 0100 	ldrd	r0, r1, [r7]
 800810c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8008110:	4321      	orrs	r1, r4
 8008112:	f001 8011 	beq.w	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8008116:	e9d7 0100 	ldrd	r0, r1, [r7]
 800811a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800811e:	42a0      	cmp	r0, r4
 8008120:	f171 0100 	sbcs.w	r1, r1, #0
 8008124:	f082 8148 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008128:	e9d7 0100 	ldrd	r0, r1, [r7]
 800812c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8008130:	4321      	orrs	r1, r4
 8008132:	f000 871e 	beq.w	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8008136:	e9d7 0100 	ldrd	r0, r1, [r7]
 800813a:	f241 0401 	movw	r4, #4097	@ 0x1001
 800813e:	42a0      	cmp	r0, r4
 8008140:	f171 0100 	sbcs.w	r1, r1, #0
 8008144:	f082 8138 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800814c:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8008150:	4321      	orrs	r1, r4
 8008152:	f000 86a8 	beq.w	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8008156:	e9d7 0100 	ldrd	r0, r1, [r7]
 800815a:	f640 0401 	movw	r4, #2049	@ 0x801
 800815e:	42a0      	cmp	r0, r4
 8008160:	f171 0100 	sbcs.w	r1, r1, #0
 8008164:	f082 8128 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800816c:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8008170:	4321      	orrs	r1, r4
 8008172:	f000 8632 	beq.w	8008dda <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8008176:	e9d7 0100 	ldrd	r0, r1, [r7]
 800817a:	f240 4401 	movw	r4, #1025	@ 0x401
 800817e:	42a0      	cmp	r0, r4
 8008180:	f171 0100 	sbcs.w	r1, r1, #0
 8008184:	f082 8118 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800818c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8008190:	4321      	orrs	r1, r4
 8008192:	f000 85b0 	beq.w	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8008196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800819a:	f240 2401 	movw	r4, #513	@ 0x201
 800819e:	42a0      	cmp	r0, r4
 80081a0:	f171 0100 	sbcs.w	r1, r1, #0
 80081a4:	f082 8108 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ac:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80081b0:	4321      	orrs	r1, r4
 80081b2:	f000 8535 	beq.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80081b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ba:	f240 1401 	movw	r4, #257	@ 0x101
 80081be:	42a0      	cmp	r0, r4
 80081c0:	f171 0100 	sbcs.w	r1, r1, #0
 80081c4:	f082 80f8 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081cc:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 80081d0:	4321      	orrs	r1, r4
 80081d2:	f000 84ba 	beq.w	8008b4a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 80081d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081da:	2881      	cmp	r0, #129	@ 0x81
 80081dc:	f171 0100 	sbcs.w	r1, r1, #0
 80081e0:	f082 80ea 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081e8:	2821      	cmp	r0, #33	@ 0x21
 80081ea:	f171 0100 	sbcs.w	r1, r1, #0
 80081ee:	d26f      	bcs.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80081f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081f4:	4301      	orrs	r1, r0
 80081f6:	f002 80df 	beq.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081fe:	1e42      	subs	r2, r0, #1
 8008200:	f141 33ff 	adc.w	r3, r1, #4294967295
 8008204:	2a20      	cmp	r2, #32
 8008206:	f173 0100 	sbcs.w	r1, r3, #0
 800820a:	f082 80d5 	bcs.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800820e:	2a1f      	cmp	r2, #31
 8008210:	f202 80d2 	bhi.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008214:	a101      	add	r1, pc, #4	@ (adr r1, 800821c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8008216:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800821a:	bf00      	nop
 800821c:	0800857d 	.word	0x0800857d
 8008220:	08008649 	.word	0x08008649
 8008224:	0800a3b9 	.word	0x0800a3b9
 8008228:	08008709 	.word	0x08008709
 800822c:	0800a3b9 	.word	0x0800a3b9
 8008230:	0800a3b9 	.word	0x0800a3b9
 8008234:	0800a3b9 	.word	0x0800a3b9
 8008238:	080087d9 	.word	0x080087d9
 800823c:	0800a3b9 	.word	0x0800a3b9
 8008240:	0800a3b9 	.word	0x0800a3b9
 8008244:	0800a3b9 	.word	0x0800a3b9
 8008248:	0800a3b9 	.word	0x0800a3b9
 800824c:	0800a3b9 	.word	0x0800a3b9
 8008250:	0800a3b9 	.word	0x0800a3b9
 8008254:	0800a3b9 	.word	0x0800a3b9
 8008258:	080088bb 	.word	0x080088bb
 800825c:	0800a3b9 	.word	0x0800a3b9
 8008260:	0800a3b9 	.word	0x0800a3b9
 8008264:	0800a3b9 	.word	0x0800a3b9
 8008268:	0800a3b9 	.word	0x0800a3b9
 800826c:	0800a3b9 	.word	0x0800a3b9
 8008270:	0800a3b9 	.word	0x0800a3b9
 8008274:	0800a3b9 	.word	0x0800a3b9
 8008278:	0800a3b9 	.word	0x0800a3b9
 800827c:	0800a3b9 	.word	0x0800a3b9
 8008280:	0800a3b9 	.word	0x0800a3b9
 8008284:	0800a3b9 	.word	0x0800a3b9
 8008288:	0800a3b9 	.word	0x0800a3b9
 800828c:	0800a3b9 	.word	0x0800a3b9
 8008290:	0800a3b9 	.word	0x0800a3b9
 8008294:	0800a3b9 	.word	0x0800a3b9
 8008298:	08008991 	.word	0x08008991
 800829c:	80000001 	.word	0x80000001
 80082a0:	40000001 	.word	0x40000001
 80082a4:	20000001 	.word	0x20000001
 80082a8:	10000001 	.word	0x10000001
 80082ac:	08000001 	.word	0x08000001
 80082b0:	04000001 	.word	0x04000001
 80082b4:	00800001 	.word	0x00800001
 80082b8:	00400001 	.word	0x00400001
 80082bc:	00200001 	.word	0x00200001
 80082c0:	00100001 	.word	0x00100001
 80082c4:	00080001 	.word	0x00080001
 80082c8:	00040001 	.word	0x00040001
 80082cc:	00020001 	.word	0x00020001
 80082d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082d4:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80082d8:	430b      	orrs	r3, r1
 80082da:	f000 83c4 	beq.w	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80082de:	f002 b86b 	b.w	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80082e2:	4ba1      	ldr	r3, [pc, #644]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80082e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082e8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80082ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80082ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082f4:	d036      	beq.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80082f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082fc:	d86b      	bhi.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80082fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008300:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008304:	d02b      	beq.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008308:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800830c:	d863      	bhi.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008310:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008314:	d01b      	beq.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800831c:	d85b      	bhi.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800831e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008320:	2b00      	cmp	r3, #0
 8008322:	d004      	beq.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8008324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008326:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800832a:	d008      	beq.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800832c:	e053      	b.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800832e:	f107 0320 	add.w	r3, r7, #32
 8008332:	4618      	mov	r0, r3
 8008334:	f7ff f8b4 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800833c:	e04e      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800833e:	f107 0314 	add.w	r3, r7, #20
 8008342:	4618      	mov	r0, r3
 8008344:	f7ff fa18 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800834c:	e046      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800834e:	f107 0308 	add.w	r3, r7, #8
 8008352:	4618      	mov	r0, r3
 8008354:	f7ff fb7c 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800835c:	e03e      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800835e:	4b83      	ldr	r3, [pc, #524]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008360:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008362:	e03b      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008364:	4b80      	ldr	r3, [pc, #512]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008366:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800836a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800836e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008370:	4b7d      	ldr	r3, [pc, #500]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0302 	and.w	r3, r3, #2
 8008378:	2b02      	cmp	r3, #2
 800837a:	d10c      	bne.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800837c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800837e:	2b00      	cmp	r3, #0
 8008380:	d109      	bne.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008382:	4b79      	ldr	r3, [pc, #484]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	08db      	lsrs	r3, r3, #3
 8008388:	f003 0303 	and.w	r3, r3, #3
 800838c:	4a78      	ldr	r2, [pc, #480]	@ (8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800838e:	fa22 f303 	lsr.w	r3, r2, r3
 8008392:	637b      	str	r3, [r7, #52]	@ 0x34
 8008394:	e01e      	b.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008396:	4b74      	ldr	r3, [pc, #464]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800839e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a2:	d106      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80083a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083aa:	d102      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80083ac:	4b71      	ldr	r3, [pc, #452]	@ (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80083ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b0:	e010      	b.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083b2:	4b6d      	ldr	r3, [pc, #436]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083be:	d106      	bne.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80083c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083c6:	d102      	bne.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80083c8:	4b6b      	ldr	r3, [pc, #428]	@ (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80083ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80083cc:	e002      	b.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80083ce:	2300      	movs	r3, #0
 80083d0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80083d2:	e003      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80083d4:	e002      	b.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80083d6:	2300      	movs	r3, #0
 80083d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083da:	bf00      	nop
          }
        }
        break;
 80083dc:	f001 bfef 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80083e0:	4b61      	ldr	r3, [pc, #388]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80083e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083e6:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 80083ea:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80083ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083f2:	d036      	beq.n	8008462 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083fa:	d86b      	bhi.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80083fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fe:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008402:	d02b      	beq.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8008404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008406:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800840a:	d863      	bhi.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800840c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008412:	d01b      	beq.n	800844c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008416:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800841a:	d85b      	bhi.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800841c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841e:	2b00      	cmp	r3, #0
 8008420:	d004      	beq.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008424:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008428:	d008      	beq.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800842a:	e053      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800842c:	f107 0320 	add.w	r3, r7, #32
 8008430:	4618      	mov	r0, r3
 8008432:	f7ff f835 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008438:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800843a:	e04e      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800843c:	f107 0314 	add.w	r3, r7, #20
 8008440:	4618      	mov	r0, r3
 8008442:	f7ff f999 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800844a:	e046      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800844c:	f107 0308 	add.w	r3, r7, #8
 8008450:	4618      	mov	r0, r3
 8008452:	f7ff fafd 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800845a:	e03e      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800845c:	4b43      	ldr	r3, [pc, #268]	@ (800856c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800845e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008460:	e03b      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008462:	4b41      	ldr	r3, [pc, #260]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008464:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008468:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800846c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800846e:	4b3e      	ldr	r3, [pc, #248]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0302 	and.w	r3, r3, #2
 8008476:	2b02      	cmp	r3, #2
 8008478:	d10c      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800847a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847c:	2b00      	cmp	r3, #0
 800847e:	d109      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008480:	4b39      	ldr	r3, [pc, #228]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	08db      	lsrs	r3, r3, #3
 8008486:	f003 0303 	and.w	r3, r3, #3
 800848a:	4a39      	ldr	r2, [pc, #228]	@ (8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800848c:	fa22 f303 	lsr.w	r3, r2, r3
 8008490:	637b      	str	r3, [r7, #52]	@ 0x34
 8008492:	e01e      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008494:	4b34      	ldr	r3, [pc, #208]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800849c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a0:	d106      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80084a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a8:	d102      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80084aa:	4b32      	ldr	r3, [pc, #200]	@ (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80084ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ae:	e010      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084b0:	4b2d      	ldr	r3, [pc, #180]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084bc:	d106      	bne.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80084be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084c4:	d102      	bne.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80084c6:	4b2c      	ldr	r3, [pc, #176]	@ (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80084c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ca:	e002      	b.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80084cc:	2300      	movs	r3, #0
 80084ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80084d0:	e003      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80084d2:	e002      	b.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80084d4:	2300      	movs	r3, #0
 80084d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084d8:	bf00      	nop
          }
        }
        break;
 80084da:	f001 bf70 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80084de:	4b22      	ldr	r3, [pc, #136]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80084e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084e8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d108      	bne.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084f0:	f107 0320 	add.w	r3, r7, #32
 80084f4:	4618      	mov	r0, r3
 80084f6:	f7fe ffd3 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80084fe:	f001 bf5e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8008502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008504:	2b40      	cmp	r3, #64	@ 0x40
 8008506:	d108      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008508:	f107 0314 	add.w	r3, r7, #20
 800850c:	4618      	mov	r0, r3
 800850e:	f7ff f933 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008516:	f001 bf52 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800851a:	2300      	movs	r3, #0
 800851c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800851e:	f001 bf4e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8008522:	4b11      	ldr	r3, [pc, #68]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008524:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800852c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800852e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008530:	2b00      	cmp	r3, #0
 8008532:	d108      	bne.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008534:	f107 0320 	add.w	r3, r7, #32
 8008538:	4618      	mov	r0, r3
 800853a:	f7fe ffb1 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800853e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008540:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008542:	f001 bf3c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2b80      	cmp	r3, #128	@ 0x80
 800854a:	d108      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800854c:	f107 0314 	add.w	r3, r7, #20
 8008550:	4618      	mov	r0, r3
 8008552:	f7ff f911 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800855a:	f001 bf30 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800855e:	2300      	movs	r3, #0
 8008560:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008562:	f001 bf2c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008566:	bf00      	nop
 8008568:	44020c00 	.word	0x44020c00
 800856c:	00bb8000 	.word	0x00bb8000
 8008570:	03d09000 	.word	0x03d09000
 8008574:	003d0900 	.word	0x003d0900
 8008578:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800857c:	4b9d      	ldr	r3, [pc, #628]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800857e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008582:	f003 0307 	and.w	r3, r3, #7
 8008586:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	2b00      	cmp	r3, #0
 800858c:	d104      	bne.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800858e:	f7fc ffd1 	bl	8005534 <HAL_RCC_GetPCLK2Freq>
 8008592:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008594:	f001 bf13 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8008598:	4b96      	ldr	r3, [pc, #600]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085a4:	d10a      	bne.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80085a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d107      	bne.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085ac:	f107 0314 	add.w	r3, r7, #20
 80085b0:	4618      	mov	r0, r3
 80085b2:	f7ff f8e1 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80085ba:	e043      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80085bc:	4b8d      	ldr	r3, [pc, #564]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085c8:	d10a      	bne.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	d107      	bne.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085d0:	f107 0308 	add.w	r3, r7, #8
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7ff fa3b 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80085de:	e031      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80085e0:	4b84      	ldr	r3, [pc, #528]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0302 	and.w	r3, r3, #2
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d10c      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80085ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ee:	2b03      	cmp	r3, #3
 80085f0:	d109      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80085f2:	4b80      	ldr	r3, [pc, #512]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	08db      	lsrs	r3, r3, #3
 80085f8:	f003 0303 	and.w	r3, r3, #3
 80085fc:	4a7e      	ldr	r2, [pc, #504]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80085fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
 8008604:	e01e      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8008606:	4b7b      	ldr	r3, [pc, #492]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800860e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008612:	d105      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	2b04      	cmp	r3, #4
 8008618:	d102      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800861a:	4b78      	ldr	r3, [pc, #480]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800861c:	637b      	str	r3, [r7, #52]	@ 0x34
 800861e:	e011      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008620:	4b74      	ldr	r3, [pc, #464]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b02      	cmp	r3, #2
 800862c:	d106      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	2b05      	cmp	r3, #5
 8008632:	d103      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8008634:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
 800863a:	e003      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008640:	f001 bebd 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008644:	f001 bebb 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008648:	4b6a      	ldr	r3, [pc, #424]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800864a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800864e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008652:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008656:	2b00      	cmp	r3, #0
 8008658:	d104      	bne.n	8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800865a:	f7fc ff55 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 800865e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8008660:	f001 bead 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8008664:	4b63      	ldr	r3, [pc, #396]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800866c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008670:	d10a      	bne.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	2b08      	cmp	r3, #8
 8008676:	d107      	bne.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008678:	f107 0314 	add.w	r3, r7, #20
 800867c:	4618      	mov	r0, r3
 800867e:	f7ff f87b 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	637b      	str	r3, [r7, #52]	@ 0x34
 8008686:	e03d      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8008688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868a:	2b10      	cmp	r3, #16
 800868c:	d108      	bne.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800868e:	f107 0308 	add.w	r3, r7, #8
 8008692:	4618      	mov	r0, r3
 8008694:	f7ff f9dc 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800869c:	f001 be8f 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80086a0:	4b54      	ldr	r3, [pc, #336]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d10c      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80086ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ae:	2b18      	cmp	r3, #24
 80086b0:	d109      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086b2:	4b50      	ldr	r3, [pc, #320]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	08db      	lsrs	r3, r3, #3
 80086b8:	f003 0303 	and.w	r3, r3, #3
 80086bc:	4a4e      	ldr	r2, [pc, #312]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80086be:	fa22 f303 	lsr.w	r3, r2, r3
 80086c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086c4:	e01e      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80086c6:	4b4b      	ldr	r3, [pc, #300]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086d2:	d105      	bne.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	2b20      	cmp	r3, #32
 80086d8:	d102      	bne.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 80086da:	4b48      	ldr	r3, [pc, #288]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80086dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80086de:	e011      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80086e0:	4b44      	ldr	r3, [pc, #272]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086e6:	f003 0302 	and.w	r3, r3, #2
 80086ea:	2b02      	cmp	r3, #2
 80086ec:	d106      	bne.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 80086ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f0:	2b28      	cmp	r3, #40	@ 0x28
 80086f2:	d103      	bne.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 80086f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086fa:	e003      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008700:	f001 be5d 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008704:	f001 be5b 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008708:	4b3a      	ldr	r3, [pc, #232]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800870a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800870e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008712:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	2b00      	cmp	r3, #0
 8008718:	d104      	bne.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800871a:	f7fc fef5 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 800871e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008720:	f001 be4d 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8008724:	4b33      	ldr	r3, [pc, #204]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800872c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008730:	d10a      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	2b40      	cmp	r3, #64	@ 0x40
 8008736:	d107      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008738:	f107 0314 	add.w	r3, r7, #20
 800873c:	4618      	mov	r0, r3
 800873e:	f7ff f81b 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	637b      	str	r3, [r7, #52]	@ 0x34
 8008746:	e045      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8008748:	4b2a      	ldr	r3, [pc, #168]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008754:	d10a      	bne.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8008756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008758:	2b80      	cmp	r3, #128	@ 0x80
 800875a:	d107      	bne.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800875c:	f107 0308 	add.w	r3, r7, #8
 8008760:	4618      	mov	r0, r3
 8008762:	f7ff f975 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	637b      	str	r3, [r7, #52]	@ 0x34
 800876a:	e033      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800876c:	4b21      	ldr	r3, [pc, #132]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0302 	and.w	r3, r3, #2
 8008774:	2b02      	cmp	r3, #2
 8008776:	d10c      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	2bc0      	cmp	r3, #192	@ 0xc0
 800877c:	d109      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800877e:	4b1d      	ldr	r3, [pc, #116]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	08db      	lsrs	r3, r3, #3
 8008784:	f003 0303 	and.w	r3, r3, #3
 8008788:	4a1b      	ldr	r2, [pc, #108]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800878a:	fa22 f303 	lsr.w	r3, r2, r3
 800878e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008790:	e020      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8008792:	4b18      	ldr	r3, [pc, #96]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800879a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800879e:	d106      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087a6:	d102      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80087a8:	4b14      	ldr	r3, [pc, #80]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ac:	e012      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80087ae:	4b11      	ldr	r3, [pc, #68]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087b4:	f003 0302 	and.w	r3, r3, #2
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d107      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80087c2:	d103      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80087c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ca:	e003      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087d0:	f001 bdf5 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087d4:	f001 bdf3 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80087d8:	4b06      	ldr	r3, [pc, #24]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80087de:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80087e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d10a      	bne.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80087ea:	f7fc fe8d 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 80087ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 80087f0:	f001 bde5 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087f4:	44020c00 	.word	0x44020c00
 80087f8:	03d09000 	.word	0x03d09000
 80087fc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008800:	4ba0      	ldr	r3, [pc, #640]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008808:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800880c:	d10b      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800880e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008814:	d107      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008816:	f107 0314 	add.w	r3, r7, #20
 800881a:	4618      	mov	r0, r3
 800881c:	f7fe ffac 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008820:	69bb      	ldr	r3, [r7, #24]
 8008822:	637b      	str	r3, [r7, #52]	@ 0x34
 8008824:	e047      	b.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8008826:	4b97      	ldr	r3, [pc, #604]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800882e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008832:	d10b      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8008834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800883a:	d107      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800883c:	f107 0308 	add.w	r3, r7, #8
 8008840:	4618      	mov	r0, r3
 8008842:	f7ff f905 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
 800884a:	e034      	b.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800884c:	4b8d      	ldr	r3, [pc, #564]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0302 	and.w	r3, r3, #2
 8008854:	2b02      	cmp	r3, #2
 8008856:	d10d      	bne.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8008858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800885e:	d109      	bne.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008860:	4b88      	ldr	r3, [pc, #544]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	08db      	lsrs	r3, r3, #3
 8008866:	f003 0303 	and.w	r3, r3, #3
 800886a:	4a87      	ldr	r2, [pc, #540]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800886c:	fa22 f303 	lsr.w	r3, r2, r3
 8008870:	637b      	str	r3, [r7, #52]	@ 0x34
 8008872:	e020      	b.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8008874:	4b83      	ldr	r3, [pc, #524]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800887c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008880:	d106      	bne.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008888:	d102      	bne.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800888a:	4b80      	ldr	r3, [pc, #512]	@ (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800888c:	637b      	str	r3, [r7, #52]	@ 0x34
 800888e:	e012      	b.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008890:	4b7c      	ldr	r3, [pc, #496]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008896:	f003 0302 	and.w	r3, r3, #2
 800889a:	2b02      	cmp	r3, #2
 800889c:	d107      	bne.n	80088ae <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800889e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80088a4:	d103      	bne.n	80088ae <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80088a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ac:	e003      	b.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80088ae:	2300      	movs	r3, #0
 80088b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088b2:	f001 bd84 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80088b6:	f001 bd82 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80088ba:	4b72      	ldr	r3, [pc, #456]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80088c0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80088c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80088c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d104      	bne.n	80088d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80088cc:	f7fc fe1c 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 80088d0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80088d2:	f001 bd74 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80088d6:	4b6b      	ldr	r3, [pc, #428]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088e2:	d10b      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80088e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ea:	d107      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ec:	f107 0314 	add.w	r3, r7, #20
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7fe ff41 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fa:	e047      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80088fc:	4b61      	ldr	r3, [pc, #388]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008908:	d10b      	bne.n	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008910:	d107      	bne.n	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008912:	f107 0308 	add.w	r3, r7, #8
 8008916:	4618      	mov	r0, r3
 8008918:	f7ff f89a 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008920:	e034      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008922:	4b58      	ldr	r3, [pc, #352]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b02      	cmp	r3, #2
 800892c:	d10d      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008934:	d109      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008936:	4b53      	ldr	r3, [pc, #332]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	08db      	lsrs	r3, r3, #3
 800893c:	f003 0303 	and.w	r3, r3, #3
 8008940:	4a51      	ldr	r2, [pc, #324]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008942:	fa22 f303 	lsr.w	r3, r2, r3
 8008946:	637b      	str	r3, [r7, #52]	@ 0x34
 8008948:	e020      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800894a:	4b4e      	ldr	r3, [pc, #312]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008956:	d106      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800895e:	d102      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8008960:	4b4a      	ldr	r3, [pc, #296]	@ (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008962:	637b      	str	r3, [r7, #52]	@ 0x34
 8008964:	e012      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008966:	4b47      	ldr	r3, [pc, #284]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800896c:	f003 0302 	and.w	r3, r3, #2
 8008970:	2b02      	cmp	r3, #2
 8008972:	d107      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8008974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008976:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800897a:	d103      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 800897c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008980:	637b      	str	r3, [r7, #52]	@ 0x34
 8008982:	e003      	b.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008988:	f001 bd19 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800898c:	f001 bd17 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008990:	4b3c      	ldr	r3, [pc, #240]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008992:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008996:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800899a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d104      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80089a2:	f7fc fdb1 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 80089a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80089a8:	f001 bd09 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80089ac:	4b35      	ldr	r3, [pc, #212]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089b8:	d10b      	bne.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80089ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089c0:	d107      	bne.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089c2:	f107 0314 	add.w	r3, r7, #20
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fed6 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80089d0:	e047      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80089d2:	4b2c      	ldr	r3, [pc, #176]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089de:	d10b      	bne.n	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80089e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089e6:	d107      	bne.n	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089e8:	f107 0308 	add.w	r3, r7, #8
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7ff f82f 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80089f6:	e034      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80089f8:	4b22      	ldr	r3, [pc, #136]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 0302 	and.w	r3, r3, #2
 8008a00:	2b02      	cmp	r3, #2
 8008a02:	d10d      	bne.n	8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8008a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a06:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008a0a:	d109      	bne.n	8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	08db      	lsrs	r3, r3, #3
 8008a12:	f003 0303 	and.w	r3, r3, #3
 8008a16:	4a1c      	ldr	r2, [pc, #112]	@ (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008a18:	fa22 f303 	lsr.w	r3, r2, r3
 8008a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a1e:	e020      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008a20:	4b18      	ldr	r3, [pc, #96]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a2c:	d106      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a34:	d102      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8008a36:	4b15      	ldr	r3, [pc, #84]	@ (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a3a:	e012      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008a3c:	4b11      	ldr	r3, [pc, #68]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a42:	f003 0302 	and.w	r3, r3, #2
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d107      	bne.n	8008a5a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008a50:	d103      	bne.n	8008a5a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8008a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a58:	e003      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a5e:	f001 bcae 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a62:	f001 bcac 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8008a66:	4b07      	ldr	r3, [pc, #28]	@ (8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008a6c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8008a70:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8008a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d10b      	bne.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a78:	f7fc fd46 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008a7c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8008a7e:	f001 bc9e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a82:	bf00      	nop
 8008a84:	44020c00 	.word	0x44020c00
 8008a88:	03d09000 	.word	0x03d09000
 8008a8c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8008a90:	4ba0      	ldr	r3, [pc, #640]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a9c:	d10b      	bne.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008aa4:	d107      	bne.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008aa6:	f107 0314 	add.w	r3, r7, #20
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7fe fe64 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ab0:	69bb      	ldr	r3, [r7, #24]
 8008ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ab4:	e047      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8008ab6:	4b97      	ldr	r3, [pc, #604]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008abe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ac2:	d10b      	bne.n	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8008ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008aca:	d107      	bne.n	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008acc:	f107 0308 	add.w	r3, r7, #8
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7fe ffbd 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ada:	e034      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8008adc:	4b8d      	ldr	r3, [pc, #564]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 0302 	and.w	r3, r3, #2
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d10d      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8008ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008aee:	d109      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008af0:	4b88      	ldr	r3, [pc, #544]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	08db      	lsrs	r3, r3, #3
 8008af6:	f003 0303 	and.w	r3, r3, #3
 8008afa:	4a87      	ldr	r2, [pc, #540]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008afc:	fa22 f303 	lsr.w	r3, r2, r3
 8008b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b02:	e020      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8008b04:	4b83      	ldr	r3, [pc, #524]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b10:	d106      	bne.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8008b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b18:	d102      	bne.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8008b1a:	4b80      	ldr	r3, [pc, #512]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008b1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b1e:	e012      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8008b20:	4b7c      	ldr	r3, [pc, #496]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b26:	f003 0302 	and.w	r3, r3, #2
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	d107      	bne.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b30:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008b34:	d103      	bne.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8008b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b3c:	e003      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b42:	f001 bc3c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b46:	f001 bc3a 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8008b4a:	4b72      	ldr	r3, [pc, #456]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008b50:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008b54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8008b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d104      	bne.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b5c:	f7fc fcd4 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008b60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8008b62:	f001 bc2c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8008b66:	4b6b      	ldr	r3, [pc, #428]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b72:	d10b      	bne.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8008b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b7a:	d107      	bne.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b7c:	f107 0314 	add.w	r3, r7, #20
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fe fdf9 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b8a:	e047      	b.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8008b8c:	4b61      	ldr	r3, [pc, #388]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b98:	d10b      	bne.n	8008bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8008b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ba0:	d107      	bne.n	8008bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ba2:	f107 0308 	add.w	r3, r7, #8
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7fe ff52 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bb0:	e034      	b.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8008bb2:	4b58      	ldr	r3, [pc, #352]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 0302 	and.w	r3, r3, #2
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d10d      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008bc4:	d109      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008bc6:	4b53      	ldr	r3, [pc, #332]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	08db      	lsrs	r3, r3, #3
 8008bcc:	f003 0303 	and.w	r3, r3, #3
 8008bd0:	4a51      	ldr	r2, [pc, #324]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bd8:	e020      	b.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8008bda:	4b4e      	ldr	r3, [pc, #312]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008be2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008be6:	d106      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8008be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008bee:	d102      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8008bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf4:	e012      	b.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8008bf6:	4b47      	ldr	r3, [pc, #284]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b02      	cmp	r3, #2
 8008c02:	d107      	bne.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8008c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c06:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008c0a:	d103      	bne.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8008c0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c12:	e003      	b.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c18:	f001 bbd1 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008c1c:	f001 bbcf 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008c20:	4b3c      	ldr	r3, [pc, #240]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008c26:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008c2a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8008c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d104      	bne.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c32:	f7fc fc69 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008c36:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8008c38:	f001 bbc1 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8008c3c:	4b35      	ldr	r3, [pc, #212]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c48:	d10b      	bne.n	8008c62 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c50:	d107      	bne.n	8008c62 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c52:	f107 0314 	add.w	r3, r7, #20
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7fe fd8e 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c60:	e047      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8008c62:	4b2c      	ldr	r3, [pc, #176]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c6e:	d10b      	bne.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8008c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c76:	d107      	bne.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c78:	f107 0308 	add.w	r3, r7, #8
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7fe fee7 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c86:	e034      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8008c88:	4b22      	ldr	r3, [pc, #136]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 0302 	and.w	r3, r3, #2
 8008c90:	2b02      	cmp	r3, #2
 8008c92:	d10d      	bne.n	8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8008c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008c9a:	d109      	bne.n	8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	08db      	lsrs	r3, r3, #3
 8008ca2:	f003 0303 	and.w	r3, r3, #3
 8008ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cae:	e020      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8008cb0:	4b18      	ldr	r3, [pc, #96]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cbc:	d106      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8008cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008cc4:	d102      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8008cc6:	4b15      	ldr	r3, [pc, #84]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cca:	e012      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8008ccc:	4b11      	ldr	r3, [pc, #68]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d107      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008ce0:	d103      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8008ce2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce8:	e003      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8008cea:	2300      	movs	r3, #0
 8008cec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cee:	f001 bb66 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008cf2:	f001 bb64 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8008cf6:	4b07      	ldr	r3, [pc, #28]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cf8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008cfc:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008d00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10b      	bne.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d08:	f7fc fbfe 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008d0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008d0e:	f001 bb56 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d12:	bf00      	nop
 8008d14:	44020c00 	.word	0x44020c00
 8008d18:	03d09000 	.word	0x03d09000
 8008d1c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008d20:	4ba1      	ldr	r3, [pc, #644]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d2c:	d10b      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d34:	d107      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d36:	f107 0314 	add.w	r3, r7, #20
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7fe fd1c 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d44:	e047      	b.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8008d46:	4b98      	ldr	r3, [pc, #608]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d52:	d10b      	bne.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8008d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d5a:	d107      	bne.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d5c:	f107 0308 	add.w	r3, r7, #8
 8008d60:	4618      	mov	r0, r3
 8008d62:	f7fe fe75 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d6a:	e034      	b.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8008d6c:	4b8e      	ldr	r3, [pc, #568]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f003 0302 	and.w	r3, r3, #2
 8008d74:	2b02      	cmp	r3, #2
 8008d76:	d10d      	bne.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8008d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008d7e:	d109      	bne.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d80:	4b89      	ldr	r3, [pc, #548]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	08db      	lsrs	r3, r3, #3
 8008d86:	f003 0303 	and.w	r3, r3, #3
 8008d8a:	4a88      	ldr	r2, [pc, #544]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d92:	e020      	b.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8008d94:	4b84      	ldr	r3, [pc, #528]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008da0:	d106      	bne.n	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8008da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008da8:	d102      	bne.n	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8008daa:	4b81      	ldr	r3, [pc, #516]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dae:	e012      	b.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8008db0:	4b7d      	ldr	r3, [pc, #500]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008db2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008db6:	f003 0302 	and.w	r3, r3, #2
 8008dba:	2b02      	cmp	r3, #2
 8008dbc:	d107      	bne.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8008dc4:	d103      	bne.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8008dc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dcc:	e003      	b.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008dd2:	f001 baf4 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008dd6:	f001 baf2 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8008dda:	4b73      	ldr	r3, [pc, #460]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ddc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008de0:	f003 0307 	and.w	r3, r3, #7
 8008de4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8008de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d104      	bne.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008dec:	f7fc fb8c 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008df0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8008df2:	f001 bae4 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8008df6:	4b6c      	ldr	r3, [pc, #432]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e02:	d10a      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8008e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d107      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e0a:	f107 0314 	add.w	r3, r7, #20
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f7fe fcb2 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e14:	69bb      	ldr	r3, [r7, #24]
 8008e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e18:	e043      	b.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8008e1a:	4b63      	ldr	r3, [pc, #396]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e26:	d10a      	bne.n	8008e3e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d107      	bne.n	8008e3e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e2e:	f107 0308 	add.w	r3, r7, #8
 8008e32:	4618      	mov	r0, r3
 8008e34:	f7fe fe0c 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e3c:	e031      	b.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8008e3e:	4b5a      	ldr	r3, [pc, #360]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 0302 	and.w	r3, r3, #2
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d10c      	bne.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4c:	2b03      	cmp	r3, #3
 8008e4e:	d109      	bne.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e50:	4b55      	ldr	r3, [pc, #340]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	08db      	lsrs	r3, r3, #3
 8008e56:	f003 0303 	and.w	r3, r3, #3
 8008e5a:	4a54      	ldr	r2, [pc, #336]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e62:	e01e      	b.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8008e64:	4b50      	ldr	r3, [pc, #320]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e70:	d105      	bne.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	d102      	bne.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8008e78:	4b4d      	ldr	r3, [pc, #308]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e7c:	e011      	b.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8008e7e:	4b4a      	ldr	r3, [pc, #296]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e84:	f003 0302 	and.w	r3, r3, #2
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d106      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8008e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8e:	2b05      	cmp	r3, #5
 8008e90:	d103      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8008e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e98:	e003      	b.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e9e:	f001 ba8e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ea2:	f001 ba8c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8008ea6:	4b40      	ldr	r3, [pc, #256]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ea8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008eac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008eb0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8008eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d104      	bne.n	8008ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008eb8:	f7fc fb26 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8008ebc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8008ebe:	f001 ba7e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8008ec2:	4b39      	ldr	r3, [pc, #228]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008eca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ece:	d10a      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8008ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed2:	2b10      	cmp	r3, #16
 8008ed4:	d107      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ed6:	f107 0314 	add.w	r3, r7, #20
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7fe fc4c 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee4:	e043      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8008ee6:	4b30      	ldr	r3, [pc, #192]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008eee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ef2:	d10a      	bne.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8008ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef6:	2b20      	cmp	r3, #32
 8008ef8:	d107      	bne.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008efa:	f107 0308 	add.w	r3, r7, #8
 8008efe:	4618      	mov	r0, r3
 8008f00:	f7fe fda6 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f08:	e031      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8008f0a:	4b27      	ldr	r3, [pc, #156]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d10c      	bne.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	2b30      	cmp	r3, #48	@ 0x30
 8008f1a:	d109      	bne.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f1c:	4b22      	ldr	r3, [pc, #136]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	08db      	lsrs	r3, r3, #3
 8008f22:	f003 0303 	and.w	r3, r3, #3
 8008f26:	4a21      	ldr	r2, [pc, #132]	@ (8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008f28:	fa22 f303 	lsr.w	r3, r2, r3
 8008f2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f2e:	e01e      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008f30:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f3c:	d105      	bne.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8008f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f40:	2b40      	cmp	r3, #64	@ 0x40
 8008f42:	d102      	bne.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8008f44:	4b1a      	ldr	r3, [pc, #104]	@ (8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008f46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f48:	e011      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8008f4a:	4b17      	ldr	r3, [pc, #92]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f50:	f003 0302 	and.w	r3, r3, #2
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d106      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8008f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5a:	2b50      	cmp	r3, #80	@ 0x50
 8008f5c:	d103      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8008f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f64:	e003      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8008f66:	2300      	movs	r3, #0
 8008f68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f6a:	f001 ba28 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f6e:	f001 ba26 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008f72:	4b0d      	ldr	r3, [pc, #52]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f78:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008f7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d104      	bne.n	8008f8e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008f84:	f7fc faec 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 8008f88:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f8a:	f001 ba18 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8008f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f94:	d10e      	bne.n	8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f96:	f107 0314 	add.w	r3, r7, #20
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fe fbec 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008fa0:	69bb      	ldr	r3, [r7, #24]
 8008fa2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fa4:	f001 ba0b 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fa8:	44020c00 	.word	0x44020c00
 8008fac:	03d09000 	.word	0x03d09000
 8008fb0:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8008fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fba:	d108      	bne.n	8008fce <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fbc:	f107 0308 	add.w	r3, r7, #8
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7fe fd45 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fca:	f001 b9f8 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008fce:	4ba4      	ldr	r3, [pc, #656]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 0302 	and.w	r3, r3, #2
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d10d      	bne.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8008fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fdc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008fe0:	d109      	bne.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fe2:	4b9f      	ldr	r3, [pc, #636]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	08db      	lsrs	r3, r3, #3
 8008fe8:	f003 0303 	and.w	r3, r3, #3
 8008fec:	4a9d      	ldr	r2, [pc, #628]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008fee:	fa22 f303 	lsr.w	r3, r2, r3
 8008ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff4:	e020      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8008ff6:	4b9a      	ldr	r3, [pc, #616]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009002:	d106      	bne.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8009004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800900a:	d102      	bne.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800900c:	4b96      	ldr	r3, [pc, #600]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800900e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009010:	e012      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8009012:	4b93      	ldr	r3, [pc, #588]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009014:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009018:	f003 0302 	and.w	r3, r3, #2
 800901c:	2b02      	cmp	r3, #2
 800901e:	d107      	bne.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8009020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009022:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009026:	d103      	bne.n	8009030 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8009028:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800902c:	637b      	str	r3, [r7, #52]	@ 0x34
 800902e:	e003      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8009030:	2300      	movs	r3, #0
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009034:	f001 b9c3 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009038:	f001 b9c1 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800903c:	4b88      	ldr	r3, [pc, #544]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800903e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009042:	f003 0307 	and.w	r3, r3, #7
 8009046:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8009048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904a:	2b00      	cmp	r3, #0
 800904c:	d104      	bne.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800904e:	f7fc fa3f 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 8009052:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8009054:	f001 b9b3 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905a:	2b01      	cmp	r3, #1
 800905c:	d104      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800905e:	f7fc f90b 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8009062:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009064:	f001 b9ab 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	2b02      	cmp	r3, #2
 800906c:	d108      	bne.n	8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800906e:	f107 0314 	add.w	r3, r7, #20
 8009072:	4618      	mov	r0, r3
 8009074:	f7fe fb80 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800907c:	f001 b99f 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009080:	4b77      	ldr	r3, [pc, #476]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009088:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800908c:	d105      	bne.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800908e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009090:	2b03      	cmp	r3, #3
 8009092:	d102      	bne.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009094:	4b75      	ldr	r3, [pc, #468]	@ (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009096:	637b      	str	r3, [r7, #52]	@ 0x34
 8009098:	e023      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800909a:	4b71      	ldr	r3, [pc, #452]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 0302 	and.w	r3, r3, #2
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d10c      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	2b04      	cmp	r3, #4
 80090aa:	d109      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80090ac:	4b6c      	ldr	r3, [pc, #432]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	08db      	lsrs	r3, r3, #3
 80090b2:	f003 0303 	and.w	r3, r3, #3
 80090b6:	4a6b      	ldr	r2, [pc, #428]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80090b8:	fa22 f303 	lsr.w	r3, r2, r3
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090be:	e010      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80090c0:	4b67      	ldr	r3, [pc, #412]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090cc:	d105      	bne.n	80090da <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80090ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d0:	2b05      	cmp	r3, #5
 80090d2:	d102      	bne.n	80090da <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 80090d4:	4b64      	ldr	r3, [pc, #400]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80090d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80090d8:	e003      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 80090da:	2300      	movs	r3, #0
 80090dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090de:	f001 b96e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090e2:	f001 b96c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80090e6:	4b5e      	ldr	r3, [pc, #376]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090ec:	f003 0308 	and.w	r3, r3, #8
 80090f0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80090f2:	4b5b      	ldr	r3, [pc, #364]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090f8:	f003 0302 	and.w	r3, r3, #2
 80090fc:	2b02      	cmp	r3, #2
 80090fe:	d106      	bne.n	800910e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	2b00      	cmp	r3, #0
 8009104:	d103      	bne.n	800910e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8009106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800910a:	637b      	str	r3, [r7, #52]	@ 0x34
 800910c:	e012      	b.n	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800910e:	4b54      	ldr	r3, [pc, #336]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009118:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800911c:	d106      	bne.n	800912c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	2b08      	cmp	r3, #8
 8009122:	d103      	bne.n	800912c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8009124:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009128:	637b      	str	r3, [r7, #52]	@ 0x34
 800912a:	e003      	b.n	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800912c:	2300      	movs	r3, #0
 800912e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009130:	f001 b945 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009134:	f001 b943 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8009138:	4b49      	ldr	r3, [pc, #292]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800913a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800913e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009142:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8009144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009146:	2b00      	cmp	r3, #0
 8009148:	d104      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800914a:	f7fc f9dd 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 800914e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009150:	f001 b935 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8009154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800915a:	d108      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800915c:	f107 0308 	add.w	r3, r7, #8
 8009160:	4618      	mov	r0, r3
 8009162:	f7fe fc75 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800916a:	f001 b928 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800916e:	4b3c      	ldr	r3, [pc, #240]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b02      	cmp	r3, #2
 8009178:	d10d      	bne.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009180:	d109      	bne.n	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009182:	4b37      	ldr	r3, [pc, #220]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	08db      	lsrs	r3, r3, #3
 8009188:	f003 0303 	and.w	r3, r3, #3
 800918c:	4a35      	ldr	r2, [pc, #212]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800918e:	fa22 f303 	lsr.w	r3, r2, r3
 8009192:	637b      	str	r3, [r7, #52]	@ 0x34
 8009194:	e011      	b.n	80091ba <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009196:	4b32      	ldr	r3, [pc, #200]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800919e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091a2:	d106      	bne.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80091a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091aa:	d102      	bne.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80091ac:	4b2e      	ldr	r3, [pc, #184]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80091ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80091b0:	e003      	b.n	80091ba <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80091b2:	2300      	movs	r3, #0
 80091b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091b6:	f001 b902 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091ba:	f001 b900 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80091be:	4b28      	ldr	r3, [pc, #160]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80091c4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80091c8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80091ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d104      	bne.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80091d0:	f7fc f99a 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 80091d4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80091d6:	f001 b8f2 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091e0:	d108      	bne.n	80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091e2:	f107 0308 	add.w	r3, r7, #8
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fe fc32 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091f0:	f001 b8e5 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80091f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f003 0302 	and.w	r3, r3, #2
 80091fc:	2b02      	cmp	r3, #2
 80091fe:	d10d      	bne.n	800921c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8009200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009202:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009206:	d109      	bne.n	800921c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009208:	4b15      	ldr	r3, [pc, #84]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	08db      	lsrs	r3, r3, #3
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	4a14      	ldr	r2, [pc, #80]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009214:	fa22 f303 	lsr.w	r3, r2, r3
 8009218:	637b      	str	r3, [r7, #52]	@ 0x34
 800921a:	e011      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800921c:	4b10      	ldr	r3, [pc, #64]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009228:	d106      	bne.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800922a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800922c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009230:	d102      	bne.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8009232:	4b0d      	ldr	r3, [pc, #52]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009234:	637b      	str	r3, [r7, #52]	@ 0x34
 8009236:	e003      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8009238:	2300      	movs	r3, #0
 800923a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800923c:	f001 b8bf 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009240:	f001 b8bd 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8009244:	4b06      	ldr	r3, [pc, #24]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009246:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800924a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800924e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8009250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009252:	2b00      	cmp	r3, #0
 8009254:	d10c      	bne.n	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009256:	f7fc f983 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 800925a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800925c:	f001 b8af 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009260:	44020c00 	.word	0x44020c00
 8009264:	03d09000 	.word	0x03d09000
 8009268:	003d0900 	.word	0x003d0900
 800926c:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009276:	d108      	bne.n	800928a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009278:	f107 0308 	add.w	r3, r7, #8
 800927c:	4618      	mov	r0, r3
 800927e:	f7fe fbe7 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009286:	f001 b89a 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800928a:	4b9f      	ldr	r3, [pc, #636]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f003 0302 	and.w	r3, r3, #2
 8009292:	2b02      	cmp	r3, #2
 8009294:	d10d      	bne.n	80092b2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8009296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800929c:	d109      	bne.n	80092b2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800929e:	4b9a      	ldr	r3, [pc, #616]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	08db      	lsrs	r3, r3, #3
 80092a4:	f003 0303 	and.w	r3, r3, #3
 80092a8:	4a98      	ldr	r2, [pc, #608]	@ (800950c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80092aa:	fa22 f303 	lsr.w	r3, r2, r3
 80092ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b0:	e011      	b.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80092b2:	4b95      	ldr	r3, [pc, #596]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092be:	d106      	bne.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80092c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80092c6:	d102      	bne.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80092c8:	4b91      	ldr	r3, [pc, #580]	@ (8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80092ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80092cc:	e003      	b.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092d2:	f001 b874 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092d6:	f001 b872 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80092da:	4b8b      	ldr	r3, [pc, #556]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80092dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80092e0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80092e4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80092e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d104      	bne.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80092ec:	f7fc f938 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 80092f0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 80092f2:	f001 b864 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80092f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092fc:	d108      	bne.n	8009310 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092fe:	f107 0308 	add.w	r3, r7, #8
 8009302:	4618      	mov	r0, r3
 8009304:	f7fe fba4 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800930c:	f001 b857 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8009310:	4b7d      	ldr	r3, [pc, #500]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f003 0302 	and.w	r3, r3, #2
 8009318:	2b02      	cmp	r3, #2
 800931a:	d10d      	bne.n	8009338 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800931c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009322:	d109      	bne.n	8009338 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009324:	4b78      	ldr	r3, [pc, #480]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	08db      	lsrs	r3, r3, #3
 800932a:	f003 0303 	and.w	r3, r3, #3
 800932e:	4a77      	ldr	r2, [pc, #476]	@ (800950c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009330:	fa22 f303 	lsr.w	r3, r2, r3
 8009334:	637b      	str	r3, [r7, #52]	@ 0x34
 8009336:	e011      	b.n	800935c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8009338:	4b73      	ldr	r3, [pc, #460]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009344:	d106      	bne.n	8009354 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8009346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009348:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800934c:	d102      	bne.n	8009354 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800934e:	4b70      	ldr	r3, [pc, #448]	@ (8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009350:	637b      	str	r3, [r7, #52]	@ 0x34
 8009352:	e003      	b.n	800935c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8009354:	2300      	movs	r3, #0
 8009356:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009358:	f001 b831 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800935c:	f001 b82f 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8009360:	4b69      	ldr	r3, [pc, #420]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009362:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009366:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800936a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800936c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936e:	2b00      	cmp	r3, #0
 8009370:	d104      	bne.n	800937c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009372:	f7fc f8c9 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8009376:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009378:	f001 b821 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800937c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009382:	d108      	bne.n	8009396 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009384:	f107 0308 	add.w	r3, r7, #8
 8009388:	4618      	mov	r0, r3
 800938a:	f7fe fb61 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009392:	f001 b814 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009396:	4b5c      	ldr	r3, [pc, #368]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 0302 	and.w	r3, r3, #2
 800939e:	2b02      	cmp	r3, #2
 80093a0:	d10e      	bne.n	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80093a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093a8:	d10a      	bne.n	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093aa:	4b57      	ldr	r3, [pc, #348]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	08db      	lsrs	r3, r3, #3
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	4a55      	ldr	r2, [pc, #340]	@ (800950c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80093b6:	fa22 f303 	lsr.w	r3, r2, r3
 80093ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093bc:	f000 bfff 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093c4:	f000 bffb 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80093c8:	4b4f      	ldr	r3, [pc, #316]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80093ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80093d2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80093d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80093da:	d056      	beq.n	800948a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 80093dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093de:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80093e2:	f200 808b 	bhi.w	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80093e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093ec:	d03e      	beq.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 80093ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093f4:	f200 8082 	bhi.w	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80093f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093fe:	d027      	beq.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8009400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009406:	d879      	bhi.n	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800940e:	d017      	beq.n	8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8009410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009416:	d871      	bhi.n	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941a:	2b00      	cmp	r3, #0
 800941c:	d004      	beq.n	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009424:	d004      	beq.n	8009430 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8009426:	e069      	b.n	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009428:	f7fc f89a 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 800942c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800942e:	e068      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009430:	f107 0314 	add.w	r3, r7, #20
 8009434:	4618      	mov	r0, r3
 8009436:	f7fe f99f 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800943e:	e060      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009440:	f107 0308 	add.w	r3, r7, #8
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe fb03 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800944e:	e058      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009450:	4b2d      	ldr	r3, [pc, #180]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009452:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009456:	f003 0302 	and.w	r3, r3, #2
 800945a:	2b02      	cmp	r3, #2
 800945c:	d103      	bne.n	8009466 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800945e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009462:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009464:	e04d      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009466:	2300      	movs	r3, #0
 8009468:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800946a:	e04a      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800946c:	4b26      	ldr	r3, [pc, #152]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800946e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009472:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009476:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800947a:	d103      	bne.n	8009484 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800947c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009480:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009482:	e03e      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009484:	2300      	movs	r3, #0
 8009486:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009488:	e03b      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800948a:	4b1f      	ldr	r3, [pc, #124]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800948c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009490:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009494:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009496:	4b1c      	ldr	r3, [pc, #112]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0302 	and.w	r3, r3, #2
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d10c      	bne.n	80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80094a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d109      	bne.n	80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80094a8:	4b17      	ldr	r3, [pc, #92]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	08db      	lsrs	r3, r3, #3
 80094ae:	f003 0303 	and.w	r3, r3, #3
 80094b2:	4a16      	ldr	r2, [pc, #88]	@ (800950c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80094b4:	fa22 f303 	lsr.w	r3, r2, r3
 80094b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80094ba:	e01e      	b.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094bc:	4b12      	ldr	r3, [pc, #72]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094c8:	d106      	bne.n	80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80094ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d0:	d102      	bne.n	80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80094d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80094d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80094d6:	e010      	b.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094e4:	d106      	bne.n	80094f4 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80094e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094ec:	d102      	bne.n	80094f4 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80094ee:	4b09      	ldr	r3, [pc, #36]	@ (8009514 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 80094f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f2:	e002      	b.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80094f4:	2300      	movs	r3, #0
 80094f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80094f8:	e003      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 80094fa:	e002      	b.n	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 80094fc:	2300      	movs	r3, #0
 80094fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009500:	bf00      	nop
          }
        }
        break;
 8009502:	f000 bf5c 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009506:	bf00      	nop
 8009508:	44020c00 	.word	0x44020c00
 800950c:	03d09000 	.word	0x03d09000
 8009510:	003d0900 	.word	0x003d0900
 8009514:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009518:	4b9e      	ldr	r3, [pc, #632]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800951a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800951e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009522:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009526:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800952a:	d056      	beq.n	80095da <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800952c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009532:	f200 808b 	bhi.w	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009538:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800953c:	d03e      	beq.n	80095bc <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800953e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009544:	f200 8082 	bhi.w	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800954e:	d027      	beq.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8009550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009552:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009556:	d879      	bhi.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800955e:	d017      	beq.n	8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8009560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009566:	d871      	bhi.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	2b00      	cmp	r3, #0
 800956c:	d004      	beq.n	8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800956e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009574:	d004      	beq.n	8009580 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8009576:	e069      	b.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8009578:	f7fb ffc6 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 800957c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800957e:	e068      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009580:	f107 0314 	add.w	r3, r7, #20
 8009584:	4618      	mov	r0, r3
 8009586:	f7fe f8f7 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800958e:	e060      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009590:	f107 0308 	add.w	r3, r7, #8
 8009594:	4618      	mov	r0, r3
 8009596:	f7fe fa5b 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800959e:	e058      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80095a0:	4b7c      	ldr	r3, [pc, #496]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095a6:	f003 0302 	and.w	r3, r3, #2
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d103      	bne.n	80095b6 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80095ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095b2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80095b4:	e04d      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80095b6:	2300      	movs	r3, #0
 80095b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095ba:	e04a      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80095bc:	4b75      	ldr	r3, [pc, #468]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095ca:	d103      	bne.n	80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80095cc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80095d2:	e03e      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80095d4:	2300      	movs	r3, #0
 80095d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095d8:	e03b      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095da:	4b6e      	ldr	r3, [pc, #440]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80095e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095e6:	4b6b      	ldr	r3, [pc, #428]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f003 0302 	and.w	r3, r3, #2
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d10c      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 80095f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d109      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095f8:	4b66      	ldr	r3, [pc, #408]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	08db      	lsrs	r3, r3, #3
 80095fe:	f003 0303 	and.w	r3, r3, #3
 8009602:	4a65      	ldr	r2, [pc, #404]	@ (8009798 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009604:	fa22 f303 	lsr.w	r3, r2, r3
 8009608:	637b      	str	r3, [r7, #52]	@ 0x34
 800960a:	e01e      	b.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800960c:	4b61      	ldr	r3, [pc, #388]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009618:	d106      	bne.n	8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800961a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009620:	d102      	bne.n	8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009622:	4b5e      	ldr	r3, [pc, #376]	@ (800979c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8009624:	637b      	str	r3, [r7, #52]	@ 0x34
 8009626:	e010      	b.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009628:	4b5a      	ldr	r3, [pc, #360]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009634:	d106      	bne.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8009636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009638:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800963c:	d102      	bne.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800963e:	4b58      	ldr	r3, [pc, #352]	@ (80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8009640:	637b      	str	r3, [r7, #52]	@ 0x34
 8009642:	e002      	b.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009644:	2300      	movs	r3, #0
 8009646:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009648:	e003      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800964a:	e002      	b.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009650:	bf00      	nop
          }
        }
        break;
 8009652:	f000 beb4 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8009656:	4b4f      	ldr	r3, [pc, #316]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009658:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800965c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009660:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009664:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009668:	d056      	beq.n	8009718 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009670:	f200 808b 	bhi.w	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009676:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800967a:	d03e      	beq.n	80096fa <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800967c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009682:	f200 8082 	bhi.w	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009688:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800968c:	d027      	beq.n	80096de <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009694:	d879      	bhi.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009698:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800969c:	d017      	beq.n	80096ce <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096a4:	d871      	bhi.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d004      	beq.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80096ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096b2:	d004      	beq.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80096b4:	e069      	b.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80096b6:	f7fb ff53 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 80096ba:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80096bc:	e068      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096be:	f107 0314 	add.w	r3, r7, #20
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fe f858 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096cc:	e060      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096ce:	f107 0308 	add.w	r3, r7, #8
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fe f9bc 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096dc:	e058      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80096de:	4b2d      	ldr	r3, [pc, #180]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096e4:	f003 0302 	and.w	r3, r3, #2
 80096e8:	2b02      	cmp	r3, #2
 80096ea:	d103      	bne.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 80096ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096f0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80096f2:	e04d      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80096f4:	2300      	movs	r3, #0
 80096f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096f8:	e04a      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80096fa:	4b26      	ldr	r3, [pc, #152]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009700:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009704:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009708:	d103      	bne.n	8009712 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800970a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800970e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009710:	e03e      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009712:	2300      	movs	r3, #0
 8009714:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009716:	e03b      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009718:	4b1e      	ldr	r3, [pc, #120]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800971a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800971e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009722:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009724:	4b1b      	ldr	r3, [pc, #108]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0302 	and.w	r3, r3, #2
 800972c:	2b02      	cmp	r3, #2
 800972e:	d10c      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8009730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009732:	2b00      	cmp	r3, #0
 8009734:	d109      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009736:	4b17      	ldr	r3, [pc, #92]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	08db      	lsrs	r3, r3, #3
 800973c:	f003 0303 	and.w	r3, r3, #3
 8009740:	4a15      	ldr	r2, [pc, #84]	@ (8009798 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009742:	fa22 f303 	lsr.w	r3, r2, r3
 8009746:	637b      	str	r3, [r7, #52]	@ 0x34
 8009748:	e01e      	b.n	8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800974a:	4b12      	ldr	r3, [pc, #72]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009756:	d106      	bne.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8009758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800975e:	d102      	bne.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009760:	4b0e      	ldr	r3, [pc, #56]	@ (800979c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8009762:	637b      	str	r3, [r7, #52]	@ 0x34
 8009764:	e010      	b.n	8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009766:	4b0b      	ldr	r3, [pc, #44]	@ (8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800976e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009772:	d106      	bne.n	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8009774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009776:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800977a:	d102      	bne.n	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800977c:	4b08      	ldr	r3, [pc, #32]	@ (80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800977e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009780:	e002      	b.n	8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009782:	2300      	movs	r3, #0
 8009784:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009786:	e003      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8009788:	e002      	b.n	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800978e:	bf00      	nop
          }
        }
        break;
 8009790:	f000 be15 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009794:	44020c00 	.word	0x44020c00
 8009798:	03d09000 	.word	0x03d09000
 800979c:	003d0900 	.word	0x003d0900
 80097a0:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80097a4:	4b9e      	ldr	r3, [pc, #632]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80097a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80097aa:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80097ae:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80097b6:	d056      	beq.n	8009866 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80097b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ba:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80097be:	f200 808b 	bhi.w	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80097c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097c8:	d03e      	beq.n	8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80097ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097d0:	f200 8082 	bhi.w	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80097d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80097da:	d027      	beq.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 80097dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80097e2:	d879      	bhi.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80097e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097ea:	d017      	beq.n	800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 80097ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097f2:	d871      	bhi.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80097f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d004      	beq.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 80097fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009800:	d004      	beq.n	800980c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8009802:	e069      	b.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009804:	f7fb feac 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 8009808:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800980a:	e068      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800980c:	f107 0314 	add.w	r3, r7, #20
 8009810:	4618      	mov	r0, r3
 8009812:	f7fd ffb1 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800981a:	e060      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800981c:	f107 0308 	add.w	r3, r7, #8
 8009820:	4618      	mov	r0, r3
 8009822:	f7fe f915 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800982a:	e058      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800982c:	4b7c      	ldr	r3, [pc, #496]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800982e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009832:	f003 0302 	and.w	r3, r3, #2
 8009836:	2b02      	cmp	r3, #2
 8009838:	d103      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800983a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800983e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009840:	e04d      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8009842:	2300      	movs	r3, #0
 8009844:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009846:	e04a      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009848:	4b75      	ldr	r3, [pc, #468]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800984a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800984e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009852:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009856:	d103      	bne.n	8009860 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8009858:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800985c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800985e:	e03e      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8009860:	2300      	movs	r3, #0
 8009862:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009864:	e03b      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009866:	4b6e      	ldr	r3, [pc, #440]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009868:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800986c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009870:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009872:	4b6b      	ldr	r3, [pc, #428]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0302 	and.w	r3, r3, #2
 800987a:	2b02      	cmp	r3, #2
 800987c:	d10c      	bne.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800987e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009880:	2b00      	cmp	r3, #0
 8009882:	d109      	bne.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009884:	4b66      	ldr	r3, [pc, #408]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	08db      	lsrs	r3, r3, #3
 800988a:	f003 0303 	and.w	r3, r3, #3
 800988e:	4a65      	ldr	r2, [pc, #404]	@ (8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009890:	fa22 f303 	lsr.w	r3, r2, r3
 8009894:	637b      	str	r3, [r7, #52]	@ 0x34
 8009896:	e01e      	b.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009898:	4b61      	ldr	r3, [pc, #388]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098a4:	d106      	bne.n	80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80098a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ac:	d102      	bne.n	80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80098ae:	4b5e      	ldr	r3, [pc, #376]	@ (8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80098b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b2:	e010      	b.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80098b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098c0:	d106      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80098c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098c8:	d102      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80098ca:	4b58      	ldr	r3, [pc, #352]	@ (8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80098cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ce:	e002      	b.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80098d4:	e003      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80098d6:	e002      	b.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80098d8:	2300      	movs	r3, #0
 80098da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098dc:	bf00      	nop
          }
        }
        break;
 80098de:	f000 bd6e 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80098e2:	4b4f      	ldr	r3, [pc, #316]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80098e8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80098ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80098ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80098f4:	d056      	beq.n	80099a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80098fc:	f200 808b 	bhi.w	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009902:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009906:	d03e      	beq.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8009908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800990e:	f200 8082 	bhi.w	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009918:	d027      	beq.n	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800991a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009920:	d879      	bhi.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009928:	d017      	beq.n	800995a <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800992a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009930:	d871      	bhi.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009934:	2b00      	cmp	r3, #0
 8009936:	d004      	beq.n	8009942 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8009938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800993e:	d004      	beq.n	800994a <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8009940:	e069      	b.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009942:	f7fb fe0d 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 8009946:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009948:	e068      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800994a:	f107 0314 	add.w	r3, r7, #20
 800994e:	4618      	mov	r0, r3
 8009950:	f7fd ff12 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009958:	e060      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800995a:	f107 0308 	add.w	r3, r7, #8
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe f876 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009968:	e058      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800996a:	4b2d      	ldr	r3, [pc, #180]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800996c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009970:	f003 0302 	and.w	r3, r3, #2
 8009974:	2b02      	cmp	r3, #2
 8009976:	d103      	bne.n	8009980 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8009978:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800997c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800997e:	e04d      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009980:	2300      	movs	r3, #0
 8009982:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009984:	e04a      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009986:	4b26      	ldr	r3, [pc, #152]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009988:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800998c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009990:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009994:	d103      	bne.n	800999e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8009996:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800999a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800999c:	e03e      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800999e:	2300      	movs	r3, #0
 80099a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099a2:	e03b      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099a4:	4b1e      	ldr	r3, [pc, #120]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80099aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80099ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80099b0:	4b1b      	ldr	r3, [pc, #108]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f003 0302 	and.w	r3, r3, #2
 80099b8:	2b02      	cmp	r3, #2
 80099ba:	d10c      	bne.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80099bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d109      	bne.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80099c2:	4b17      	ldr	r3, [pc, #92]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	08db      	lsrs	r3, r3, #3
 80099c8:	f003 0303 	and.w	r3, r3, #3
 80099cc:	4a15      	ldr	r2, [pc, #84]	@ (8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80099ce:	fa22 f303 	lsr.w	r3, r2, r3
 80099d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80099d4:	e01e      	b.n	8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80099d6:	4b12      	ldr	r3, [pc, #72]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099e2:	d106      	bne.n	80099f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80099e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099ea:	d102      	bne.n	80099f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80099ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80099ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80099f0:	e010      	b.n	8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80099f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099fe:	d106      	bne.n	8009a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8009a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a06:	d102      	bne.n	8009a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009a08:	4b08      	ldr	r3, [pc, #32]	@ (8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8009a0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a0c:	e002      	b.n	8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009a12:	e003      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8009a14:	e002      	b.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8009a16:	2300      	movs	r3, #0
 8009a18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a1a:	bf00      	nop
          }
        }
        break;
 8009a1c:	f000 bccf 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009a20:	44020c00 	.word	0x44020c00
 8009a24:	03d09000 	.word	0x03d09000
 8009a28:	003d0900 	.word	0x003d0900
 8009a2c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8009a30:	4b9e      	ldr	r3, [pc, #632]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009a32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009a36:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009a3a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a42:	d056      	beq.n	8009af2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8009a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a4a:	f200 808b 	bhi.w	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a54:	d03e      	beq.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8009a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a5c:	f200 8082 	bhi.w	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a66:	d027      	beq.n	8009ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8009a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a6e:	d879      	bhi.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a76:	d017      	beq.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a7e:	d871      	bhi.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d004      	beq.n	8009a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8009a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a8c:	d004      	beq.n	8009a98 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8009a8e:	e069      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009a90:	f7fb fd66 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 8009a94:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009a96:	e068      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a98:	f107 0314 	add.w	r3, r7, #20
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fd fe6b 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009aa6:	e060      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aa8:	f107 0308 	add.w	r3, r7, #8
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7fd ffcf 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ab6:	e058      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009ab8:	4b7c      	ldr	r3, [pc, #496]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009aba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009abe:	f003 0302 	and.w	r3, r3, #2
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d103      	bne.n	8009ace <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8009ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009aca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009acc:	e04d      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ad2:	e04a      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009ad4:	4b75      	ldr	r3, [pc, #468]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ad6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ada:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ae2:	d103      	bne.n	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8009ae4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009ae8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009aea:	e03e      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009aec:	2300      	movs	r3, #0
 8009aee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009af0:	e03b      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009af2:	4b6e      	ldr	r3, [pc, #440]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009af4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009af8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009afc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009afe:	4b6b      	ldr	r3, [pc, #428]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f003 0302 	and.w	r3, r3, #2
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	d10c      	bne.n	8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8009b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d109      	bne.n	8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b10:	4b66      	ldr	r3, [pc, #408]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	08db      	lsrs	r3, r3, #3
 8009b16:	f003 0303 	and.w	r3, r3, #3
 8009b1a:	4a65      	ldr	r2, [pc, #404]	@ (8009cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b22:	e01e      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009b24:	4b61      	ldr	r3, [pc, #388]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b30:	d106      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8009b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b38:	d102      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3e:	e010      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009b40:	4b5a      	ldr	r3, [pc, #360]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b4c:	d106      	bne.n	8009b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8009b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b54:	d102      	bne.n	8009b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009b56:	4b58      	ldr	r3, [pc, #352]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b5a:	e002      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009b60:	e003      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8009b62:	e002      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8009b64:	2300      	movs	r3, #0
 8009b66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b68:	bf00      	nop
          }
        }
        break;
 8009b6a:	f000 bc28 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009b6e:	4b4f      	ldr	r3, [pc, #316]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009b74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b78:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009b7a:	4b4c      	ldr	r3, [pc, #304]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b86:	d106      	bne.n	8009b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8009b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d103      	bne.n	8009b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8009b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009b90:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8009b92:	f000 bc14 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8009b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b9c:	d108      	bne.n	8009bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b9e:	f107 0320 	add.w	r3, r7, #32
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f7fd fc7c 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009baa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bac:	f000 bc07 	b.w	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bb6:	d107      	bne.n	8009bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bb8:	f107 0314 	add.w	r3, r7, #20
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7fd fddb 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bc6:	e3fa      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bcc:	e3f7      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8009bce:	4b37      	ldr	r3, [pc, #220]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009bd4:	f003 0307 	and.w	r3, r3, #7
 8009bd8:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bdc:	2b04      	cmp	r3, #4
 8009bde:	d861      	bhi.n	8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8009be0:	a201      	add	r2, pc, #4	@ (adr r2, 8009be8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8009be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be6:	bf00      	nop
 8009be8:	08009bfd 	.word	0x08009bfd
 8009bec:	08009c0d 	.word	0x08009c0d
 8009bf0:	08009c1d 	.word	0x08009c1d
 8009bf4:	08009c2d 	.word	0x08009c2d
 8009bf8:	08009c33 	.word	0x08009c33
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009bfc:	f107 0320 	add.w	r3, r7, #32
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7fd fc4d 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c0a:	e04e      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c0c:	f107 0314 	add.w	r3, r7, #20
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7fd fdb1 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c1a:	e046      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c1c:	f107 0308 	add.w	r3, r7, #8
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fd ff15 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c2a:	e03e      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009c2c:	4b23      	ldr	r3, [pc, #140]	@ (8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8009c2e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c30:	e03b      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009c32:	4b1e      	ldr	r3, [pc, #120]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c38:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b02      	cmp	r3, #2
 8009c48:	d10c      	bne.n	8009c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8009c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d109      	bne.n	8009c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009c50:	4b16      	ldr	r3, [pc, #88]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	08db      	lsrs	r3, r3, #3
 8009c56:	f003 0303 	and.w	r3, r3, #3
 8009c5a:	4a15      	ldr	r2, [pc, #84]	@ (8009cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8009c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c62:	e01e      	b.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009c64:	4b11      	ldr	r3, [pc, #68]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c70:	d106      	bne.n	8009c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8009c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c78:	d102      	bne.n	8009c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c7e:	e010      	b.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009c80:	4b0a      	ldr	r3, [pc, #40]	@ (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c8c:	d106      	bne.n	8009c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8009c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c94:	d102      	bne.n	8009c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009c96:	4b08      	ldr	r3, [pc, #32]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c9a:	e002      	b.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009ca0:	e003      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8009ca2:	e002      	b.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ca8:	bf00      	nop
          }
        }
        break;
 8009caa:	e388      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009cac:	44020c00 	.word	0x44020c00
 8009cb0:	03d09000 	.word	0x03d09000
 8009cb4:	003d0900 	.word	0x003d0900
 8009cb8:	017d7840 	.word	0x017d7840
 8009cbc:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8009cc0:	4ba9      	ldr	r3, [pc, #676]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009cc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009cca:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cce:	2b20      	cmp	r3, #32
 8009cd0:	f200 809a 	bhi.w	8009e08 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8009cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8009cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cda:	bf00      	nop
 8009cdc:	08009d61 	.word	0x08009d61
 8009ce0:	08009e09 	.word	0x08009e09
 8009ce4:	08009e09 	.word	0x08009e09
 8009ce8:	08009e09 	.word	0x08009e09
 8009cec:	08009e09 	.word	0x08009e09
 8009cf0:	08009e09 	.word	0x08009e09
 8009cf4:	08009e09 	.word	0x08009e09
 8009cf8:	08009e09 	.word	0x08009e09
 8009cfc:	08009d71 	.word	0x08009d71
 8009d00:	08009e09 	.word	0x08009e09
 8009d04:	08009e09 	.word	0x08009e09
 8009d08:	08009e09 	.word	0x08009e09
 8009d0c:	08009e09 	.word	0x08009e09
 8009d10:	08009e09 	.word	0x08009e09
 8009d14:	08009e09 	.word	0x08009e09
 8009d18:	08009e09 	.word	0x08009e09
 8009d1c:	08009d81 	.word	0x08009d81
 8009d20:	08009e09 	.word	0x08009e09
 8009d24:	08009e09 	.word	0x08009e09
 8009d28:	08009e09 	.word	0x08009e09
 8009d2c:	08009e09 	.word	0x08009e09
 8009d30:	08009e09 	.word	0x08009e09
 8009d34:	08009e09 	.word	0x08009e09
 8009d38:	08009e09 	.word	0x08009e09
 8009d3c:	08009d91 	.word	0x08009d91
 8009d40:	08009e09 	.word	0x08009e09
 8009d44:	08009e09 	.word	0x08009e09
 8009d48:	08009e09 	.word	0x08009e09
 8009d4c:	08009e09 	.word	0x08009e09
 8009d50:	08009e09 	.word	0x08009e09
 8009d54:	08009e09 	.word	0x08009e09
 8009d58:	08009e09 	.word	0x08009e09
 8009d5c:	08009d97 	.word	0x08009d97
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d60:	f107 0320 	add.w	r3, r7, #32
 8009d64:	4618      	mov	r0, r3
 8009d66:	f7fd fb9b 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d6e:	e04e      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d70:	f107 0314 	add.w	r3, r7, #20
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fd fcff 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d7e:	e046      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d80:	f107 0308 	add.w	r3, r7, #8
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7fd fe63 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d8e:	e03e      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009d90:	4b76      	ldr	r3, [pc, #472]	@ (8009f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009d92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d94:	e03b      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d96:	4b74      	ldr	r3, [pc, #464]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009d98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d9c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009da0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009da2:	4b71      	ldr	r3, [pc, #452]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f003 0302 	and.w	r3, r3, #2
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d10c      	bne.n	8009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8009dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d109      	bne.n	8009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009db4:	4b6c      	ldr	r3, [pc, #432]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	08db      	lsrs	r3, r3, #3
 8009dba:	f003 0303 	and.w	r3, r3, #3
 8009dbe:	4a6c      	ldr	r2, [pc, #432]	@ (8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8009dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dc6:	e01e      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009dc8:	4b67      	ldr	r3, [pc, #412]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dd4:	d106      	bne.n	8009de4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8009dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ddc:	d102      	bne.n	8009de4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009dde:	4b65      	ldr	r3, [pc, #404]	@ (8009f74 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009de0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009de2:	e010      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009de4:	4b60      	ldr	r3, [pc, #384]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009df0:	d106      	bne.n	8009e00 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8009df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009df8:	d102      	bne.n	8009e00 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009dfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dfe:	e002      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009e00:	2300      	movs	r3, #0
 8009e02:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009e04:	e003      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8009e06:	e002      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e0c:	bf00      	nop
          }
        }
        break;
 8009e0e:	e2d6      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009e10:	4b55      	ldr	r3, [pc, #340]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009e16:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009e1a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e22:	d031      	beq.n	8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8009e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e2a:	d866      	bhi.n	8009efa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e30:	d027      	beq.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e36:	d860      	bhi.n	8009efa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3a:	2b80      	cmp	r3, #128	@ 0x80
 8009e3c:	d019      	beq.n	8009e72 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e40:	2b80      	cmp	r3, #128	@ 0x80
 8009e42:	d85a      	bhi.n	8009efa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8009e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4c:	2b40      	cmp	r3, #64	@ 0x40
 8009e4e:	d008      	beq.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009e50:	e053      	b.n	8009efa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e52:	f107 0320 	add.w	r3, r7, #32
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7fd fb22 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e60:	e04e      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e62:	f107 0314 	add.w	r3, r7, #20
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7fd fc86 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e70:	e046      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e72:	f107 0308 	add.w	r3, r7, #8
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7fd fdea 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e80:	e03e      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009e82:	4b3a      	ldr	r3, [pc, #232]	@ (8009f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009e84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e86:	e03b      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e88:	4b37      	ldr	r3, [pc, #220]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e8e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009e92:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e94:	4b34      	ldr	r3, [pc, #208]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f003 0302 	and.w	r3, r3, #2
 8009e9c:	2b02      	cmp	r3, #2
 8009e9e:	d10c      	bne.n	8009eba <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8009ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d109      	bne.n	8009eba <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ea6:	4b30      	ldr	r3, [pc, #192]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	08db      	lsrs	r3, r3, #3
 8009eac:	f003 0303 	and.w	r3, r3, #3
 8009eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8009eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eb8:	e01e      	b.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009eba:	4b2b      	ldr	r3, [pc, #172]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ec6:	d106      	bne.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8009ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ece:	d102      	bne.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009ed0:	4b28      	ldr	r3, [pc, #160]	@ (8009f74 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009ed2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ed4:	e010      	b.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ed6:	4b24      	ldr	r3, [pc, #144]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ede:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ee2:	d106      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8009ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009eea:	d102      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009eec:	4b22      	ldr	r3, [pc, #136]	@ (8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ef0:	e002      	b.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009ef6:	e003      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009ef8:	e002      	b.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8009efa:	2300      	movs	r3, #0
 8009efc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009efe:	bf00      	nop
          }
        }
        break;
 8009f00:	e25d      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8009f02:	4b19      	ldr	r3, [pc, #100]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009f08:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009f0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d103      	bne.n	8009f1c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009f14:	f7fb fb0e 	bl	8005534 <HAL_RCC_GetPCLK2Freq>
 8009f18:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009f1a:	e250      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009f1c:	4b12      	ldr	r3, [pc, #72]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f28:	d10b      	bne.n	8009f42 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8009f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f30:	d107      	bne.n	8009f42 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f32:	f107 0314 	add.w	r3, r7, #20
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fd fc1e 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f40:	e04f      	b.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009f42:	4b09      	ldr	r3, [pc, #36]	@ (8009f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f4e:	d115      	bne.n	8009f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f56:	d111      	bne.n	8009f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f58:	f107 0308 	add.w	r3, r7, #8
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f7fd fd77 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f66:	e03c      	b.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8009f68:	44020c00 	.word	0x44020c00
 8009f6c:	00bb8000 	.word	0x00bb8000
 8009f70:	03d09000 	.word	0x03d09000
 8009f74:	003d0900 	.word	0x003d0900
 8009f78:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8009f7c:	4b94      	ldr	r3, [pc, #592]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 0302 	and.w	r3, r3, #2
 8009f84:	2b02      	cmp	r3, #2
 8009f86:	d10d      	bne.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8009f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009f8e:	d109      	bne.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f90:	4b8f      	ldr	r3, [pc, #572]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	08db      	lsrs	r3, r3, #3
 8009f96:	f003 0303 	and.w	r3, r3, #3
 8009f9a:	4a8e      	ldr	r2, [pc, #568]	@ (800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fa2:	e01e      	b.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8009fa4:	4b8a      	ldr	r3, [pc, #552]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fb0:	d106      	bne.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8009fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fb8:	d102      	bne.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8009fba:	4b87      	ldr	r3, [pc, #540]	@ (800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fbe:	e010      	b.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8009fc0:	4b83      	ldr	r3, [pc, #524]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009fc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009fcc:	d106      	bne.n	8009fdc <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8009fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009fd4:	d102      	bne.n	8009fdc <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8009fd6:	4b81      	ldr	r3, [pc, #516]	@ (800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fda:	e002      	b.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fe0:	e1ed      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009fe2:	e1ec      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8009fe4:	4b7a      	ldr	r3, [pc, #488]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009fea:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009fee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8009ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d103      	bne.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009ff6:	f7fb fab3 	bl	8005560 <HAL_RCC_GetPCLK3Freq>
 8009ffa:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009ffc:	e1df      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8009ffe:	4b74      	ldr	r3, [pc, #464]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a006:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a00a:	d10b      	bne.n	800a024 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800a00c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a012:	d107      	bne.n	800a024 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a014:	f107 0314 	add.w	r3, r7, #20
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fd fbad 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	637b      	str	r3, [r7, #52]	@ 0x34
 800a022:	e045      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800a024:	4b6a      	ldr	r3, [pc, #424]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a02c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a030:	d10b      	bne.n	800a04a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800a032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a038:	d107      	bne.n	800a04a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a03a:	f107 0308 	add.w	r3, r7, #8
 800a03e:	4618      	mov	r0, r3
 800a040:	f7fd fd06 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	637b      	str	r3, [r7, #52]	@ 0x34
 800a048:	e032      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800a04a:	4b61      	ldr	r3, [pc, #388]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b02      	cmp	r3, #2
 800a054:	d10d      	bne.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800a056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a058:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a05c:	d109      	bne.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a05e:	4b5c      	ldr	r3, [pc, #368]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	08db      	lsrs	r3, r3, #3
 800a064:	f003 0303 	and.w	r3, r3, #3
 800a068:	4a5a      	ldr	r2, [pc, #360]	@ (800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a06a:	fa22 f303 	lsr.w	r3, r2, r3
 800a06e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a070:	e01e      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800a072:	4b57      	ldr	r3, [pc, #348]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a07a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a07e:	d106      	bne.n	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a086:	d102      	bne.n	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800a088:	4b53      	ldr	r3, [pc, #332]	@ (800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a08a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a08c:	e010      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800a08e:	4b50      	ldr	r3, [pc, #320]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a09a:	d106      	bne.n	800a0aa <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800a09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a0a2:	d102      	bne.n	800a0aa <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800a0a4:	4b4d      	ldr	r3, [pc, #308]	@ (800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a0a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0a8:	e002      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0ae:	e186      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0b0:	e185      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a0b2:	4b47      	ldr	r3, [pc, #284]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a0b8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a0bc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d103      	bne.n	800a0cc <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a0c4:	f7fb fa36 	bl	8005534 <HAL_RCC_GetPCLK2Freq>
 800a0c8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a0ca:	e178      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a0cc:	4b40      	ldr	r3, [pc, #256]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0d8:	d10b      	bne.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800a0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0e0:	d107      	bne.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0e2:	f107 0314 	add.w	r3, r7, #20
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7fd fb46 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0f0:	e045      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a0f2:	4b37      	ldr	r3, [pc, #220]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0fe:	d10b      	bne.n	800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800a100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a106:	d107      	bne.n	800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a108:	f107 0308 	add.w	r3, r7, #8
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7fd fc9f 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	637b      	str	r3, [r7, #52]	@ 0x34
 800a116:	e032      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a118:	4b2d      	ldr	r3, [pc, #180]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f003 0302 	and.w	r3, r3, #2
 800a120:	2b02      	cmp	r3, #2
 800a122:	d10d      	bne.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800a124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a126:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a12a:	d109      	bne.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a12c:	4b28      	ldr	r3, [pc, #160]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	08db      	lsrs	r3, r3, #3
 800a132:	f003 0303 	and.w	r3, r3, #3
 800a136:	4a27      	ldr	r2, [pc, #156]	@ (800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a138:	fa22 f303 	lsr.w	r3, r2, r3
 800a13c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13e:	e01e      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a140:	4b23      	ldr	r3, [pc, #140]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a14c:	d106      	bne.n	800a15c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a154:	d102      	bne.n	800a15c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800a156:	4b20      	ldr	r3, [pc, #128]	@ (800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a158:	637b      	str	r3, [r7, #52]	@ 0x34
 800a15a:	e010      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a15c:	4b1c      	ldr	r3, [pc, #112]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a164:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a168:	d106      	bne.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a170:	d102      	bne.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800a172:	4b1a      	ldr	r3, [pc, #104]	@ (800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a174:	637b      	str	r3, [r7, #52]	@ 0x34
 800a176:	e002      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a17c:	e11f      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a17e:	e11e      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a180:	4b13      	ldr	r3, [pc, #76]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a182:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a186:	f003 0303 	and.w	r3, r3, #3
 800a18a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18e:	2b03      	cmp	r3, #3
 800a190:	d85f      	bhi.n	800a252 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800a192:	a201      	add	r2, pc, #4	@ (adr r2, 800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800a194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a198:	0800a1a9 	.word	0x0800a1a9
 800a19c:	0800a1b1 	.word	0x0800a1b1
 800a1a0:	0800a1c1 	.word	0x0800a1c1
 800a1a4:	0800a1e1 	.word	0x0800a1e1
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800a1a8:	f7fb f992 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 800a1ac:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a1ae:	e053      	b.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1b0:	f107 0320 	add.w	r3, r7, #32
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7fd f973 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1be:	e04b      	b.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1c0:	f107 0314 	add.w	r3, r7, #20
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f7fd fad7 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1ce:	e043      	b.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a1d0:	44020c00 	.word	0x44020c00
 800a1d4:	03d09000 	.word	0x03d09000
 800a1d8:	003d0900 	.word	0x003d0900
 800a1dc:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a1e0:	4b79      	ldr	r3, [pc, #484]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a1e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a1e6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a1ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a1ec:	4b76      	ldr	r3, [pc, #472]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 0302 	and.w	r3, r3, #2
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d10c      	bne.n	800a212 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800a1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d109      	bne.n	800a212 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a1fe:	4b72      	ldr	r3, [pc, #456]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	08db      	lsrs	r3, r3, #3
 800a204:	f003 0303 	and.w	r3, r3, #3
 800a208:	4a70      	ldr	r2, [pc, #448]	@ (800a3cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800a20a:	fa22 f303 	lsr.w	r3, r2, r3
 800a20e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a210:	e01e      	b.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a212:	4b6d      	ldr	r3, [pc, #436]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a21a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a21e:	d106      	bne.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800a220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a226:	d102      	bne.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a228:	4b69      	ldr	r3, [pc, #420]	@ (800a3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800a22a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a22c:	e010      	b.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a22e:	4b66      	ldr	r3, [pc, #408]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a236:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a23a:	d106      	bne.n	800a24a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800a23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a23e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a242:	d102      	bne.n	800a24a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a244:	4b63      	ldr	r3, [pc, #396]	@ (800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800a246:	637b      	str	r3, [r7, #52]	@ 0x34
 800a248:	e002      	b.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a24a:	2300      	movs	r3, #0
 800a24c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a24e:	e003      	b.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a250:	e002      	b.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800a252:	2300      	movs	r3, #0
 800a254:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a256:	bf00      	nop
          }
        }
        break;
 800a258:	e0b1      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800a25a:	4b5b      	ldr	r3, [pc, #364]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a25c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a260:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a264:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800a266:	4b58      	ldr	r3, [pc, #352]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a268:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a26c:	f003 0302 	and.w	r3, r3, #2
 800a270:	2b02      	cmp	r3, #2
 800a272:	d106      	bne.n	800a282 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800a274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a276:	2b00      	cmp	r3, #0
 800a278:	d103      	bne.n	800a282 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800a27a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a27e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a280:	e01f      	b.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800a282:	4b51      	ldr	r3, [pc, #324]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a28c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a290:	d106      	bne.n	800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800a292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a294:	2b40      	cmp	r3, #64	@ 0x40
 800a296:	d103      	bne.n	800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800a298:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a29c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a29e:	e010      	b.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800a2a0:	4b49      	ldr	r3, [pc, #292]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ac:	d106      	bne.n	800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b0:	2b80      	cmp	r3, #128	@ 0x80
 800a2b2:	d103      	bne.n	800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800a2b4:	f248 0312 	movw	r3, #32786	@ 0x8012
 800a2b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2ba:	e002      	b.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a2c0:	e07d      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a2c2:	e07c      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800a2c4:	4b40      	ldr	r3, [pc, #256]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a2ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a2ce:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800a2d0:	4b3d      	ldr	r3, [pc, #244]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2dc:	d105      	bne.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800a2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d102      	bne.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800a2e4:	4b3c      	ldr	r3, [pc, #240]	@ (800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a2e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2e8:	e031      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800a2ea:	4b37      	ldr	r3, [pc, #220]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2f6:	d10a      	bne.n	800a30e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800a2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2fa:	2b10      	cmp	r3, #16
 800a2fc:	d107      	bne.n	800a30e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a2fe:	f107 0320 	add.w	r3, r7, #32
 800a302:	4618      	mov	r0, r3
 800a304:	f7fd f8cc 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a30c:	e01f      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800a30e:	4b2e      	ldr	r3, [pc, #184]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a314:	f003 0302 	and.w	r3, r3, #2
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d106      	bne.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800a31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a31e:	2b20      	cmp	r3, #32
 800a320:	d103      	bne.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800a322:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a326:	637b      	str	r3, [r7, #52]	@ 0x34
 800a328:	e011      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800a32a:	4b27      	ldr	r3, [pc, #156]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a32c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a338:	d106      	bne.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800a33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a33c:	2b30      	cmp	r3, #48	@ 0x30
 800a33e:	d103      	bne.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800a340:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a344:	637b      	str	r3, [r7, #52]	@ 0x34
 800a346:	e002      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800a348:	2300      	movs	r3, #0
 800a34a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a34c:	e037      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a34e:	e036      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800a350:	4b1d      	ldr	r3, [pc, #116]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a352:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a356:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a35a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800a35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35e:	2b10      	cmp	r3, #16
 800a360:	d107      	bne.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a362:	f107 0320 	add.w	r3, r7, #32
 800a366:	4618      	mov	r0, r3
 800a368:	f7fd f89a 	bl	80074a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800a370:	e025      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800a372:	4b15      	ldr	r3, [pc, #84]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a37a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a37e:	d10a      	bne.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800a380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a382:	2b20      	cmp	r3, #32
 800a384:	d107      	bne.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a386:	f107 0308 	add.w	r3, r7, #8
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7fd fb60 	bl	8007a50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	637b      	str	r3, [r7, #52]	@ 0x34
 800a394:	e00f      	b.n	800a3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800a396:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a39e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3a2:	d105      	bne.n	800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800a3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a6:	2b30      	cmp	r3, #48	@ 0x30
 800a3a8:	d102      	bne.n	800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800a3aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a3ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3ae:	e002      	b.n	800a3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800a3b4:	e003      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3b6:	e002      	b.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a3bc:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800a3be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	373c      	adds	r7, #60	@ 0x3c
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd90      	pop	{r4, r7, pc}
 800a3c8:	44020c00 	.word	0x44020c00
 800a3cc:	03d09000 	.word	0x03d09000
 800a3d0:	003d0900 	.word	0x003d0900
 800a3d4:	017d7840 	.word	0x017d7840
 800a3d8:	02dc6c00 	.word	0x02dc6c00

0800a3dc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800a3e4:	4b48      	ldr	r3, [pc, #288]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	4a47      	ldr	r2, [pc, #284]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a3ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a3ee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a3f0:	f7f8 fa08 	bl	8002804 <HAL_GetTick>
 800a3f4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a3f6:	e008      	b.n	800a40a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a3f8:	f7f8 fa04 	bl	8002804 <HAL_GetTick>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	1ad3      	subs	r3, r2, r3
 800a402:	2b02      	cmp	r3, #2
 800a404:	d901      	bls.n	800a40a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a406:	2303      	movs	r3, #3
 800a408:	e07a      	b.n	800a500 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a40a:	4b3f      	ldr	r3, [pc, #252]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1f0      	bne.n	800a3f8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800a416:	4b3c      	ldr	r3, [pc, #240]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a41e:	f023 0303 	bic.w	r3, r3, #3
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	6811      	ldr	r1, [r2, #0]
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	6852      	ldr	r2, [r2, #4]
 800a42a:	0212      	lsls	r2, r2, #8
 800a42c:	430a      	orrs	r2, r1
 800a42e:	4936      	ldr	r1, [pc, #216]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a430:	4313      	orrs	r3, r2
 800a432:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	3b01      	subs	r3, #1
 800a43a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	3b01      	subs	r3, #1
 800a444:	025b      	lsls	r3, r3, #9
 800a446:	b29b      	uxth	r3, r3
 800a448:	431a      	orrs	r2, r3
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	3b01      	subs	r3, #1
 800a450:	041b      	lsls	r3, r3, #16
 800a452:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a456:	431a      	orrs	r2, r3
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	3b01      	subs	r3, #1
 800a45e:	061b      	lsls	r3, r3, #24
 800a460:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a464:	4928      	ldr	r1, [pc, #160]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a466:	4313      	orrs	r3, r2
 800a468:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800a46a:	4b27      	ldr	r3, [pc, #156]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a46e:	f023 020c 	bic.w	r2, r3, #12
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	4924      	ldr	r1, [pc, #144]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a478:	4313      	orrs	r3, r2
 800a47a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800a47c:	4b22      	ldr	r3, [pc, #136]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a480:	f023 0220 	bic.w	r2, r3, #32
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	69db      	ldr	r3, [r3, #28]
 800a488:	491f      	ldr	r1, [pc, #124]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a48a:	4313      	orrs	r3, r2
 800a48c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800a48e:	4b1e      	ldr	r3, [pc, #120]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a496:	491c      	ldr	r1, [pc, #112]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a498:	4313      	orrs	r3, r2
 800a49a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800a49c:	4b1a      	ldr	r3, [pc, #104]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a0:	4a19      	ldr	r2, [pc, #100]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4a2:	f023 0310 	bic.w	r3, r3, #16
 800a4a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800a4a8:	4b17      	ldr	r3, [pc, #92]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a4b0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	6a12      	ldr	r2, [r2, #32]
 800a4b8:	00d2      	lsls	r2, r2, #3
 800a4ba:	4913      	ldr	r1, [pc, #76]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800a4c0:	4b11      	ldr	r3, [pc, #68]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c4:	4a10      	ldr	r2, [pc, #64]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4c6:	f043 0310 	orr.w	r3, r3, #16
 800a4ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800a4cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a0d      	ldr	r2, [pc, #52]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a4d6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a4d8:	f7f8 f994 	bl	8002804 <HAL_GetTick>
 800a4dc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a4de:	e008      	b.n	800a4f2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a4e0:	f7f8 f990 	bl	8002804 <HAL_GetTick>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	1ad3      	subs	r3, r2, r3
 800a4ea:	2b02      	cmp	r3, #2
 800a4ec:	d901      	bls.n	800a4f2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e006      	b.n	800a500 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a4f2:	4b05      	ldr	r3, [pc, #20]	@ (800a508 <RCCEx_PLL2_Config+0x12c>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d0f0      	beq.n	800a4e0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800a4fe:	2300      	movs	r3, #0

}
 800a500:	4618      	mov	r0, r3
 800a502:	3710      	adds	r7, #16
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}
 800a508:	44020c00 	.word	0x44020c00

0800a50c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800a514:	4b48      	ldr	r3, [pc, #288]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4a47      	ldr	r2, [pc, #284]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a51a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a51e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a520:	f7f8 f970 	bl	8002804 <HAL_GetTick>
 800a524:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a526:	e008      	b.n	800a53a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a528:	f7f8 f96c 	bl	8002804 <HAL_GetTick>
 800a52c:	4602      	mov	r2, r0
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	2b02      	cmp	r3, #2
 800a534:	d901      	bls.n	800a53a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a536:	2303      	movs	r3, #3
 800a538:	e07a      	b.n	800a630 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a53a:	4b3f      	ldr	r3, [pc, #252]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a542:	2b00      	cmp	r3, #0
 800a544:	d1f0      	bne.n	800a528 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800a546:	4b3c      	ldr	r3, [pc, #240]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a54a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a54e:	f023 0303 	bic.w	r3, r3, #3
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6811      	ldr	r1, [r2, #0]
 800a556:	687a      	ldr	r2, [r7, #4]
 800a558:	6852      	ldr	r2, [r2, #4]
 800a55a:	0212      	lsls	r2, r2, #8
 800a55c:	430a      	orrs	r2, r1
 800a55e:	4936      	ldr	r1, [pc, #216]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a560:	4313      	orrs	r3, r2
 800a562:	630b      	str	r3, [r1, #48]	@ 0x30
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	3b01      	subs	r3, #1
 800a56a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	68db      	ldr	r3, [r3, #12]
 800a572:	3b01      	subs	r3, #1
 800a574:	025b      	lsls	r3, r3, #9
 800a576:	b29b      	uxth	r3, r3
 800a578:	431a      	orrs	r2, r3
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	691b      	ldr	r3, [r3, #16]
 800a57e:	3b01      	subs	r3, #1
 800a580:	041b      	lsls	r3, r3, #16
 800a582:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a586:	431a      	orrs	r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	695b      	ldr	r3, [r3, #20]
 800a58c:	3b01      	subs	r3, #1
 800a58e:	061b      	lsls	r3, r3, #24
 800a590:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a594:	4928      	ldr	r1, [pc, #160]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a596:	4313      	orrs	r3, r2
 800a598:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a59a:	4b27      	ldr	r3, [pc, #156]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a59c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a59e:	f023 020c 	bic.w	r2, r3, #12
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	699b      	ldr	r3, [r3, #24]
 800a5a6:	4924      	ldr	r1, [pc, #144]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5a8:	4313      	orrs	r3, r2
 800a5aa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800a5ac:	4b22      	ldr	r3, [pc, #136]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5b0:	f023 0220 	bic.w	r2, r3, #32
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	69db      	ldr	r3, [r3, #28]
 800a5b8:	491f      	ldr	r1, [pc, #124]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800a5be:	4b1e      	ldr	r3, [pc, #120]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c6:	491c      	ldr	r1, [pc, #112]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800a5cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5d0:	4a19      	ldr	r2, [pc, #100]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5d2:	f023 0310 	bic.w	r3, r3, #16
 800a5d6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800a5d8:	4b17      	ldr	r3, [pc, #92]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a5e0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	6a12      	ldr	r2, [r2, #32]
 800a5e8:	00d2      	lsls	r2, r2, #3
 800a5ea:	4913      	ldr	r1, [pc, #76]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800a5f0:	4b11      	ldr	r3, [pc, #68]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5f4:	4a10      	ldr	r2, [pc, #64]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5f6:	f043 0310 	orr.w	r3, r3, #16
 800a5fa:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800a5fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a0d      	ldr	r2, [pc, #52]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a606:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a608:	f7f8 f8fc 	bl	8002804 <HAL_GetTick>
 800a60c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a60e:	e008      	b.n	800a622 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a610:	f7f8 f8f8 	bl	8002804 <HAL_GetTick>
 800a614:	4602      	mov	r2, r0
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	1ad3      	subs	r3, r2, r3
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d901      	bls.n	800a622 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a61e:	2303      	movs	r3, #3
 800a620:	e006      	b.n	800a630 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a622:	4b05      	ldr	r3, [pc, #20]	@ (800a638 <RCCEx_PLL3_Config+0x12c>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d0f0      	beq.n	800a610 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800a62e:	2300      	movs	r3, #0
}
 800a630:	4618      	mov	r0, r3
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}
 800a638:	44020c00 	.word	0x44020c00

0800a63c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d101      	bne.n	800a64e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	e049      	b.n	800a6e2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	d106      	bne.n	800a668 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f7f7 fe72 	bl	800234c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2202      	movs	r2, #2
 800a66c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	3304      	adds	r3, #4
 800a678:	4619      	mov	r1, r3
 800a67a:	4610      	mov	r0, r2
 800a67c:	f000 faaa 	bl	800abd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2201      	movs	r2, #1
 800a68c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2201      	movs	r2, #1
 800a694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3708      	adds	r7, #8
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
	...

0800a6ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d109      	bne.n	800a710 <HAL_TIM_PWM_Start+0x24>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a702:	b2db      	uxtb	r3, r3
 800a704:	2b01      	cmp	r3, #1
 800a706:	bf14      	ite	ne
 800a708:	2301      	movne	r3, #1
 800a70a:	2300      	moveq	r3, #0
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	e03c      	b.n	800a78a <HAL_TIM_PWM_Start+0x9e>
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	2b04      	cmp	r3, #4
 800a714:	d109      	bne.n	800a72a <HAL_TIM_PWM_Start+0x3e>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b01      	cmp	r3, #1
 800a720:	bf14      	ite	ne
 800a722:	2301      	movne	r3, #1
 800a724:	2300      	moveq	r3, #0
 800a726:	b2db      	uxtb	r3, r3
 800a728:	e02f      	b.n	800a78a <HAL_TIM_PWM_Start+0x9e>
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	2b08      	cmp	r3, #8
 800a72e:	d109      	bne.n	800a744 <HAL_TIM_PWM_Start+0x58>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b01      	cmp	r3, #1
 800a73a:	bf14      	ite	ne
 800a73c:	2301      	movne	r3, #1
 800a73e:	2300      	moveq	r3, #0
 800a740:	b2db      	uxtb	r3, r3
 800a742:	e022      	b.n	800a78a <HAL_TIM_PWM_Start+0x9e>
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	2b0c      	cmp	r3, #12
 800a748:	d109      	bne.n	800a75e <HAL_TIM_PWM_Start+0x72>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b01      	cmp	r3, #1
 800a754:	bf14      	ite	ne
 800a756:	2301      	movne	r3, #1
 800a758:	2300      	moveq	r3, #0
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	e015      	b.n	800a78a <HAL_TIM_PWM_Start+0x9e>
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	2b10      	cmp	r3, #16
 800a762:	d109      	bne.n	800a778 <HAL_TIM_PWM_Start+0x8c>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	bf14      	ite	ne
 800a770:	2301      	movne	r3, #1
 800a772:	2300      	moveq	r3, #0
 800a774:	b2db      	uxtb	r3, r3
 800a776:	e008      	b.n	800a78a <HAL_TIM_PWM_Start+0x9e>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a77e:	b2db      	uxtb	r3, r3
 800a780:	2b01      	cmp	r3, #1
 800a782:	bf14      	ite	ne
 800a784:	2301      	movne	r3, #1
 800a786:	2300      	moveq	r3, #0
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d001      	beq.n	800a792 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	e0e2      	b.n	800a958 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d104      	bne.n	800a7a2 <HAL_TIM_PWM_Start+0xb6>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2202      	movs	r2, #2
 800a79c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7a0:	e023      	b.n	800a7ea <HAL_TIM_PWM_Start+0xfe>
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b04      	cmp	r3, #4
 800a7a6:	d104      	bne.n	800a7b2 <HAL_TIM_PWM_Start+0xc6>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2202      	movs	r2, #2
 800a7ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a7b0:	e01b      	b.n	800a7ea <HAL_TIM_PWM_Start+0xfe>
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	2b08      	cmp	r3, #8
 800a7b6:	d104      	bne.n	800a7c2 <HAL_TIM_PWM_Start+0xd6>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2202      	movs	r2, #2
 800a7bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a7c0:	e013      	b.n	800a7ea <HAL_TIM_PWM_Start+0xfe>
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	2b0c      	cmp	r3, #12
 800a7c6:	d104      	bne.n	800a7d2 <HAL_TIM_PWM_Start+0xe6>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2202      	movs	r2, #2
 800a7cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a7d0:	e00b      	b.n	800a7ea <HAL_TIM_PWM_Start+0xfe>
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	2b10      	cmp	r3, #16
 800a7d6:	d104      	bne.n	800a7e2 <HAL_TIM_PWM_Start+0xf6>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2202      	movs	r2, #2
 800a7dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7e0:	e003      	b.n	800a7ea <HAL_TIM_PWM_Start+0xfe>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2202      	movs	r2, #2
 800a7e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	6839      	ldr	r1, [r7, #0]
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f000 feee 	bl	800b5d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a58      	ldr	r2, [pc, #352]	@ (800a960 <HAL_TIM_PWM_Start+0x274>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d02c      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a57      	ldr	r2, [pc, #348]	@ (800a964 <HAL_TIM_PWM_Start+0x278>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d027      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a55      	ldr	r2, [pc, #340]	@ (800a968 <HAL_TIM_PWM_Start+0x27c>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d022      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a54      	ldr	r2, [pc, #336]	@ (800a96c <HAL_TIM_PWM_Start+0x280>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d01d      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a52      	ldr	r2, [pc, #328]	@ (800a970 <HAL_TIM_PWM_Start+0x284>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d018      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a51      	ldr	r2, [pc, #324]	@ (800a974 <HAL_TIM_PWM_Start+0x288>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d013      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a4f      	ldr	r2, [pc, #316]	@ (800a978 <HAL_TIM_PWM_Start+0x28c>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d00e      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a4e      	ldr	r2, [pc, #312]	@ (800a97c <HAL_TIM_PWM_Start+0x290>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d009      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a4c      	ldr	r2, [pc, #304]	@ (800a980 <HAL_TIM_PWM_Start+0x294>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d004      	beq.n	800a85c <HAL_TIM_PWM_Start+0x170>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a4b      	ldr	r2, [pc, #300]	@ (800a984 <HAL_TIM_PWM_Start+0x298>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d101      	bne.n	800a860 <HAL_TIM_PWM_Start+0x174>
 800a85c:	2301      	movs	r3, #1
 800a85e:	e000      	b.n	800a862 <HAL_TIM_PWM_Start+0x176>
 800a860:	2300      	movs	r3, #0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d007      	beq.n	800a876 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a874:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a39      	ldr	r2, [pc, #228]	@ (800a960 <HAL_TIM_PWM_Start+0x274>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d04a      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a37      	ldr	r2, [pc, #220]	@ (800a964 <HAL_TIM_PWM_Start+0x278>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d045      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a892:	d040      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a89c:	d03b      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a39      	ldr	r2, [pc, #228]	@ (800a988 <HAL_TIM_PWM_Start+0x29c>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d036      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4a37      	ldr	r2, [pc, #220]	@ (800a98c <HAL_TIM_PWM_Start+0x2a0>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d031      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a36      	ldr	r2, [pc, #216]	@ (800a990 <HAL_TIM_PWM_Start+0x2a4>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d02c      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a34      	ldr	r2, [pc, #208]	@ (800a994 <HAL_TIM_PWM_Start+0x2a8>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d027      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a33      	ldr	r2, [pc, #204]	@ (800a998 <HAL_TIM_PWM_Start+0x2ac>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d022      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a31      	ldr	r2, [pc, #196]	@ (800a99c <HAL_TIM_PWM_Start+0x2b0>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d01d      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a22      	ldr	r2, [pc, #136]	@ (800a968 <HAL_TIM_PWM_Start+0x27c>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d018      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a20      	ldr	r2, [pc, #128]	@ (800a96c <HAL_TIM_PWM_Start+0x280>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d013      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a2b      	ldr	r2, [pc, #172]	@ (800a9a0 <HAL_TIM_PWM_Start+0x2b4>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d00e      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a29      	ldr	r2, [pc, #164]	@ (800a9a4 <HAL_TIM_PWM_Start+0x2b8>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d009      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4a1a      	ldr	r2, [pc, #104]	@ (800a970 <HAL_TIM_PWM_Start+0x284>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d004      	beq.n	800a916 <HAL_TIM_PWM_Start+0x22a>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4a18      	ldr	r2, [pc, #96]	@ (800a974 <HAL_TIM_PWM_Start+0x288>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d115      	bne.n	800a942 <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	689a      	ldr	r2, [r3, #8]
 800a91c:	4b22      	ldr	r3, [pc, #136]	@ (800a9a8 <HAL_TIM_PWM_Start+0x2bc>)
 800a91e:	4013      	ands	r3, r2
 800a920:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2b06      	cmp	r3, #6
 800a926:	d015      	beq.n	800a954 <HAL_TIM_PWM_Start+0x268>
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a92e:	d011      	beq.n	800a954 <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	681a      	ldr	r2, [r3, #0]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f042 0201 	orr.w	r2, r2, #1
 800a93e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a940:	e008      	b.n	800a954 <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f042 0201 	orr.w	r2, r2, #1
 800a950:	601a      	str	r2, [r3, #0]
 800a952:	e000      	b.n	800a956 <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a954:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	40012c00 	.word	0x40012c00
 800a964:	50012c00 	.word	0x50012c00
 800a968:	40013400 	.word	0x40013400
 800a96c:	50013400 	.word	0x50013400
 800a970:	40014000 	.word	0x40014000
 800a974:	50014000 	.word	0x50014000
 800a978:	40014400 	.word	0x40014400
 800a97c:	50014400 	.word	0x50014400
 800a980:	40014800 	.word	0x40014800
 800a984:	50014800 	.word	0x50014800
 800a988:	40000400 	.word	0x40000400
 800a98c:	50000400 	.word	0x50000400
 800a990:	40000800 	.word	0x40000800
 800a994:	50000800 	.word	0x50000800
 800a998:	40000c00 	.word	0x40000c00
 800a99c:	50000c00 	.word	0x50000c00
 800a9a0:	40001800 	.word	0x40001800
 800a9a4:	50001800 	.word	0x50001800
 800a9a8:	00010007 	.word	0x00010007

0800a9ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	60f8      	str	r0, [r7, #12]
 800a9b4:	60b9      	str	r1, [r7, #8]
 800a9b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d101      	bne.n	800a9ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a9c6:	2302      	movs	r3, #2
 800a9c8:	e0ff      	b.n	800abca <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2b14      	cmp	r3, #20
 800a9d6:	f200 80f0 	bhi.w	800abba <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a9da:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800aa35 	.word	0x0800aa35
 800a9e4:	0800abbb 	.word	0x0800abbb
 800a9e8:	0800abbb 	.word	0x0800abbb
 800a9ec:	0800abbb 	.word	0x0800abbb
 800a9f0:	0800aa75 	.word	0x0800aa75
 800a9f4:	0800abbb 	.word	0x0800abbb
 800a9f8:	0800abbb 	.word	0x0800abbb
 800a9fc:	0800abbb 	.word	0x0800abbb
 800aa00:	0800aab7 	.word	0x0800aab7
 800aa04:	0800abbb 	.word	0x0800abbb
 800aa08:	0800abbb 	.word	0x0800abbb
 800aa0c:	0800abbb 	.word	0x0800abbb
 800aa10:	0800aaf7 	.word	0x0800aaf7
 800aa14:	0800abbb 	.word	0x0800abbb
 800aa18:	0800abbb 	.word	0x0800abbb
 800aa1c:	0800abbb 	.word	0x0800abbb
 800aa20:	0800ab39 	.word	0x0800ab39
 800aa24:	0800abbb 	.word	0x0800abbb
 800aa28:	0800abbb 	.word	0x0800abbb
 800aa2c:	0800abbb 	.word	0x0800abbb
 800aa30:	0800ab79 	.word	0x0800ab79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68b9      	ldr	r1, [r7, #8]
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f000 f9f4 	bl	800ae28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	699a      	ldr	r2, [r3, #24]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f042 0208 	orr.w	r2, r2, #8
 800aa4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	699a      	ldr	r2, [r3, #24]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f022 0204 	bic.w	r2, r2, #4
 800aa5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	6999      	ldr	r1, [r3, #24]
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	691a      	ldr	r2, [r3, #16]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	430a      	orrs	r2, r1
 800aa70:	619a      	str	r2, [r3, #24]
      break;
 800aa72:	e0a5      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68b9      	ldr	r1, [r7, #8]
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f000 fa96 	bl	800afac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	699a      	ldr	r2, [r3, #24]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	699a      	ldr	r2, [r3, #24]
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	6999      	ldr	r1, [r3, #24]
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	691b      	ldr	r3, [r3, #16]
 800aaaa:	021a      	lsls	r2, r3, #8
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	430a      	orrs	r2, r1
 800aab2:	619a      	str	r2, [r3, #24]
      break;
 800aab4:	e084      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	68b9      	ldr	r1, [r7, #8]
 800aabc:	4618      	mov	r0, r3
 800aabe:	f000 fb25 	bl	800b10c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	69da      	ldr	r2, [r3, #28]
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f042 0208 	orr.w	r2, r2, #8
 800aad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	69da      	ldr	r2, [r3, #28]
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f022 0204 	bic.w	r2, r2, #4
 800aae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	69d9      	ldr	r1, [r3, #28]
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	691a      	ldr	r2, [r3, #16]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	430a      	orrs	r2, r1
 800aaf2:	61da      	str	r2, [r3, #28]
      break;
 800aaf4:	e064      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	68b9      	ldr	r1, [r7, #8]
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 fbb3 	bl	800b268 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	69da      	ldr	r2, [r3, #28]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	69da      	ldr	r2, [r3, #28]
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	69d9      	ldr	r1, [r3, #28]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	021a      	lsls	r2, r3, #8
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	61da      	str	r2, [r3, #28]
      break;
 800ab36:	e043      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68b9      	ldr	r1, [r7, #8]
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f000 fc42 	bl	800b3c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f042 0208 	orr.w	r2, r2, #8
 800ab52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f022 0204 	bic.w	r2, r2, #4
 800ab62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	691a      	ldr	r2, [r3, #16]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	430a      	orrs	r2, r1
 800ab74:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ab76:	e023      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	68b9      	ldr	r1, [r7, #8]
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 fca4 	bl	800b4cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aba2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	021a      	lsls	r2, r3, #8
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	430a      	orrs	r2, r1
 800abb6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800abb8:	e002      	b.n	800abc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800abba:	2301      	movs	r3, #1
 800abbc:	75fb      	strb	r3, [r7, #23]
      break;
 800abbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800abc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop

0800abd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b085      	sub	sp, #20
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a7a      	ldr	r2, [pc, #488]	@ (800add0 <TIM_Base_SetConfig+0x1fc>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d02b      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a79      	ldr	r2, [pc, #484]	@ (800add4 <TIM_Base_SetConfig+0x200>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d027      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abfa:	d023      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac02:	d01f      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	4a74      	ldr	r2, [pc, #464]	@ (800add8 <TIM_Base_SetConfig+0x204>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d01b      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	4a73      	ldr	r2, [pc, #460]	@ (800addc <TIM_Base_SetConfig+0x208>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d017      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	4a72      	ldr	r2, [pc, #456]	@ (800ade0 <TIM_Base_SetConfig+0x20c>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d013      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	4a71      	ldr	r2, [pc, #452]	@ (800ade4 <TIM_Base_SetConfig+0x210>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d00f      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a70      	ldr	r2, [pc, #448]	@ (800ade8 <TIM_Base_SetConfig+0x214>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d00b      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	4a6f      	ldr	r2, [pc, #444]	@ (800adec <TIM_Base_SetConfig+0x218>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d007      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4a6e      	ldr	r2, [pc, #440]	@ (800adf0 <TIM_Base_SetConfig+0x21c>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d003      	beq.n	800ac44 <TIM_Base_SetConfig+0x70>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a6d      	ldr	r2, [pc, #436]	@ (800adf4 <TIM_Base_SetConfig+0x220>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d108      	bne.n	800ac56 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	68fa      	ldr	r2, [r7, #12]
 800ac52:	4313      	orrs	r3, r2
 800ac54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a5d      	ldr	r2, [pc, #372]	@ (800add0 <TIM_Base_SetConfig+0x1fc>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d05b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a5c      	ldr	r2, [pc, #368]	@ (800add4 <TIM_Base_SetConfig+0x200>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d057      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac6c:	d053      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac74:	d04f      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	4a57      	ldr	r2, [pc, #348]	@ (800add8 <TIM_Base_SetConfig+0x204>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d04b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4a56      	ldr	r2, [pc, #344]	@ (800addc <TIM_Base_SetConfig+0x208>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d047      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a55      	ldr	r2, [pc, #340]	@ (800ade0 <TIM_Base_SetConfig+0x20c>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d043      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	4a54      	ldr	r2, [pc, #336]	@ (800ade4 <TIM_Base_SetConfig+0x210>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d03f      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a53      	ldr	r2, [pc, #332]	@ (800ade8 <TIM_Base_SetConfig+0x214>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d03b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4a52      	ldr	r2, [pc, #328]	@ (800adec <TIM_Base_SetConfig+0x218>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d037      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	4a51      	ldr	r2, [pc, #324]	@ (800adf0 <TIM_Base_SetConfig+0x21c>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d033      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a50      	ldr	r2, [pc, #320]	@ (800adf4 <TIM_Base_SetConfig+0x220>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d02f      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a4f      	ldr	r2, [pc, #316]	@ (800adf8 <TIM_Base_SetConfig+0x224>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d02b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	4a4e      	ldr	r2, [pc, #312]	@ (800adfc <TIM_Base_SetConfig+0x228>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d027      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4a4d      	ldr	r2, [pc, #308]	@ (800ae00 <TIM_Base_SetConfig+0x22c>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d023      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4a4c      	ldr	r2, [pc, #304]	@ (800ae04 <TIM_Base_SetConfig+0x230>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d01f      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a4b      	ldr	r2, [pc, #300]	@ (800ae08 <TIM_Base_SetConfig+0x234>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d01b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a4a      	ldr	r2, [pc, #296]	@ (800ae0c <TIM_Base_SetConfig+0x238>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d017      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a49      	ldr	r2, [pc, #292]	@ (800ae10 <TIM_Base_SetConfig+0x23c>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d013      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a48      	ldr	r2, [pc, #288]	@ (800ae14 <TIM_Base_SetConfig+0x240>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d00f      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a47      	ldr	r2, [pc, #284]	@ (800ae18 <TIM_Base_SetConfig+0x244>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d00b      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a46      	ldr	r2, [pc, #280]	@ (800ae1c <TIM_Base_SetConfig+0x248>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d007      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a45      	ldr	r2, [pc, #276]	@ (800ae20 <TIM_Base_SetConfig+0x24c>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d003      	beq.n	800ad16 <TIM_Base_SetConfig+0x142>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a44      	ldr	r2, [pc, #272]	@ (800ae24 <TIM_Base_SetConfig+0x250>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d108      	bne.n	800ad28 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	695b      	ldr	r3, [r3, #20]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	689a      	ldr	r2, [r3, #8]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a20      	ldr	r2, [pc, #128]	@ (800add0 <TIM_Base_SetConfig+0x1fc>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d023      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a1f      	ldr	r2, [pc, #124]	@ (800add4 <TIM_Base_SetConfig+0x200>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d01f      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a24      	ldr	r2, [pc, #144]	@ (800adf0 <TIM_Base_SetConfig+0x21c>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d01b      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4a23      	ldr	r2, [pc, #140]	@ (800adf4 <TIM_Base_SetConfig+0x220>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d017      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a28      	ldr	r2, [pc, #160]	@ (800ae10 <TIM_Base_SetConfig+0x23c>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d013      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a27      	ldr	r2, [pc, #156]	@ (800ae14 <TIM_Base_SetConfig+0x240>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d00f      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a26      	ldr	r2, [pc, #152]	@ (800ae18 <TIM_Base_SetConfig+0x244>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d00b      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a25      	ldr	r2, [pc, #148]	@ (800ae1c <TIM_Base_SetConfig+0x248>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d007      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a24      	ldr	r2, [pc, #144]	@ (800ae20 <TIM_Base_SetConfig+0x24c>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d003      	beq.n	800ad9c <TIM_Base_SetConfig+0x1c8>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a23      	ldr	r2, [pc, #140]	@ (800ae24 <TIM_Base_SetConfig+0x250>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d103      	bne.n	800ada4 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	691a      	ldr	r2, [r3, #16]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2201      	movs	r2, #1
 800ada8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	691b      	ldr	r3, [r3, #16]
 800adae:	f003 0301 	and.w	r3, r3, #1
 800adb2:	2b01      	cmp	r3, #1
 800adb4:	d105      	bne.n	800adc2 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	691b      	ldr	r3, [r3, #16]
 800adba:	f023 0201 	bic.w	r2, r3, #1
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	611a      	str	r2, [r3, #16]
  }
}
 800adc2:	bf00      	nop
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	40012c00 	.word	0x40012c00
 800add4:	50012c00 	.word	0x50012c00
 800add8:	40000400 	.word	0x40000400
 800addc:	50000400 	.word	0x50000400
 800ade0:	40000800 	.word	0x40000800
 800ade4:	50000800 	.word	0x50000800
 800ade8:	40000c00 	.word	0x40000c00
 800adec:	50000c00 	.word	0x50000c00
 800adf0:	40013400 	.word	0x40013400
 800adf4:	50013400 	.word	0x50013400
 800adf8:	40001800 	.word	0x40001800
 800adfc:	50001800 	.word	0x50001800
 800ae00:	40001c00 	.word	0x40001c00
 800ae04:	50001c00 	.word	0x50001c00
 800ae08:	40002000 	.word	0x40002000
 800ae0c:	50002000 	.word	0x50002000
 800ae10:	40014000 	.word	0x40014000
 800ae14:	50014000 	.word	0x50014000
 800ae18:	40014400 	.word	0x40014400
 800ae1c:	50014400 	.word	0x50014400
 800ae20:	40014800 	.word	0x40014800
 800ae24:	50014800 	.word	0x50014800

0800ae28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b087      	sub	sp, #28
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6a1b      	ldr	r3, [r3, #32]
 800ae36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6a1b      	ldr	r3, [r3, #32]
 800ae3c:	f023 0201 	bic.w	r2, r3, #1
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	699b      	ldr	r3, [r3, #24]
 800ae4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f023 0303 	bic.w	r3, r3, #3
 800ae62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	68fa      	ldr	r2, [r7, #12]
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f023 0302 	bic.w	r3, r3, #2
 800ae74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	4a40      	ldr	r2, [pc, #256]	@ (800af84 <TIM_OC1_SetConfig+0x15c>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d023      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	4a3f      	ldr	r2, [pc, #252]	@ (800af88 <TIM_OC1_SetConfig+0x160>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d01f      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4a3e      	ldr	r2, [pc, #248]	@ (800af8c <TIM_OC1_SetConfig+0x164>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d01b      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4a3d      	ldr	r2, [pc, #244]	@ (800af90 <TIM_OC1_SetConfig+0x168>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d017      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	4a3c      	ldr	r2, [pc, #240]	@ (800af94 <TIM_OC1_SetConfig+0x16c>)
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d013      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	4a3b      	ldr	r2, [pc, #236]	@ (800af98 <TIM_OC1_SetConfig+0x170>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d00f      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a3a      	ldr	r2, [pc, #232]	@ (800af9c <TIM_OC1_SetConfig+0x174>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d00b      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	4a39      	ldr	r2, [pc, #228]	@ (800afa0 <TIM_OC1_SetConfig+0x178>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d007      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a38      	ldr	r2, [pc, #224]	@ (800afa4 <TIM_OC1_SetConfig+0x17c>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d003      	beq.n	800aed0 <TIM_OC1_SetConfig+0xa8>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a37      	ldr	r2, [pc, #220]	@ (800afa8 <TIM_OC1_SetConfig+0x180>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d10c      	bne.n	800aeea <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	f023 0308 	bic.w	r3, r3, #8
 800aed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	697a      	ldr	r2, [r7, #20]
 800aede:	4313      	orrs	r3, r2
 800aee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	f023 0304 	bic.w	r3, r3, #4
 800aee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4a25      	ldr	r2, [pc, #148]	@ (800af84 <TIM_OC1_SetConfig+0x15c>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d023      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4a24      	ldr	r2, [pc, #144]	@ (800af88 <TIM_OC1_SetConfig+0x160>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d01f      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	4a23      	ldr	r2, [pc, #140]	@ (800af8c <TIM_OC1_SetConfig+0x164>)
 800aefe:	4293      	cmp	r3, r2
 800af00:	d01b      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	4a22      	ldr	r2, [pc, #136]	@ (800af90 <TIM_OC1_SetConfig+0x168>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d017      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	4a21      	ldr	r2, [pc, #132]	@ (800af94 <TIM_OC1_SetConfig+0x16c>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d013      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4a20      	ldr	r2, [pc, #128]	@ (800af98 <TIM_OC1_SetConfig+0x170>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d00f      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	4a1f      	ldr	r2, [pc, #124]	@ (800af9c <TIM_OC1_SetConfig+0x174>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d00b      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4a1e      	ldr	r2, [pc, #120]	@ (800afa0 <TIM_OC1_SetConfig+0x178>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d007      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	4a1d      	ldr	r2, [pc, #116]	@ (800afa4 <TIM_OC1_SetConfig+0x17c>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d003      	beq.n	800af3a <TIM_OC1_SetConfig+0x112>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4a1c      	ldr	r2, [pc, #112]	@ (800afa8 <TIM_OC1_SetConfig+0x180>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d111      	bne.n	800af5e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	695b      	ldr	r3, [r3, #20]
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	4313      	orrs	r3, r2
 800af52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	699b      	ldr	r3, [r3, #24]
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	693a      	ldr	r2, [r7, #16]
 800af62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	68fa      	ldr	r2, [r7, #12]
 800af68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	685a      	ldr	r2, [r3, #4]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	697a      	ldr	r2, [r7, #20]
 800af76:	621a      	str	r2, [r3, #32]
}
 800af78:	bf00      	nop
 800af7a:	371c      	adds	r7, #28
 800af7c:	46bd      	mov	sp, r7
 800af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af82:	4770      	bx	lr
 800af84:	40012c00 	.word	0x40012c00
 800af88:	50012c00 	.word	0x50012c00
 800af8c:	40013400 	.word	0x40013400
 800af90:	50013400 	.word	0x50013400
 800af94:	40014000 	.word	0x40014000
 800af98:	50014000 	.word	0x50014000
 800af9c:	40014400 	.word	0x40014400
 800afa0:	50014400 	.word	0x50014400
 800afa4:	40014800 	.word	0x40014800
 800afa8:	50014800 	.word	0x50014800

0800afac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afac:	b480      	push	{r7}
 800afae:	b087      	sub	sp, #28
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6a1b      	ldr	r3, [r3, #32]
 800afba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6a1b      	ldr	r3, [r3, #32]
 800afc0:	f023 0210 	bic.w	r2, r3, #16
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	699b      	ldr	r3, [r3, #24]
 800afd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800afda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f023 0320 	bic.w	r3, r3, #32
 800affa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	011b      	lsls	r3, r3, #4
 800b002:	697a      	ldr	r2, [r7, #20]
 800b004:	4313      	orrs	r3, r2
 800b006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a36      	ldr	r2, [pc, #216]	@ (800b0e4 <TIM_OC2_SetConfig+0x138>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d00b      	beq.n	800b028 <TIM_OC2_SetConfig+0x7c>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a35      	ldr	r2, [pc, #212]	@ (800b0e8 <TIM_OC2_SetConfig+0x13c>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d007      	beq.n	800b028 <TIM_OC2_SetConfig+0x7c>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a34      	ldr	r2, [pc, #208]	@ (800b0ec <TIM_OC2_SetConfig+0x140>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d003      	beq.n	800b028 <TIM_OC2_SetConfig+0x7c>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a33      	ldr	r2, [pc, #204]	@ (800b0f0 <TIM_OC2_SetConfig+0x144>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d10d      	bne.n	800b044 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b02e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	68db      	ldr	r3, [r3, #12]
 800b034:	011b      	lsls	r3, r3, #4
 800b036:	697a      	ldr	r2, [r7, #20]
 800b038:	4313      	orrs	r3, r2
 800b03a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b042:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	4a27      	ldr	r2, [pc, #156]	@ (800b0e4 <TIM_OC2_SetConfig+0x138>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d023      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a26      	ldr	r2, [pc, #152]	@ (800b0e8 <TIM_OC2_SetConfig+0x13c>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d01f      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a25      	ldr	r2, [pc, #148]	@ (800b0ec <TIM_OC2_SetConfig+0x140>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d01b      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a24      	ldr	r2, [pc, #144]	@ (800b0f0 <TIM_OC2_SetConfig+0x144>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d017      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4a23      	ldr	r2, [pc, #140]	@ (800b0f4 <TIM_OC2_SetConfig+0x148>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d013      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4a22      	ldr	r2, [pc, #136]	@ (800b0f8 <TIM_OC2_SetConfig+0x14c>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d00f      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	4a21      	ldr	r2, [pc, #132]	@ (800b0fc <TIM_OC2_SetConfig+0x150>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d00b      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a20      	ldr	r2, [pc, #128]	@ (800b100 <TIM_OC2_SetConfig+0x154>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d007      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a1f      	ldr	r2, [pc, #124]	@ (800b104 <TIM_OC2_SetConfig+0x158>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d003      	beq.n	800b094 <TIM_OC2_SetConfig+0xe8>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	4a1e      	ldr	r2, [pc, #120]	@ (800b108 <TIM_OC2_SetConfig+0x15c>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d113      	bne.n	800b0bc <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b09a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	695b      	ldr	r3, [r3, #20]
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	693a      	ldr	r2, [r7, #16]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	699b      	ldr	r3, [r3, #24]
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	693a      	ldr	r2, [r7, #16]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	693a      	ldr	r2, [r7, #16]
 800b0c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	685a      	ldr	r2, [r3, #4]
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	697a      	ldr	r2, [r7, #20]
 800b0d4:	621a      	str	r2, [r3, #32]
}
 800b0d6:	bf00      	nop
 800b0d8:	371c      	adds	r7, #28
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr
 800b0e2:	bf00      	nop
 800b0e4:	40012c00 	.word	0x40012c00
 800b0e8:	50012c00 	.word	0x50012c00
 800b0ec:	40013400 	.word	0x40013400
 800b0f0:	50013400 	.word	0x50013400
 800b0f4:	40014000 	.word	0x40014000
 800b0f8:	50014000 	.word	0x50014000
 800b0fc:	40014400 	.word	0x40014400
 800b100:	50014400 	.word	0x50014400
 800b104:	40014800 	.word	0x40014800
 800b108:	50014800 	.word	0x50014800

0800b10c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b10c:	b480      	push	{r7}
 800b10e:	b087      	sub	sp, #28
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a1b      	ldr	r3, [r3, #32]
 800b11a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6a1b      	ldr	r3, [r3, #32]
 800b120:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b13a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b13e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f023 0303 	bic.w	r3, r3, #3
 800b146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	68fa      	ldr	r2, [r7, #12]
 800b14e:	4313      	orrs	r3, r2
 800b150:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b158:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	689b      	ldr	r3, [r3, #8]
 800b15e:	021b      	lsls	r3, r3, #8
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	4313      	orrs	r3, r2
 800b164:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a35      	ldr	r2, [pc, #212]	@ (800b240 <TIM_OC3_SetConfig+0x134>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d00b      	beq.n	800b186 <TIM_OC3_SetConfig+0x7a>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a34      	ldr	r2, [pc, #208]	@ (800b244 <TIM_OC3_SetConfig+0x138>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d007      	beq.n	800b186 <TIM_OC3_SetConfig+0x7a>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a33      	ldr	r2, [pc, #204]	@ (800b248 <TIM_OC3_SetConfig+0x13c>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d003      	beq.n	800b186 <TIM_OC3_SetConfig+0x7a>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a32      	ldr	r2, [pc, #200]	@ (800b24c <TIM_OC3_SetConfig+0x140>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d10d      	bne.n	800b1a2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b18c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	68db      	ldr	r3, [r3, #12]
 800b192:	021b      	lsls	r3, r3, #8
 800b194:	697a      	ldr	r2, [r7, #20]
 800b196:	4313      	orrs	r3, r2
 800b198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a26      	ldr	r2, [pc, #152]	@ (800b240 <TIM_OC3_SetConfig+0x134>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d023      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a25      	ldr	r2, [pc, #148]	@ (800b244 <TIM_OC3_SetConfig+0x138>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d01f      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a24      	ldr	r2, [pc, #144]	@ (800b248 <TIM_OC3_SetConfig+0x13c>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d01b      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a23      	ldr	r2, [pc, #140]	@ (800b24c <TIM_OC3_SetConfig+0x140>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d017      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a22      	ldr	r2, [pc, #136]	@ (800b250 <TIM_OC3_SetConfig+0x144>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d013      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a21      	ldr	r2, [pc, #132]	@ (800b254 <TIM_OC3_SetConfig+0x148>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d00f      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a20      	ldr	r2, [pc, #128]	@ (800b258 <TIM_OC3_SetConfig+0x14c>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d00b      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a1f      	ldr	r2, [pc, #124]	@ (800b25c <TIM_OC3_SetConfig+0x150>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d007      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a1e      	ldr	r2, [pc, #120]	@ (800b260 <TIM_OC3_SetConfig+0x154>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d003      	beq.n	800b1f2 <TIM_OC3_SetConfig+0xe6>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a1d      	ldr	r2, [pc, #116]	@ (800b264 <TIM_OC3_SetConfig+0x158>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d113      	bne.n	800b21a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b1f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b200:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	695b      	ldr	r3, [r3, #20]
 800b206:	011b      	lsls	r3, r3, #4
 800b208:	693a      	ldr	r2, [r7, #16]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	699b      	ldr	r3, [r3, #24]
 800b212:	011b      	lsls	r3, r3, #4
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	4313      	orrs	r3, r2
 800b218:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	693a      	ldr	r2, [r7, #16]
 800b21e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	68fa      	ldr	r2, [r7, #12]
 800b224:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	685a      	ldr	r2, [r3, #4]
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	697a      	ldr	r2, [r7, #20]
 800b232:	621a      	str	r2, [r3, #32]
}
 800b234:	bf00      	nop
 800b236:	371c      	adds	r7, #28
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr
 800b240:	40012c00 	.word	0x40012c00
 800b244:	50012c00 	.word	0x50012c00
 800b248:	40013400 	.word	0x40013400
 800b24c:	50013400 	.word	0x50013400
 800b250:	40014000 	.word	0x40014000
 800b254:	50014000 	.word	0x50014000
 800b258:	40014400 	.word	0x40014400
 800b25c:	50014400 	.word	0x50014400
 800b260:	40014800 	.word	0x40014800
 800b264:	50014800 	.word	0x50014800

0800b268 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b268:	b480      	push	{r7}
 800b26a:	b087      	sub	sp, #28
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6a1b      	ldr	r3, [r3, #32]
 800b276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6a1b      	ldr	r3, [r3, #32]
 800b27c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	69db      	ldr	r3, [r3, #28]
 800b28e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b29a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	021b      	lsls	r3, r3, #8
 800b2aa:	68fa      	ldr	r2, [r7, #12]
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b2b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	031b      	lsls	r3, r3, #12
 800b2be:	697a      	ldr	r2, [r7, #20]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a36      	ldr	r2, [pc, #216]	@ (800b3a0 <TIM_OC4_SetConfig+0x138>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d00b      	beq.n	800b2e4 <TIM_OC4_SetConfig+0x7c>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a35      	ldr	r2, [pc, #212]	@ (800b3a4 <TIM_OC4_SetConfig+0x13c>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d007      	beq.n	800b2e4 <TIM_OC4_SetConfig+0x7c>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	4a34      	ldr	r2, [pc, #208]	@ (800b3a8 <TIM_OC4_SetConfig+0x140>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d003      	beq.n	800b2e4 <TIM_OC4_SetConfig+0x7c>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	4a33      	ldr	r2, [pc, #204]	@ (800b3ac <TIM_OC4_SetConfig+0x144>)
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	d10d      	bne.n	800b300 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b2ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	031b      	lsls	r3, r3, #12
 800b2f2:	697a      	ldr	r2, [r7, #20]
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4a27      	ldr	r2, [pc, #156]	@ (800b3a0 <TIM_OC4_SetConfig+0x138>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d023      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a26      	ldr	r2, [pc, #152]	@ (800b3a4 <TIM_OC4_SetConfig+0x13c>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d01f      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	4a25      	ldr	r2, [pc, #148]	@ (800b3a8 <TIM_OC4_SetConfig+0x140>)
 800b314:	4293      	cmp	r3, r2
 800b316:	d01b      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	4a24      	ldr	r2, [pc, #144]	@ (800b3ac <TIM_OC4_SetConfig+0x144>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d017      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a23      	ldr	r2, [pc, #140]	@ (800b3b0 <TIM_OC4_SetConfig+0x148>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d013      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a22      	ldr	r2, [pc, #136]	@ (800b3b4 <TIM_OC4_SetConfig+0x14c>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d00f      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a21      	ldr	r2, [pc, #132]	@ (800b3b8 <TIM_OC4_SetConfig+0x150>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d00b      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a20      	ldr	r2, [pc, #128]	@ (800b3bc <TIM_OC4_SetConfig+0x154>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d007      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c0 <TIM_OC4_SetConfig+0x158>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d003      	beq.n	800b350 <TIM_OC4_SetConfig+0xe8>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a1e      	ldr	r2, [pc, #120]	@ (800b3c4 <TIM_OC4_SetConfig+0x15c>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d113      	bne.n	800b378 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b356:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b35e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	695b      	ldr	r3, [r3, #20]
 800b364:	019b      	lsls	r3, r3, #6
 800b366:	693a      	ldr	r2, [r7, #16]
 800b368:	4313      	orrs	r3, r2
 800b36a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	699b      	ldr	r3, [r3, #24]
 800b370:	019b      	lsls	r3, r3, #6
 800b372:	693a      	ldr	r2, [r7, #16]
 800b374:	4313      	orrs	r3, r2
 800b376:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	685a      	ldr	r2, [r3, #4]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	697a      	ldr	r2, [r7, #20]
 800b390:	621a      	str	r2, [r3, #32]
}
 800b392:	bf00      	nop
 800b394:	371c      	adds	r7, #28
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop
 800b3a0:	40012c00 	.word	0x40012c00
 800b3a4:	50012c00 	.word	0x50012c00
 800b3a8:	40013400 	.word	0x40013400
 800b3ac:	50013400 	.word	0x50013400
 800b3b0:	40014000 	.word	0x40014000
 800b3b4:	50014000 	.word	0x50014000
 800b3b8:	40014400 	.word	0x40014400
 800b3bc:	50014400 	.word	0x50014400
 800b3c0:	40014800 	.word	0x40014800
 800b3c4:	50014800 	.word	0x50014800

0800b3c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b087      	sub	sp, #28
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6a1b      	ldr	r3, [r3, #32]
 800b3d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a1b      	ldr	r3, [r3, #32]
 800b3dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	4313      	orrs	r3, r2
 800b404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b40c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	041b      	lsls	r3, r3, #16
 800b414:	693a      	ldr	r2, [r7, #16]
 800b416:	4313      	orrs	r3, r2
 800b418:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a21      	ldr	r2, [pc, #132]	@ (800b4a4 <TIM_OC5_SetConfig+0xdc>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d023      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a20      	ldr	r2, [pc, #128]	@ (800b4a8 <TIM_OC5_SetConfig+0xe0>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d01f      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a1f      	ldr	r2, [pc, #124]	@ (800b4ac <TIM_OC5_SetConfig+0xe4>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d01b      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4a1e      	ldr	r2, [pc, #120]	@ (800b4b0 <TIM_OC5_SetConfig+0xe8>)
 800b436:	4293      	cmp	r3, r2
 800b438:	d017      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	4a1d      	ldr	r2, [pc, #116]	@ (800b4b4 <TIM_OC5_SetConfig+0xec>)
 800b43e:	4293      	cmp	r3, r2
 800b440:	d013      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	4a1c      	ldr	r2, [pc, #112]	@ (800b4b8 <TIM_OC5_SetConfig+0xf0>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d00f      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	4a1b      	ldr	r2, [pc, #108]	@ (800b4bc <TIM_OC5_SetConfig+0xf4>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d00b      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	4a1a      	ldr	r2, [pc, #104]	@ (800b4c0 <TIM_OC5_SetConfig+0xf8>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d007      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	4a19      	ldr	r2, [pc, #100]	@ (800b4c4 <TIM_OC5_SetConfig+0xfc>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d003      	beq.n	800b46a <TIM_OC5_SetConfig+0xa2>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4a18      	ldr	r2, [pc, #96]	@ (800b4c8 <TIM_OC5_SetConfig+0x100>)
 800b466:	4293      	cmp	r3, r2
 800b468:	d109      	bne.n	800b47e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b470:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	695b      	ldr	r3, [r3, #20]
 800b476:	021b      	lsls	r3, r3, #8
 800b478:	697a      	ldr	r2, [r7, #20]
 800b47a:	4313      	orrs	r3, r2
 800b47c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	697a      	ldr	r2, [r7, #20]
 800b482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	685a      	ldr	r2, [r3, #4]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	693a      	ldr	r2, [r7, #16]
 800b496:	621a      	str	r2, [r3, #32]
}
 800b498:	bf00      	nop
 800b49a:	371c      	adds	r7, #28
 800b49c:	46bd      	mov	sp, r7
 800b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a2:	4770      	bx	lr
 800b4a4:	40012c00 	.word	0x40012c00
 800b4a8:	50012c00 	.word	0x50012c00
 800b4ac:	40013400 	.word	0x40013400
 800b4b0:	50013400 	.word	0x50013400
 800b4b4:	40014000 	.word	0x40014000
 800b4b8:	50014000 	.word	0x50014000
 800b4bc:	40014400 	.word	0x40014400
 800b4c0:	50014400 	.word	0x50014400
 800b4c4:	40014800 	.word	0x40014800
 800b4c8:	50014800 	.word	0x50014800

0800b4cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b087      	sub	sp, #28
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6a1b      	ldr	r3, [r3, #32]
 800b4da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a1b      	ldr	r3, [r3, #32]
 800b4e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	021b      	lsls	r3, r3, #8
 800b506:	68fa      	ldr	r2, [r7, #12]
 800b508:	4313      	orrs	r3, r2
 800b50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b512:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	051b      	lsls	r3, r3, #20
 800b51a:	693a      	ldr	r2, [r7, #16]
 800b51c:	4313      	orrs	r3, r2
 800b51e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	4a22      	ldr	r2, [pc, #136]	@ (800b5ac <TIM_OC6_SetConfig+0xe0>)
 800b524:	4293      	cmp	r3, r2
 800b526:	d023      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	4a21      	ldr	r2, [pc, #132]	@ (800b5b0 <TIM_OC6_SetConfig+0xe4>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d01f      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	4a20      	ldr	r2, [pc, #128]	@ (800b5b4 <TIM_OC6_SetConfig+0xe8>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d01b      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4a1f      	ldr	r2, [pc, #124]	@ (800b5b8 <TIM_OC6_SetConfig+0xec>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d017      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	4a1e      	ldr	r2, [pc, #120]	@ (800b5bc <TIM_OC6_SetConfig+0xf0>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d013      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4a1d      	ldr	r2, [pc, #116]	@ (800b5c0 <TIM_OC6_SetConfig+0xf4>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d00f      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	4a1c      	ldr	r2, [pc, #112]	@ (800b5c4 <TIM_OC6_SetConfig+0xf8>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d00b      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	4a1b      	ldr	r2, [pc, #108]	@ (800b5c8 <TIM_OC6_SetConfig+0xfc>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d007      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	4a1a      	ldr	r2, [pc, #104]	@ (800b5cc <TIM_OC6_SetConfig+0x100>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d003      	beq.n	800b570 <TIM_OC6_SetConfig+0xa4>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	4a19      	ldr	r2, [pc, #100]	@ (800b5d0 <TIM_OC6_SetConfig+0x104>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d109      	bne.n	800b584 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b576:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	695b      	ldr	r3, [r3, #20]
 800b57c:	029b      	lsls	r3, r3, #10
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	4313      	orrs	r3, r2
 800b582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	697a      	ldr	r2, [r7, #20]
 800b588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	68fa      	ldr	r2, [r7, #12]
 800b58e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	685a      	ldr	r2, [r3, #4]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	693a      	ldr	r2, [r7, #16]
 800b59c:	621a      	str	r2, [r3, #32]
}
 800b59e:	bf00      	nop
 800b5a0:	371c      	adds	r7, #28
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a8:	4770      	bx	lr
 800b5aa:	bf00      	nop
 800b5ac:	40012c00 	.word	0x40012c00
 800b5b0:	50012c00 	.word	0x50012c00
 800b5b4:	40013400 	.word	0x40013400
 800b5b8:	50013400 	.word	0x50013400
 800b5bc:	40014000 	.word	0x40014000
 800b5c0:	50014000 	.word	0x50014000
 800b5c4:	40014400 	.word	0x40014400
 800b5c8:	50014400 	.word	0x50014400
 800b5cc:	40014800 	.word	0x40014800
 800b5d0:	50014800 	.word	0x50014800

0800b5d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b087      	sub	sp, #28
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	f003 031f 	and.w	r3, r3, #31
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	6a1a      	ldr	r2, [r3, #32]
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	43db      	mvns	r3, r3
 800b5f6:	401a      	ands	r2, r3
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6a1a      	ldr	r2, [r3, #32]
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	f003 031f 	and.w	r3, r3, #31
 800b606:	6879      	ldr	r1, [r7, #4]
 800b608:	fa01 f303 	lsl.w	r3, r1, r3
 800b60c:	431a      	orrs	r2, r3
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	621a      	str	r2, [r3, #32]
}
 800b612:	bf00      	nop
 800b614:	371c      	adds	r7, #28
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr
	...

0800b620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b620:	b480      	push	{r7}
 800b622:	b085      	sub	sp, #20
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
 800b628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b630:	2b01      	cmp	r3, #1
 800b632:	d101      	bne.n	800b638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b634:	2302      	movs	r3, #2
 800b636:	e0a1      	b.n	800b77c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2201      	movs	r2, #1
 800b63c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2202      	movs	r2, #2
 800b644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a4a      	ldr	r2, [pc, #296]	@ (800b788 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d00e      	beq.n	800b680 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a49      	ldr	r2, [pc, #292]	@ (800b78c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d009      	beq.n	800b680 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a47      	ldr	r2, [pc, #284]	@ (800b790 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d004      	beq.n	800b680 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a46      	ldr	r2, [pc, #280]	@ (800b794 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d108      	bne.n	800b692 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b686:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	4313      	orrs	r3, r2
 800b690:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b69c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	68fa      	ldr	r2, [r7, #12]
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a34      	ldr	r2, [pc, #208]	@ (800b788 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d04a      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	4a33      	ldr	r2, [pc, #204]	@ (800b78c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d045      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6cc:	d040      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b6d6:	d03b      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a2e      	ldr	r2, [pc, #184]	@ (800b798 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d036      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a2d      	ldr	r2, [pc, #180]	@ (800b79c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d031      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a2b      	ldr	r2, [pc, #172]	@ (800b7a0 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d02c      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a2a      	ldr	r2, [pc, #168]	@ (800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d027      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a28      	ldr	r2, [pc, #160]	@ (800b7a8 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d022      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4a27      	ldr	r2, [pc, #156]	@ (800b7ac <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800b710:	4293      	cmp	r3, r2
 800b712:	d01d      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a1d      	ldr	r2, [pc, #116]	@ (800b790 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d018      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4a1c      	ldr	r2, [pc, #112]	@ (800b794 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d013      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a20      	ldr	r2, [pc, #128]	@ (800b7b0 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d00e      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a1f      	ldr	r2, [pc, #124]	@ (800b7b4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d009      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a1d      	ldr	r2, [pc, #116]	@ (800b7b8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d004      	beq.n	800b750 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4a1c      	ldr	r2, [pc, #112]	@ (800b7bc <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d10c      	bne.n	800b76a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b756:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	68ba      	ldr	r2, [r7, #8]
 800b75e:	4313      	orrs	r3, r2
 800b760:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68ba      	ldr	r2, [r7, #8]
 800b768:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2201      	movs	r2, #1
 800b76e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3714      	adds	r7, #20
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr
 800b788:	40012c00 	.word	0x40012c00
 800b78c:	50012c00 	.word	0x50012c00
 800b790:	40013400 	.word	0x40013400
 800b794:	50013400 	.word	0x50013400
 800b798:	40000400 	.word	0x40000400
 800b79c:	50000400 	.word	0x50000400
 800b7a0:	40000800 	.word	0x40000800
 800b7a4:	50000800 	.word	0x50000800
 800b7a8:	40000c00 	.word	0x40000c00
 800b7ac:	50000c00 	.word	0x50000c00
 800b7b0:	40001800 	.word	0x40001800
 800b7b4:	50001800 	.word	0x50001800
 800b7b8:	40014000 	.word	0x40014000
 800b7bc:	50014000 	.word	0x50014000

0800b7c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b082      	sub	sp, #8
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e042      	b.n	800b858 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d106      	bne.n	800b7ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f7f6 fe9b 	bl	8002520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2224      	movs	r2, #36	@ 0x24
 800b7ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f022 0201 	bic.w	r2, r2, #1
 800b800:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b806:	2b00      	cmp	r3, #0
 800b808:	d002      	beq.n	800b810 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f000 fdc0 	bl	800c390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 fbcf 	bl	800bfb4 <UART_SetConfig>
 800b816:	4603      	mov	r3, r0
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d101      	bne.n	800b820 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b81c:	2301      	movs	r3, #1
 800b81e:	e01b      	b.n	800b858 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	685a      	ldr	r2, [r3, #4]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b82e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	689a      	ldr	r2, [r3, #8]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b83e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	681a      	ldr	r2, [r3, #0]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f042 0201 	orr.w	r2, r2, #1
 800b84e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	f000 fe3f 	bl	800c4d4 <UART_CheckIdleState>
 800b856:	4603      	mov	r3, r0
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3708      	adds	r7, #8
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b08a      	sub	sp, #40	@ 0x28
 800b864:	af02      	add	r7, sp, #8
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	60b9      	str	r1, [r7, #8]
 800b86a:	603b      	str	r3, [r7, #0]
 800b86c:	4613      	mov	r3, r2
 800b86e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b876:	2b20      	cmp	r3, #32
 800b878:	f040 808b 	bne.w	800b992 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d002      	beq.n	800b888 <HAL_UART_Transmit+0x28>
 800b882:	88fb      	ldrh	r3, [r7, #6]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d101      	bne.n	800b88c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b888:	2301      	movs	r3, #1
 800b88a:	e083      	b.n	800b994 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	689b      	ldr	r3, [r3, #8]
 800b892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b896:	2b80      	cmp	r3, #128	@ 0x80
 800b898:	d107      	bne.n	800b8aa <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	689a      	ldr	r2, [r3, #8]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b8a8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	2221      	movs	r2, #33	@ 0x21
 800b8b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b8ba:	f7f6 ffa3 	bl	8002804 <HAL_GetTick>
 800b8be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	88fa      	ldrh	r2, [r7, #6]
 800b8c4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	88fa      	ldrh	r2, [r7, #6]
 800b8cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	689b      	ldr	r3, [r3, #8]
 800b8d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8d8:	d108      	bne.n	800b8ec <HAL_UART_Transmit+0x8c>
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	691b      	ldr	r3, [r3, #16]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d104      	bne.n	800b8ec <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	61bb      	str	r3, [r7, #24]
 800b8ea:	e003      	b.n	800b8f4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b8f4:	e030      	b.n	800b958 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	9300      	str	r3, [sp, #0]
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	2180      	movs	r1, #128	@ 0x80
 800b900:	68f8      	ldr	r0, [r7, #12]
 800b902:	f000 fe91 	bl	800c628 <UART_WaitOnFlagUntilTimeout>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d005      	beq.n	800b918 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	2220      	movs	r2, #32
 800b910:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b914:	2303      	movs	r3, #3
 800b916:	e03d      	b.n	800b994 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800b918:	69fb      	ldr	r3, [r7, #28]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d10b      	bne.n	800b936 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b91e:	69bb      	ldr	r3, [r7, #24]
 800b920:	881b      	ldrh	r3, [r3, #0]
 800b922:	461a      	mov	r2, r3
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b92c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	3302      	adds	r3, #2
 800b932:	61bb      	str	r3, [r7, #24]
 800b934:	e007      	b.n	800b946 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b936:	69fb      	ldr	r3, [r7, #28]
 800b938:	781a      	ldrb	r2, [r3, #0]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	3301      	adds	r3, #1
 800b944:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	3b01      	subs	r3, #1
 800b950:	b29a      	uxth	r2, r3
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b95e:	b29b      	uxth	r3, r3
 800b960:	2b00      	cmp	r3, #0
 800b962:	d1c8      	bne.n	800b8f6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	2200      	movs	r2, #0
 800b96c:	2140      	movs	r1, #64	@ 0x40
 800b96e:	68f8      	ldr	r0, [r7, #12]
 800b970:	f000 fe5a 	bl	800c628 <UART_WaitOnFlagUntilTimeout>
 800b974:	4603      	mov	r3, r0
 800b976:	2b00      	cmp	r3, #0
 800b978:	d005      	beq.n	800b986 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2220      	movs	r2, #32
 800b97e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b982:	2303      	movs	r3, #3
 800b984:	e006      	b.n	800b994 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	2220      	movs	r2, #32
 800b98a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	e000      	b.n	800b994 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800b992:	2302      	movs	r3, #2
  }
}
 800b994:	4618      	mov	r0, r3
 800b996:	3720      	adds	r7, #32
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}

0800b99c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b0ae      	sub	sp, #184	@ 0xb8
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	689b      	ldr	r3, [r3, #8]
 800b9be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b9c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b9c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800b9d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d11b      	bne.n	800ba10 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b9d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9dc:	f003 0320 	and.w	r3, r3, #32
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d015      	beq.n	800ba10 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b9e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b9e8:	f003 0320 	and.w	r3, r3, #32
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d105      	bne.n	800b9fc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b9f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d009      	beq.n	800ba10 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f000 82ac 	beq.w	800bf5e <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba0a:	6878      	ldr	r0, [r7, #4]
 800ba0c:	4798      	blx	r3
      }
      return;
 800ba0e:	e2a6      	b.n	800bf5e <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ba10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f000 80fd 	beq.w	800bc14 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ba1a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ba1e:	4b7a      	ldr	r3, [pc, #488]	@ (800bc08 <HAL_UART_IRQHandler+0x26c>)
 800ba20:	4013      	ands	r3, r2
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d106      	bne.n	800ba34 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ba26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ba2a:	4b78      	ldr	r3, [pc, #480]	@ (800bc0c <HAL_UART_IRQHandler+0x270>)
 800ba2c:	4013      	ands	r3, r2
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	f000 80f0 	beq.w	800bc14 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ba34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba38:	f003 0301 	and.w	r3, r3, #1
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d011      	beq.n	800ba64 <HAL_UART_IRQHandler+0xc8>
 800ba40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ba44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d00b      	beq.n	800ba64 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	2201      	movs	r2, #1
 800ba52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba5a:	f043 0201 	orr.w	r2, r3, #1
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba68:	f003 0302 	and.w	r3, r3, #2
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d011      	beq.n	800ba94 <HAL_UART_IRQHandler+0xf8>
 800ba70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba74:	f003 0301 	and.w	r3, r3, #1
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d00b      	beq.n	800ba94 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	2202      	movs	r2, #2
 800ba82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba8a:	f043 0204 	orr.w	r2, r3, #4
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba98:	f003 0304 	and.w	r3, r3, #4
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d011      	beq.n	800bac4 <HAL_UART_IRQHandler+0x128>
 800baa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baa4:	f003 0301 	and.w	r3, r3, #1
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d00b      	beq.n	800bac4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	2204      	movs	r2, #4
 800bab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baba:	f043 0202 	orr.w	r2, r3, #2
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bac4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bac8:	f003 0308 	and.w	r3, r3, #8
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d017      	beq.n	800bb00 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bad0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bad4:	f003 0320 	and.w	r3, r3, #32
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d105      	bne.n	800bae8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800badc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bae0:	4b49      	ldr	r3, [pc, #292]	@ (800bc08 <HAL_UART_IRQHandler+0x26c>)
 800bae2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d00b      	beq.n	800bb00 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2208      	movs	r2, #8
 800baee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baf6:	f043 0208 	orr.w	r2, r3, #8
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bb00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d012      	beq.n	800bb32 <HAL_UART_IRQHandler+0x196>
 800bb0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d00c      	beq.n	800bb32 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bb20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb28:	f043 0220 	orr.w	r2, r3, #32
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	f000 8212 	beq.w	800bf62 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bb3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb42:	f003 0320 	and.w	r3, r3, #32
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d013      	beq.n	800bb72 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bb4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb4e:	f003 0320 	and.w	r3, r3, #32
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d105      	bne.n	800bb62 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bb56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d007      	beq.n	800bb72 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d003      	beq.n	800bb72 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb86:	2b40      	cmp	r3, #64	@ 0x40
 800bb88:	d005      	beq.n	800bb96 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bb8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d02e      	beq.n	800bbf4 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 fed6 	bl	800c948 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	689b      	ldr	r3, [r3, #8]
 800bba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bba6:	2b40      	cmp	r3, #64	@ 0x40
 800bba8:	d120      	bne.n	800bbec <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d017      	beq.n	800bbe4 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbba:	4a15      	ldr	r2, [pc, #84]	@ (800bc10 <HAL_UART_IRQHandler+0x274>)
 800bbbc:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f7f8 fbcf 	bl	8004368 <HAL_DMA_Abort_IT>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d019      	beq.n	800bc04 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbd8:	687a      	ldr	r2, [r7, #4]
 800bbda:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bbde:	4610      	mov	r0, r2
 800bbe0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbe2:	e00f      	b.n	800bc04 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 f9db 	bl	800bfa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbea:	e00b      	b.n	800bc04 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f000 f9d7 	bl	800bfa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbf2:	e007      	b.n	800bc04 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f000 f9d3 	bl	800bfa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bc02:	e1ae      	b.n	800bf62 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc04:	bf00      	nop
    return;
 800bc06:	e1ac      	b.n	800bf62 <HAL_UART_IRQHandler+0x5c6>
 800bc08:	10000001 	.word	0x10000001
 800bc0c:	04000120 	.word	0x04000120
 800bc10:	0800ca15 	.word	0x0800ca15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	f040 8142 	bne.w	800bea2 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bc1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc22:	f003 0310 	and.w	r3, r3, #16
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	f000 813b 	beq.w	800bea2 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bc2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc30:	f003 0310 	and.w	r3, r3, #16
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f000 8134 	beq.w	800bea2 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	2210      	movs	r2, #16
 800bc40:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc4c:	2b40      	cmp	r3, #64	@ 0x40
 800bc4e:	f040 80aa 	bne.w	800bda6 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc5c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800bc60:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	f000 8084 	beq.w	800bd72 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc70:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d27c      	bcs.n	800bd72 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bc7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc8a:	2b81      	cmp	r3, #129	@ 0x81
 800bc8c:	d060      	beq.n	800bd50 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc96:	e853 3f00 	ldrex	r3, [r3]
 800bc9a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bca2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	461a      	mov	r2, r3
 800bcac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bcb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcb4:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bcb8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bcbc:	e841 2300 	strex	r3, r2, [r1]
 800bcc0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bcc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d1e2      	bne.n	800bc8e <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	3308      	adds	r3, #8
 800bcce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcd2:	e853 3f00 	ldrex	r3, [r3]
 800bcd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bcd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcda:	f023 0301 	bic.w	r3, r3, #1
 800bcde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	3308      	adds	r3, #8
 800bce8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bcec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bcee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcf0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bcf2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bcf4:	e841 2300 	strex	r3, r2, [r1]
 800bcf8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bcfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d1e3      	bne.n	800bcc8 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2220      	movs	r2, #32
 800bd04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd16:	e853 3f00 	ldrex	r3, [r3]
 800bd1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd1e:	f023 0310 	bic.w	r3, r3, #16
 800bd22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd30:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd32:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd38:	e841 2300 	strex	r3, r2, [r1]
 800bd3c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d1e4      	bne.n	800bd0e <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f7f8 fa90 	bl	8004270 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2202      	movs	r2, #2
 800bd54:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	1ad3      	subs	r3, r2, r3
 800bd66:	b29b      	uxth	r3, r3
 800bd68:	4619      	mov	r1, r3
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f7f5 fd4e 	bl	800180c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bd70:	e0f9      	b.n	800bf66 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd78:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	f040 80f2 	bne.w	800bf66 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd8a:	2b81      	cmp	r3, #129	@ 0x81
 800bd8c:	f040 80eb 	bne.w	800bf66 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2202      	movs	r2, #2
 800bd94:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f7f5 fd34 	bl	800180c <HAL_UARTEx_RxEventCallback>
      return;
 800bda4:	e0df      	b.n	800bf66 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdb2:	b29b      	uxth	r3, r3
 800bdb4:	1ad3      	subs	r3, r2, r3
 800bdb6:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	f000 80d1 	beq.w	800bf6a <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800bdc8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f000 80cc 	beq.w	800bf6a <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdda:	e853 3f00 	ldrex	r3, [r3]
 800bdde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bde0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bde2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bde6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bdf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdf6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdfc:	e841 2300 	strex	r3, r2, [r1]
 800be00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800be02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be04:	2b00      	cmp	r3, #0
 800be06:	d1e4      	bne.n	800bdd2 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	3308      	adds	r3, #8
 800be0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be12:	e853 3f00 	ldrex	r3, [r3]
 800be16:	623b      	str	r3, [r7, #32]
   return(result);
 800be18:	6a3b      	ldr	r3, [r7, #32]
 800be1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be1e:	f023 0301 	bic.w	r3, r3, #1
 800be22:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	3308      	adds	r3, #8
 800be2c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800be30:	633a      	str	r2, [r7, #48]	@ 0x30
 800be32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be38:	e841 2300 	strex	r3, r2, [r1]
 800be3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be40:	2b00      	cmp	r3, #0
 800be42:	d1e1      	bne.n	800be08 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2220      	movs	r2, #32
 800be48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2200      	movs	r2, #0
 800be50:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	e853 3f00 	ldrex	r3, [r3]
 800be64:	60fb      	str	r3, [r7, #12]
   return(result);
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	f023 0310 	bic.w	r3, r3, #16
 800be6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	461a      	mov	r2, r3
 800be76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800be7a:	61fb      	str	r3, [r7, #28]
 800be7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be7e:	69b9      	ldr	r1, [r7, #24]
 800be80:	69fa      	ldr	r2, [r7, #28]
 800be82:	e841 2300 	strex	r3, r2, [r1]
 800be86:	617b      	str	r3, [r7, #20]
   return(result);
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1e4      	bne.n	800be58 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2202      	movs	r2, #2
 800be92:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be94:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800be98:	4619      	mov	r1, r3
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f7f5 fcb6 	bl	800180c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bea0:	e063      	b.n	800bf6a <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bea2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d00e      	beq.n	800becc <HAL_UART_IRQHandler+0x530>
 800beae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d008      	beq.n	800becc <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800bec2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f001 fb1b 	bl	800d500 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800beca:	e051      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800becc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d014      	beq.n	800bf02 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bedc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d105      	bne.n	800bef0 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bee8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800beec:	2b00      	cmp	r3, #0
 800beee:	d008      	beq.n	800bf02 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d03a      	beq.n	800bf6e <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	4798      	blx	r3
    }
    return;
 800bf00:	e035      	b.n	800bf6e <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bf02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d009      	beq.n	800bf22 <HAL_UART_IRQHandler+0x586>
 800bf0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bf12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d003      	beq.n	800bf22 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fd8c 	bl	800ca38 <UART_EndTransmit_IT>
    return;
 800bf20:	e026      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bf22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d009      	beq.n	800bf42 <HAL_UART_IRQHandler+0x5a6>
 800bf2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bf32:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d003      	beq.n	800bf42 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f001 faf4 	bl	800d528 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bf40:	e016      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bf42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d010      	beq.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
 800bf4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	da0c      	bge.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f001 fadc 	bl	800d514 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bf5c:	e008      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
      return;
 800bf5e:	bf00      	nop
 800bf60:	e006      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
    return;
 800bf62:	bf00      	nop
 800bf64:	e004      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
      return;
 800bf66:	bf00      	nop
 800bf68:	e002      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
      return;
 800bf6a:	bf00      	nop
 800bf6c:	e000      	b.n	800bf70 <HAL_UART_IRQHandler+0x5d4>
    return;
 800bf6e:	bf00      	nop
  }
}
 800bf70:	37b8      	adds	r7, #184	@ 0xb8
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop

0800bf78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b083      	sub	sp, #12
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bf80:	bf00      	nop
 800bf82:	370c      	adds	r7, #12
 800bf84:	46bd      	mov	sp, r7
 800bf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8a:	4770      	bx	lr

0800bf8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b083      	sub	sp, #12
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800bf94:	bf00      	nop
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr

0800bfa0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b083      	sub	sp, #12
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bfa8:	bf00      	nop
 800bfaa:	370c      	adds	r7, #12
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr

0800bfb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bfb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bfb8:	b094      	sub	sp, #80	@ 0x50
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800bfc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc6:	681a      	ldr	r2, [r3, #0]
 800bfc8:	4b78      	ldr	r3, [pc, #480]	@ (800c1ac <UART_SetConfig+0x1f8>)
 800bfca:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfce:	689a      	ldr	r2, [r3, #8]
 800bfd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfd2:	691b      	ldr	r3, [r3, #16]
 800bfd4:	431a      	orrs	r2, r3
 800bfd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfd8:	695b      	ldr	r3, [r3, #20]
 800bfda:	431a      	orrs	r2, r3
 800bfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfde:	69db      	ldr	r3, [r3, #28]
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4971      	ldr	r1, [pc, #452]	@ (800c1b0 <UART_SetConfig+0x1fc>)
 800bfec:	4019      	ands	r1, r3
 800bfee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff0:	681a      	ldr	r2, [r3, #0]
 800bff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bff4:	430b      	orrs	r3, r1
 800bff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	685b      	ldr	r3, [r3, #4]
 800bffe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c004:	68d9      	ldr	r1, [r3, #12]
 800c006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	ea40 0301 	orr.w	r3, r0, r1
 800c00e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c012:	699b      	ldr	r3, [r3, #24]
 800c014:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	4b64      	ldr	r3, [pc, #400]	@ (800c1ac <UART_SetConfig+0x1f8>)
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d009      	beq.n	800c034 <UART_SetConfig+0x80>
 800c020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	4b63      	ldr	r3, [pc, #396]	@ (800c1b4 <UART_SetConfig+0x200>)
 800c026:	429a      	cmp	r2, r3
 800c028:	d004      	beq.n	800c034 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c02c:	6a1a      	ldr	r2, [r3, #32]
 800c02e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c030:	4313      	orrs	r3, r2
 800c032:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	689b      	ldr	r3, [r3, #8]
 800c03a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800c03e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800c042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c044:	681a      	ldr	r2, [r3, #0]
 800c046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c048:	430b      	orrs	r3, r1
 800c04a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c052:	f023 000f 	bic.w	r0, r3, #15
 800c056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c058:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c05c:	681a      	ldr	r2, [r3, #0]
 800c05e:	ea40 0301 	orr.w	r3, r0, r1
 800c062:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	4b53      	ldr	r3, [pc, #332]	@ (800c1b8 <UART_SetConfig+0x204>)
 800c06a:	429a      	cmp	r2, r3
 800c06c:	d102      	bne.n	800c074 <UART_SetConfig+0xc0>
 800c06e:	2301      	movs	r3, #1
 800c070:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c072:	e066      	b.n	800c142 <UART_SetConfig+0x18e>
 800c074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	4b50      	ldr	r3, [pc, #320]	@ (800c1bc <UART_SetConfig+0x208>)
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d102      	bne.n	800c084 <UART_SetConfig+0xd0>
 800c07e:	2302      	movs	r3, #2
 800c080:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c082:	e05e      	b.n	800c142 <UART_SetConfig+0x18e>
 800c084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c086:	681a      	ldr	r2, [r3, #0]
 800c088:	4b4d      	ldr	r3, [pc, #308]	@ (800c1c0 <UART_SetConfig+0x20c>)
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d102      	bne.n	800c094 <UART_SetConfig+0xe0>
 800c08e:	2304      	movs	r3, #4
 800c090:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c092:	e056      	b.n	800c142 <UART_SetConfig+0x18e>
 800c094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c096:	681a      	ldr	r2, [r3, #0]
 800c098:	4b4a      	ldr	r3, [pc, #296]	@ (800c1c4 <UART_SetConfig+0x210>)
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d102      	bne.n	800c0a4 <UART_SetConfig+0xf0>
 800c09e:	2308      	movs	r3, #8
 800c0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0a2:	e04e      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a6:	681a      	ldr	r2, [r3, #0]
 800c0a8:	4b47      	ldr	r3, [pc, #284]	@ (800c1c8 <UART_SetConfig+0x214>)
 800c0aa:	429a      	cmp	r2, r3
 800c0ac:	d102      	bne.n	800c0b4 <UART_SetConfig+0x100>
 800c0ae:	2310      	movs	r3, #16
 800c0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0b2:	e046      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0b6:	681a      	ldr	r2, [r3, #0]
 800c0b8:	4b44      	ldr	r3, [pc, #272]	@ (800c1cc <UART_SetConfig+0x218>)
 800c0ba:	429a      	cmp	r2, r3
 800c0bc:	d102      	bne.n	800c0c4 <UART_SetConfig+0x110>
 800c0be:	2320      	movs	r3, #32
 800c0c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0c2:	e03e      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	4b41      	ldr	r3, [pc, #260]	@ (800c1d0 <UART_SetConfig+0x21c>)
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d102      	bne.n	800c0d4 <UART_SetConfig+0x120>
 800c0ce:	2340      	movs	r3, #64	@ 0x40
 800c0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0d2:	e036      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	4b3e      	ldr	r3, [pc, #248]	@ (800c1d4 <UART_SetConfig+0x220>)
 800c0da:	429a      	cmp	r2, r3
 800c0dc:	d102      	bne.n	800c0e4 <UART_SetConfig+0x130>
 800c0de:	2380      	movs	r3, #128	@ 0x80
 800c0e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0e2:	e02e      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	4b3b      	ldr	r3, [pc, #236]	@ (800c1d8 <UART_SetConfig+0x224>)
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d103      	bne.n	800c0f6 <UART_SetConfig+0x142>
 800c0ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c0f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0f4:	e025      	b.n	800c142 <UART_SetConfig+0x18e>
 800c0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f8:	681a      	ldr	r2, [r3, #0]
 800c0fa:	4b38      	ldr	r3, [pc, #224]	@ (800c1dc <UART_SetConfig+0x228>)
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d103      	bne.n	800c108 <UART_SetConfig+0x154>
 800c100:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c104:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c106:	e01c      	b.n	800c142 <UART_SetConfig+0x18e>
 800c108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c10a:	681a      	ldr	r2, [r3, #0]
 800c10c:	4b34      	ldr	r3, [pc, #208]	@ (800c1e0 <UART_SetConfig+0x22c>)
 800c10e:	429a      	cmp	r2, r3
 800c110:	d103      	bne.n	800c11a <UART_SetConfig+0x166>
 800c112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c116:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c118:	e013      	b.n	800c142 <UART_SetConfig+0x18e>
 800c11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c11c:	681a      	ldr	r2, [r3, #0]
 800c11e:	4b31      	ldr	r3, [pc, #196]	@ (800c1e4 <UART_SetConfig+0x230>)
 800c120:	429a      	cmp	r2, r3
 800c122:	d103      	bne.n	800c12c <UART_SetConfig+0x178>
 800c124:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c12a:	e00a      	b.n	800c142 <UART_SetConfig+0x18e>
 800c12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c12e:	681a      	ldr	r2, [r3, #0]
 800c130:	4b1e      	ldr	r3, [pc, #120]	@ (800c1ac <UART_SetConfig+0x1f8>)
 800c132:	429a      	cmp	r2, r3
 800c134:	d103      	bne.n	800c13e <UART_SetConfig+0x18a>
 800c136:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c13a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c13c:	e001      	b.n	800c142 <UART_SetConfig+0x18e>
 800c13e:	2300      	movs	r3, #0
 800c140:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	4b19      	ldr	r3, [pc, #100]	@ (800c1ac <UART_SetConfig+0x1f8>)
 800c148:	429a      	cmp	r2, r3
 800c14a:	d005      	beq.n	800c158 <UART_SetConfig+0x1a4>
 800c14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	4b18      	ldr	r3, [pc, #96]	@ (800c1b4 <UART_SetConfig+0x200>)
 800c152:	429a      	cmp	r2, r3
 800c154:	f040 8094 	bne.w	800c280 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c15a:	2200      	movs	r2, #0
 800c15c:	623b      	str	r3, [r7, #32]
 800c15e:	627a      	str	r2, [r7, #36]	@ 0x24
 800c160:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c164:	f7fb fde0 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 800c168:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800c16a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	f000 80f7 	beq.w	800c360 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c176:	4a1c      	ldr	r2, [pc, #112]	@ (800c1e8 <UART_SetConfig+0x234>)
 800c178:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c17c:	461a      	mov	r2, r3
 800c17e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c180:	fbb3 f3f2 	udiv	r3, r3, r2
 800c184:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c188:	685a      	ldr	r2, [r3, #4]
 800c18a:	4613      	mov	r3, r2
 800c18c:	005b      	lsls	r3, r3, #1
 800c18e:	4413      	add	r3, r2
 800c190:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c192:	429a      	cmp	r2, r3
 800c194:	d305      	bcc.n	800c1a2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c19c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d924      	bls.n	800c1ec <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c1a8:	e069      	b.n	800c27e <UART_SetConfig+0x2ca>
 800c1aa:	bf00      	nop
 800c1ac:	44002400 	.word	0x44002400
 800c1b0:	cfff69f3 	.word	0xcfff69f3
 800c1b4:	54002400 	.word	0x54002400
 800c1b8:	40013800 	.word	0x40013800
 800c1bc:	40004400 	.word	0x40004400
 800c1c0:	40004800 	.word	0x40004800
 800c1c4:	40004c00 	.word	0x40004c00
 800c1c8:	40005000 	.word	0x40005000
 800c1cc:	40006400 	.word	0x40006400
 800c1d0:	40007800 	.word	0x40007800
 800c1d4:	40007c00 	.word	0x40007c00
 800c1d8:	40008000 	.word	0x40008000
 800c1dc:	40006800 	.word	0x40006800
 800c1e0:	40006c00 	.word	0x40006c00
 800c1e4:	40008400 	.word	0x40008400
 800c1e8:	0801206c 	.word	0x0801206c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c1ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	61bb      	str	r3, [r7, #24]
 800c1f2:	61fa      	str	r2, [r7, #28]
 800c1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1f8:	4a64      	ldr	r2, [pc, #400]	@ (800c38c <UART_SetConfig+0x3d8>)
 800c1fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	2200      	movs	r2, #0
 800c202:	613b      	str	r3, [r7, #16]
 800c204:	617a      	str	r2, [r7, #20]
 800c206:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c20a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c20e:	f7f4 fd4b 	bl	8000ca8 <__aeabi_uldivmod>
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	4610      	mov	r0, r2
 800c218:	4619      	mov	r1, r3
 800c21a:	f04f 0200 	mov.w	r2, #0
 800c21e:	f04f 0300 	mov.w	r3, #0
 800c222:	020b      	lsls	r3, r1, #8
 800c224:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c228:	0202      	lsls	r2, r0, #8
 800c22a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c22c:	6849      	ldr	r1, [r1, #4]
 800c22e:	0849      	lsrs	r1, r1, #1
 800c230:	2000      	movs	r0, #0
 800c232:	460c      	mov	r4, r1
 800c234:	4605      	mov	r5, r0
 800c236:	eb12 0804 	adds.w	r8, r2, r4
 800c23a:	eb43 0905 	adc.w	r9, r3, r5
 800c23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c240:	685b      	ldr	r3, [r3, #4]
 800c242:	2200      	movs	r2, #0
 800c244:	60bb      	str	r3, [r7, #8]
 800c246:	60fa      	str	r2, [r7, #12]
 800c248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c24c:	4640      	mov	r0, r8
 800c24e:	4649      	mov	r1, r9
 800c250:	f7f4 fd2a 	bl	8000ca8 <__aeabi_uldivmod>
 800c254:	4602      	mov	r2, r0
 800c256:	460b      	mov	r3, r1
 800c258:	4613      	mov	r3, r2
 800c25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c25c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c25e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c262:	d308      	bcc.n	800c276 <UART_SetConfig+0x2c2>
 800c264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c26a:	d204      	bcs.n	800c276 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800c26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c272:	60da      	str	r2, [r3, #12]
 800c274:	e003      	b.n	800c27e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800c276:	2301      	movs	r3, #1
 800c278:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800c27c:	e070      	b.n	800c360 <UART_SetConfig+0x3ac>
 800c27e:	e06f      	b.n	800c360 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c282:	69db      	ldr	r3, [r3, #28]
 800c284:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c288:	d13c      	bne.n	800c304 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c28a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c28c:	2200      	movs	r2, #0
 800c28e:	603b      	str	r3, [r7, #0]
 800c290:	607a      	str	r2, [r7, #4]
 800c292:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c296:	f7fb fd47 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 800c29a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c29c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d05e      	beq.n	800c360 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2a6:	4a39      	ldr	r2, [pc, #228]	@ (800c38c <UART_SetConfig+0x3d8>)
 800c2a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2b4:	005a      	lsls	r2, r3, #1
 800c2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	085b      	lsrs	r3, r3, #1
 800c2bc:	441a      	add	r2, r3
 800c2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2c0:	685b      	ldr	r3, [r3, #4]
 800c2c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2ca:	2b0f      	cmp	r3, #15
 800c2cc:	d916      	bls.n	800c2fc <UART_SetConfig+0x348>
 800c2ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2d4:	d212      	bcs.n	800c2fc <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c2d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	f023 030f 	bic.w	r3, r3, #15
 800c2de:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c2e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2e2:	085b      	lsrs	r3, r3, #1
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	f003 0307 	and.w	r3, r3, #7
 800c2ea:	b29a      	uxth	r2, r3
 800c2ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800c2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c2f8:	60da      	str	r2, [r3, #12]
 800c2fa:	e031      	b.n	800c360 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c302:	e02d      	b.n	800c360 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c306:	2200      	movs	r2, #0
 800c308:	469a      	mov	sl, r3
 800c30a:	4693      	mov	fp, r2
 800c30c:	4650      	mov	r0, sl
 800c30e:	4659      	mov	r1, fp
 800c310:	f7fb fd0a 	bl	8007d28 <HAL_RCCEx_GetPeriphCLKFreq>
 800c314:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800c316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d021      	beq.n	800c360 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c31e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c320:	4a1a      	ldr	r2, [pc, #104]	@ (800c38c <UART_SetConfig+0x3d8>)
 800c322:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c326:	461a      	mov	r2, r3
 800c328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c32a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c330:	685b      	ldr	r3, [r3, #4]
 800c332:	085b      	lsrs	r3, r3, #1
 800c334:	441a      	add	r2, r3
 800c336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c342:	2b0f      	cmp	r3, #15
 800c344:	d909      	bls.n	800c35a <UART_SetConfig+0x3a6>
 800c346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c34c:	d205      	bcs.n	800c35a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c350:	b29a      	uxth	r2, r3
 800c352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	60da      	str	r2, [r3, #12]
 800c358:	e002      	b.n	800c360 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c35a:	2301      	movs	r3, #1
 800c35c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c362:	2201      	movs	r2, #1
 800c364:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36a:	2201      	movs	r2, #1
 800c36c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c372:	2200      	movs	r2, #0
 800c374:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c378:	2200      	movs	r2, #0
 800c37a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c37c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c380:	4618      	mov	r0, r3
 800c382:	3750      	adds	r7, #80	@ 0x50
 800c384:	46bd      	mov	sp, r7
 800c386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c38a:	bf00      	nop
 800c38c:	0801206c 	.word	0x0801206c

0800c390 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c390:	b480      	push	{r7}
 800c392:	b083      	sub	sp, #12
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c39c:	f003 0308 	and.w	r3, r3, #8
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00a      	beq.n	800c3ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	685b      	ldr	r3, [r3, #4]
 800c3aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	430a      	orrs	r2, r1
 800c3b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3be:	f003 0301 	and.w	r3, r3, #1
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d00a      	beq.n	800c3dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	685b      	ldr	r3, [r3, #4]
 800c3cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	430a      	orrs	r2, r1
 800c3da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e0:	f003 0302 	and.w	r3, r3, #2
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00a      	beq.n	800c3fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	685b      	ldr	r3, [r3, #4]
 800c3ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	430a      	orrs	r2, r1
 800c3fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c402:	f003 0304 	and.w	r3, r3, #4
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00a      	beq.n	800c420 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	685b      	ldr	r3, [r3, #4]
 800c410:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	430a      	orrs	r2, r1
 800c41e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c424:	f003 0310 	and.w	r3, r3, #16
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d00a      	beq.n	800c442 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	689b      	ldr	r3, [r3, #8]
 800c432:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	430a      	orrs	r2, r1
 800c440:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c446:	f003 0320 	and.w	r3, r3, #32
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d00a      	beq.n	800c464 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	430a      	orrs	r2, r1
 800c462:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d01a      	beq.n	800c4a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	430a      	orrs	r2, r1
 800c484:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c48a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c48e:	d10a      	bne.n	800c4a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	685b      	ldr	r3, [r3, #4]
 800c496:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	430a      	orrs	r2, r1
 800c4a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d00a      	beq.n	800c4c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	685b      	ldr	r3, [r3, #4]
 800c4b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	430a      	orrs	r2, r1
 800c4c6:	605a      	str	r2, [r3, #4]
  }
}
 800c4c8:	bf00      	nop
 800c4ca:	370c      	adds	r7, #12
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d2:	4770      	bx	lr

0800c4d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b098      	sub	sp, #96	@ 0x60
 800c4d8:	af02      	add	r7, sp, #8
 800c4da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c4e4:	f7f6 f98e 	bl	8002804 <HAL_GetTick>
 800c4e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f003 0308 	and.w	r3, r3, #8
 800c4f4:	2b08      	cmp	r3, #8
 800c4f6:	d12f      	bne.n	800c558 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c4fc:	9300      	str	r3, [sp, #0]
 800c4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c500:	2200      	movs	r2, #0
 800c502:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 f88e 	bl	800c628 <UART_WaitOnFlagUntilTimeout>
 800c50c:	4603      	mov	r3, r0
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d022      	beq.n	800c558 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c51a:	e853 3f00 	ldrex	r3, [r3]
 800c51e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c526:	653b      	str	r3, [r7, #80]	@ 0x50
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	461a      	mov	r2, r3
 800c52e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c530:	647b      	str	r3, [r7, #68]	@ 0x44
 800c532:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c534:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c538:	e841 2300 	strex	r3, r2, [r1]
 800c53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c53e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c540:	2b00      	cmp	r3, #0
 800c542:	d1e6      	bne.n	800c512 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2220      	movs	r2, #32
 800c548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c554:	2303      	movs	r3, #3
 800c556:	e063      	b.n	800c620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f003 0304 	and.w	r3, r3, #4
 800c562:	2b04      	cmp	r3, #4
 800c564:	d149      	bne.n	800c5fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c566:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c56a:	9300      	str	r3, [sp, #0]
 800c56c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c56e:	2200      	movs	r2, #0
 800c570:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 f857 	bl	800c628 <UART_WaitOnFlagUntilTimeout>
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d03c      	beq.n	800c5fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c588:	e853 3f00 	ldrex	r3, [r3]
 800c58c:	623b      	str	r3, [r7, #32]
   return(result);
 800c58e:	6a3b      	ldr	r3, [r7, #32]
 800c590:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c594:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	461a      	mov	r2, r3
 800c59c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c59e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c5a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5a6:	e841 2300 	strex	r3, r2, [r1]
 800c5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d1e6      	bne.n	800c580 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	3308      	adds	r3, #8
 800c5b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	e853 3f00 	ldrex	r3, [r3]
 800c5c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	f023 0301 	bic.w	r3, r3, #1
 800c5c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	3308      	adds	r3, #8
 800c5d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c5d2:	61fa      	str	r2, [r7, #28]
 800c5d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5d6:	69b9      	ldr	r1, [r7, #24]
 800c5d8:	69fa      	ldr	r2, [r7, #28]
 800c5da:	e841 2300 	strex	r3, r2, [r1]
 800c5de:	617b      	str	r3, [r7, #20]
   return(result);
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d1e5      	bne.n	800c5b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2220      	movs	r2, #32
 800c5ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c5f6:	2303      	movs	r3, #3
 800c5f8:	e012      	b.n	800c620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2220      	movs	r2, #32
 800c5fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2220      	movs	r2, #32
 800c606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2200      	movs	r2, #0
 800c60e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2200      	movs	r2, #0
 800c614:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2200      	movs	r2, #0
 800c61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c61e:	2300      	movs	r3, #0
}
 800c620:	4618      	mov	r0, r3
 800c622:	3758      	adds	r7, #88	@ 0x58
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}

0800c628 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b084      	sub	sp, #16
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	603b      	str	r3, [r7, #0]
 800c634:	4613      	mov	r3, r2
 800c636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c638:	e04f      	b.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c63a:	69bb      	ldr	r3, [r7, #24]
 800c63c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c640:	d04b      	beq.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c642:	f7f6 f8df 	bl	8002804 <HAL_GetTick>
 800c646:	4602      	mov	r2, r0
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	1ad3      	subs	r3, r2, r3
 800c64c:	69ba      	ldr	r2, [r7, #24]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d302      	bcc.n	800c658 <UART_WaitOnFlagUntilTimeout+0x30>
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d101      	bne.n	800c65c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c658:	2303      	movs	r3, #3
 800c65a:	e04e      	b.n	800c6fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	f003 0304 	and.w	r3, r3, #4
 800c666:	2b00      	cmp	r3, #0
 800c668:	d037      	beq.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	2b80      	cmp	r3, #128	@ 0x80
 800c66e:	d034      	beq.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	2b40      	cmp	r3, #64	@ 0x40
 800c674:	d031      	beq.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	69db      	ldr	r3, [r3, #28]
 800c67c:	f003 0308 	and.w	r3, r3, #8
 800c680:	2b08      	cmp	r3, #8
 800c682:	d110      	bne.n	800c6a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	2208      	movs	r2, #8
 800c68a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f000 f95b 	bl	800c948 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2208      	movs	r2, #8
 800c696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	e029      	b.n	800c6fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	69db      	ldr	r3, [r3, #28]
 800c6ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c6b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6b4:	d111      	bne.n	800c6da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c6be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	f000 f941 	bl	800c948 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2220      	movs	r2, #32
 800c6ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c6d6:	2303      	movs	r3, #3
 800c6d8:	e00f      	b.n	800c6fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	69da      	ldr	r2, [r3, #28]
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	4013      	ands	r3, r2
 800c6e4:	68ba      	ldr	r2, [r7, #8]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	bf0c      	ite	eq
 800c6ea:	2301      	moveq	r3, #1
 800c6ec:	2300      	movne	r3, #0
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	79fb      	ldrb	r3, [r7, #7]
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d0a0      	beq.n	800c63a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c6f8:	2300      	movs	r3, #0
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
	...

0800c704 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c704:	b480      	push	{r7}
 800c706:	b0a3      	sub	sp, #140	@ 0x8c
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	60b9      	str	r1, [r7, #8]
 800c70e:	4613      	mov	r3, r2
 800c710:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	68ba      	ldr	r2, [r7, #8]
 800c716:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	88fa      	ldrh	r2, [r7, #6]
 800c71c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	88fa      	ldrh	r2, [r7, #6]
 800c724:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2200      	movs	r2, #0
 800c72c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	689b      	ldr	r3, [r3, #8]
 800c732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c736:	d10e      	bne.n	800c756 <UART_Start_Receive_IT+0x52>
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	691b      	ldr	r3, [r3, #16]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d105      	bne.n	800c74c <UART_Start_Receive_IT+0x48>
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c746:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c74a:	e02d      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	22ff      	movs	r2, #255	@ 0xff
 800c750:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c754:	e028      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d10d      	bne.n	800c77a <UART_Start_Receive_IT+0x76>
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	691b      	ldr	r3, [r3, #16]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d104      	bne.n	800c770 <UART_Start_Receive_IT+0x6c>
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	22ff      	movs	r2, #255	@ 0xff
 800c76a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c76e:	e01b      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	227f      	movs	r2, #127	@ 0x7f
 800c774:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c778:	e016      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	689b      	ldr	r3, [r3, #8]
 800c77e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c782:	d10d      	bne.n	800c7a0 <UART_Start_Receive_IT+0x9c>
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	691b      	ldr	r3, [r3, #16]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d104      	bne.n	800c796 <UART_Start_Receive_IT+0x92>
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	227f      	movs	r2, #127	@ 0x7f
 800c790:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c794:	e008      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	223f      	movs	r2, #63	@ 0x3f
 800c79a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c79e:	e003      	b.n	800c7a8 <UART_Start_Receive_IT+0xa4>
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	2222      	movs	r2, #34	@ 0x22
 800c7b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	3308      	adds	r3, #8
 800c7be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7c2:	e853 3f00 	ldrex	r3, [r3]
 800c7c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c7c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7ca:	f043 0301 	orr.w	r3, r3, #1
 800c7ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	3308      	adds	r3, #8
 800c7d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c7dc:	673a      	str	r2, [r7, #112]	@ 0x70
 800c7de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c7e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c7e4:	e841 2300 	strex	r3, r2, [r1]
 800c7e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c7ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d1e3      	bne.n	800c7b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c7f8:	d14f      	bne.n	800c89a <UART_Start_Receive_IT+0x196>
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c800:	88fa      	ldrh	r2, [r7, #6]
 800c802:	429a      	cmp	r2, r3
 800c804:	d349      	bcc.n	800c89a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	689b      	ldr	r3, [r3, #8]
 800c80a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c80e:	d107      	bne.n	800c820 <UART_Start_Receive_IT+0x11c>
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d103      	bne.n	800c820 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	4a47      	ldr	r2, [pc, #284]	@ (800c938 <UART_Start_Receive_IT+0x234>)
 800c81c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c81e:	e002      	b.n	800c826 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	4a46      	ldr	r2, [pc, #280]	@ (800c93c <UART_Start_Receive_IT+0x238>)
 800c824:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	691b      	ldr	r3, [r3, #16]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d01a      	beq.n	800c864 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c836:	e853 3f00 	ldrex	r3, [r3]
 800c83a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c83c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c83e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c842:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	461a      	mov	r2, r3
 800c84c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c850:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c852:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c854:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c856:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c858:	e841 2300 	strex	r3, r2, [r1]
 800c85c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c85e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c860:	2b00      	cmp	r3, #0
 800c862:	d1e4      	bne.n	800c82e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	3308      	adds	r3, #8
 800c86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c86c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c86e:	e853 3f00 	ldrex	r3, [r3]
 800c872:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c87a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	3308      	adds	r3, #8
 800c882:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c884:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c886:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c888:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c88a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c88c:	e841 2300 	strex	r3, r2, [r1]
 800c890:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c894:	2b00      	cmp	r3, #0
 800c896:	d1e5      	bne.n	800c864 <UART_Start_Receive_IT+0x160>
 800c898:	e046      	b.n	800c928 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8a2:	d107      	bne.n	800c8b4 <UART_Start_Receive_IT+0x1b0>
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d103      	bne.n	800c8b4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	4a24      	ldr	r2, [pc, #144]	@ (800c940 <UART_Start_Receive_IT+0x23c>)
 800c8b0:	675a      	str	r2, [r3, #116]	@ 0x74
 800c8b2:	e002      	b.n	800c8ba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	4a23      	ldr	r2, [pc, #140]	@ (800c944 <UART_Start_Receive_IT+0x240>)
 800c8b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	691b      	ldr	r3, [r3, #16]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d019      	beq.n	800c8f6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ca:	e853 3f00 	ldrex	r3, [r3]
 800c8ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8d2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c8d6:	677b      	str	r3, [r7, #116]	@ 0x74
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	461a      	mov	r2, r3
 800c8de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8e2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c8e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8e8:	e841 2300 	strex	r3, r2, [r1]
 800c8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1e6      	bne.n	800c8c2 <UART_Start_Receive_IT+0x1be>
 800c8f4:	e018      	b.n	800c928 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	e853 3f00 	ldrex	r3, [r3]
 800c902:	613b      	str	r3, [r7, #16]
   return(result);
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	f043 0320 	orr.w	r3, r3, #32
 800c90a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	461a      	mov	r2, r3
 800c912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c914:	623b      	str	r3, [r7, #32]
 800c916:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c918:	69f9      	ldr	r1, [r7, #28]
 800c91a:	6a3a      	ldr	r2, [r7, #32]
 800c91c:	e841 2300 	strex	r3, r2, [r1]
 800c920:	61bb      	str	r3, [r7, #24]
   return(result);
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d1e6      	bne.n	800c8f6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c928:	2300      	movs	r3, #0
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	378c      	adds	r7, #140	@ 0x8c
 800c92e:	46bd      	mov	sp, r7
 800c930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	0800d189 	.word	0x0800d189
 800c93c:	0800ce19 	.word	0x0800ce19
 800c940:	0800cc55 	.word	0x0800cc55
 800c944:	0800ca91 	.word	0x0800ca91

0800c948 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c948:	b480      	push	{r7}
 800c94a:	b095      	sub	sp, #84	@ 0x54
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c958:	e853 3f00 	ldrex	r3, [r3]
 800c95c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c964:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	461a      	mov	r2, r3
 800c96c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c96e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c970:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c972:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c974:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c976:	e841 2300 	strex	r3, r2, [r1]
 800c97a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d1e6      	bne.n	800c950 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	3308      	adds	r3, #8
 800c988:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c98a:	6a3b      	ldr	r3, [r7, #32]
 800c98c:	e853 3f00 	ldrex	r3, [r3]
 800c990:	61fb      	str	r3, [r7, #28]
   return(result);
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c998:	f023 0301 	bic.w	r3, r3, #1
 800c99c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	3308      	adds	r3, #8
 800c9a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c9a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c9a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9ae:	e841 2300 	strex	r3, r2, [r1]
 800c9b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d1e3      	bne.n	800c982 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9be:	2b01      	cmp	r3, #1
 800c9c0:	d118      	bne.n	800c9f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	e853 3f00 	ldrex	r3, [r3]
 800c9ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	f023 0310 	bic.w	r3, r3, #16
 800c9d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	461a      	mov	r2, r3
 800c9de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9e0:	61bb      	str	r3, [r7, #24]
 800c9e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e4:	6979      	ldr	r1, [r7, #20]
 800c9e6:	69ba      	ldr	r2, [r7, #24]
 800c9e8:	e841 2300 	strex	r3, r2, [r1]
 800c9ec:	613b      	str	r3, [r7, #16]
   return(result);
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d1e6      	bne.n	800c9c2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2220      	movs	r2, #32
 800c9f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2200      	movs	r2, #0
 800ca06:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ca08:	bf00      	nop
 800ca0a:	3754      	adds	r7, #84	@ 0x54
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca12:	4770      	bx	lr

0800ca14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ca20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2200      	movs	r2, #0
 800ca26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ca2a:	68f8      	ldr	r0, [r7, #12]
 800ca2c:	f7ff fab8 	bl	800bfa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca30:	bf00      	nop
 800ca32:	3710      	adds	r7, #16
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b088      	sub	sp, #32
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	e853 3f00 	ldrex	r3, [r3]
 800ca4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca54:	61fb      	str	r3, [r7, #28]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	69fb      	ldr	r3, [r7, #28]
 800ca5e:	61bb      	str	r3, [r7, #24]
 800ca60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca62:	6979      	ldr	r1, [r7, #20]
 800ca64:	69ba      	ldr	r2, [r7, #24]
 800ca66:	e841 2300 	strex	r3, r2, [r1]
 800ca6a:	613b      	str	r3, [r7, #16]
   return(result);
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1e6      	bne.n	800ca40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2220      	movs	r2, #32
 800ca76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f7ff fa79 	bl	800bf78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca86:	bf00      	nop
 800ca88:	3720      	adds	r7, #32
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
	...

0800ca90 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b09c      	sub	sp, #112	@ 0x70
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca9e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800caa8:	2b22      	cmp	r3, #34	@ 0x22
 800caaa:	f040 80c3 	bne.w	800cc34 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cab4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cab8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800cabc:	b2d9      	uxtb	r1, r3
 800cabe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cac2:	b2da      	uxtb	r2, r3
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cac8:	400a      	ands	r2, r1
 800caca:	b2d2      	uxtb	r2, r2
 800cacc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cad2:	1c5a      	adds	r2, r3, #1
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cade:	b29b      	uxth	r3, r3
 800cae0:	3b01      	subs	r3, #1
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800caf0:	b29b      	uxth	r3, r3
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	f040 80a6 	bne.w	800cc44 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb00:	e853 3f00 	ldrex	r3, [r3]
 800cb04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	461a      	mov	r2, r3
 800cb14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cb24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1e6      	bne.n	800caf8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	3308      	adds	r3, #8
 800cb30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb34:	e853 3f00 	ldrex	r3, [r3]
 800cb38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3c:	f023 0301 	bic.w	r3, r3, #1
 800cb40:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	3308      	adds	r3, #8
 800cb48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cb4a:	647a      	str	r2, [r7, #68]	@ 0x44
 800cb4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb52:	e841 2300 	strex	r3, r2, [r1]
 800cb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d1e5      	bne.n	800cb2a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2220      	movs	r2, #32
 800cb62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2200      	movs	r2, #0
 800cb6a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	4a35      	ldr	r2, [pc, #212]	@ (800cc4c <UART_RxISR_8BIT+0x1bc>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d024      	beq.n	800cbc6 <UART_RxISR_8BIT+0x136>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a33      	ldr	r2, [pc, #204]	@ (800cc50 <UART_RxISR_8BIT+0x1c0>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	d01f      	beq.n	800cbc6 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	685b      	ldr	r3, [r3, #4]
 800cb8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d018      	beq.n	800cbc6 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb9c:	e853 3f00 	ldrex	r3, [r3]
 800cba0:	623b      	str	r3, [r7, #32]
   return(result);
 800cba2:	6a3b      	ldr	r3, [r7, #32]
 800cba4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cba8:	663b      	str	r3, [r7, #96]	@ 0x60
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	461a      	mov	r2, r3
 800cbb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbba:	e841 2300 	strex	r3, r2, [r1]
 800cbbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cbc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1e6      	bne.n	800cb94 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d12e      	bne.n	800cc2c <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	e853 3f00 	ldrex	r3, [r3]
 800cbe0:	60fb      	str	r3, [r7, #12]
   return(result);
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f023 0310 	bic.w	r3, r3, #16
 800cbe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	461a      	mov	r2, r3
 800cbf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbf2:	61fb      	str	r3, [r7, #28]
 800cbf4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbf6:	69b9      	ldr	r1, [r7, #24]
 800cbf8:	69fa      	ldr	r2, [r7, #28]
 800cbfa:	e841 2300 	strex	r3, r2, [r1]
 800cbfe:	617b      	str	r3, [r7, #20]
   return(result);
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d1e6      	bne.n	800cbd4 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	69db      	ldr	r3, [r3, #28]
 800cc0c:	f003 0310 	and.w	r3, r3, #16
 800cc10:	2b10      	cmp	r3, #16
 800cc12:	d103      	bne.n	800cc1c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	2210      	movs	r2, #16
 800cc1a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc22:	4619      	mov	r1, r3
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f7f4 fdf1 	bl	800180c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc2a:	e00b      	b.n	800cc44 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f7ff f9ad 	bl	800bf8c <HAL_UART_RxCpltCallback>
}
 800cc32:	e007      	b.n	800cc44 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	699a      	ldr	r2, [r3, #24]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f042 0208 	orr.w	r2, r2, #8
 800cc42:	619a      	str	r2, [r3, #24]
}
 800cc44:	bf00      	nop
 800cc46:	3770      	adds	r7, #112	@ 0x70
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}
 800cc4c:	44002400 	.word	0x44002400
 800cc50:	54002400 	.word	0x54002400

0800cc54 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b09c      	sub	sp, #112	@ 0x70
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cc62:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc6c:	2b22      	cmp	r3, #34	@ 0x22
 800cc6e:	f040 80c3 	bne.w	800cdf8 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc78:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc80:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cc82:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cc86:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cc8a:	4013      	ands	r3, r2
 800cc8c:	b29a      	uxth	r2, r3
 800cc8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc90:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc96:	1c9a      	adds	r2, r3, #2
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	3b01      	subs	r3, #1
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ccb4:	b29b      	uxth	r3, r3
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	f040 80a6 	bne.w	800ce08 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ccc4:	e853 3f00 	ldrex	r3, [r3]
 800ccc8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ccca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ccd0:	667b      	str	r3, [r7, #100]	@ 0x64
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	461a      	mov	r2, r3
 800ccd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ccda:	657b      	str	r3, [r7, #84]	@ 0x54
 800ccdc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cce0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cce2:	e841 2300 	strex	r3, r2, [r1]
 800cce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d1e6      	bne.n	800ccbc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	3308      	adds	r3, #8
 800ccf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccf8:	e853 3f00 	ldrex	r3, [r3]
 800ccfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ccfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd00:	f023 0301 	bic.w	r3, r3, #1
 800cd04:	663b      	str	r3, [r7, #96]	@ 0x60
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	3308      	adds	r3, #8
 800cd0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cd0e:	643a      	str	r2, [r7, #64]	@ 0x40
 800cd10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd16:	e841 2300 	strex	r3, r2, [r1]
 800cd1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d1e5      	bne.n	800ccee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2220      	movs	r2, #32
 800cd26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2200      	movs	r2, #0
 800cd34:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a35      	ldr	r2, [pc, #212]	@ (800ce10 <UART_RxISR_16BIT+0x1bc>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d024      	beq.n	800cd8a <UART_RxISR_16BIT+0x136>
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4a33      	ldr	r2, [pc, #204]	@ (800ce14 <UART_RxISR_16BIT+0x1c0>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d01f      	beq.n	800cd8a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	685b      	ldr	r3, [r3, #4]
 800cd50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d018      	beq.n	800cd8a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd5e:	6a3b      	ldr	r3, [r7, #32]
 800cd60:	e853 3f00 	ldrex	r3, [r3]
 800cd64:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cd6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	461a      	mov	r2, r3
 800cd74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd78:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd7e:	e841 2300 	strex	r3, r2, [r1]
 800cd82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d1e6      	bne.n	800cd58 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	d12e      	bne.n	800cdf0 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2200      	movs	r2, #0
 800cd96:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	e853 3f00 	ldrex	r3, [r3]
 800cda4:	60bb      	str	r3, [r7, #8]
   return(result);
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	f023 0310 	bic.w	r3, r3, #16
 800cdac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	461a      	mov	r2, r3
 800cdb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdb6:	61bb      	str	r3, [r7, #24]
 800cdb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdba:	6979      	ldr	r1, [r7, #20]
 800cdbc:	69ba      	ldr	r2, [r7, #24]
 800cdbe:	e841 2300 	strex	r3, r2, [r1]
 800cdc2:	613b      	str	r3, [r7, #16]
   return(result);
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d1e6      	bne.n	800cd98 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	69db      	ldr	r3, [r3, #28]
 800cdd0:	f003 0310 	and.w	r3, r3, #16
 800cdd4:	2b10      	cmp	r3, #16
 800cdd6:	d103      	bne.n	800cde0 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	2210      	movs	r2, #16
 800cdde:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cde6:	4619      	mov	r1, r3
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f7f4 fd0f 	bl	800180c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cdee:	e00b      	b.n	800ce08 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cdf0:	6878      	ldr	r0, [r7, #4]
 800cdf2:	f7ff f8cb 	bl	800bf8c <HAL_UART_RxCpltCallback>
}
 800cdf6:	e007      	b.n	800ce08 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	699a      	ldr	r2, [r3, #24]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f042 0208 	orr.w	r2, r2, #8
 800ce06:	619a      	str	r2, [r3, #24]
}
 800ce08:	bf00      	nop
 800ce0a:	3770      	adds	r7, #112	@ 0x70
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}
 800ce10:	44002400 	.word	0x44002400
 800ce14:	54002400 	.word	0x54002400

0800ce18 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b0ac      	sub	sp, #176	@ 0xb0
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ce26:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	69db      	ldr	r3, [r3, #28]
 800ce30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	689b      	ldr	r3, [r3, #8]
 800ce44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce4e:	2b22      	cmp	r3, #34	@ 0x22
 800ce50:	f040 8188 	bne.w	800d164 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ce5a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ce5e:	e12b      	b.n	800d0b8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce66:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ce6a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ce6e:	b2d9      	uxtb	r1, r3
 800ce70:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ce74:	b2da      	uxtb	r2, r3
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce7a:	400a      	ands	r2, r1
 800ce7c:	b2d2      	uxtb	r2, r2
 800ce7e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce84:	1c5a      	adds	r2, r3, #1
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	3b01      	subs	r3, #1
 800ce94:	b29a      	uxth	r2, r3
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	69db      	ldr	r3, [r3, #28]
 800cea2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceaa:	f003 0307 	and.w	r3, r3, #7
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d053      	beq.n	800cf5a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ceb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceb6:	f003 0301 	and.w	r3, r3, #1
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d011      	beq.n	800cee2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800cebe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d00b      	beq.n	800cee2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	2201      	movs	r2, #1
 800ced0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ced8:	f043 0201 	orr.w	r2, r3, #1
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cee6:	f003 0302 	and.w	r3, r3, #2
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d011      	beq.n	800cf12 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ceee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cef2:	f003 0301 	and.w	r3, r3, #1
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00b      	beq.n	800cf12 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	2202      	movs	r2, #2
 800cf00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf08:	f043 0204 	orr.w	r2, r3, #4
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cf12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf16:	f003 0304 	and.w	r3, r3, #4
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d011      	beq.n	800cf42 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cf1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cf22:	f003 0301 	and.w	r3, r3, #1
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00b      	beq.n	800cf42 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	2204      	movs	r2, #4
 800cf30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf38:	f043 0202 	orr.w	r2, r3, #2
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d006      	beq.n	800cf5a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f7ff f827 	bl	800bfa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2200      	movs	r2, #0
 800cf56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	f040 80a8 	bne.w	800d0b8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf70:	e853 3f00 	ldrex	r3, [r3]
 800cf74:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cf76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	461a      	mov	r2, r3
 800cf86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cf8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf8c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf8e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cf90:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cf92:	e841 2300 	strex	r3, r2, [r1]
 800cf96:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cf98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d1e4      	bne.n	800cf68 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	3308      	adds	r3, #8
 800cfa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfa8:	e853 3f00 	ldrex	r3, [r3]
 800cfac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cfae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cfb4:	f023 0301 	bic.w	r3, r3, #1
 800cfb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	3308      	adds	r3, #8
 800cfc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cfc6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cfc8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cfcc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cfce:	e841 2300 	strex	r3, r2, [r1]
 800cfd2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cfd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d1e1      	bne.n	800cf9e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2220      	movs	r2, #32
 800cfde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2200      	movs	r2, #0
 800cfec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	4a62      	ldr	r2, [pc, #392]	@ (800d17c <UART_RxISR_8BIT_FIFOEN+0x364>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d026      	beq.n	800d046 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	4a60      	ldr	r2, [pc, #384]	@ (800d180 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800cffe:	4293      	cmp	r3, r2
 800d000:	d021      	beq.n	800d046 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d01a      	beq.n	800d046 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d018:	e853 3f00 	ldrex	r3, [r3]
 800d01c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d01e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d020:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d024:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	461a      	mov	r2, r3
 800d02e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d032:	657b      	str	r3, [r7, #84]	@ 0x54
 800d034:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d036:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d038:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d03a:	e841 2300 	strex	r3, r2, [r1]
 800d03e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d042:	2b00      	cmp	r3, #0
 800d044:	d1e4      	bne.n	800d010 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d04a:	2b01      	cmp	r3, #1
 800d04c:	d130      	bne.n	800d0b0 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2200      	movs	r2, #0
 800d052:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d05a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d05c:	e853 3f00 	ldrex	r3, [r3]
 800d060:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d064:	f023 0310 	bic.w	r3, r3, #16
 800d068:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	461a      	mov	r2, r3
 800d072:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d076:	643b      	str	r3, [r7, #64]	@ 0x40
 800d078:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d07a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d07c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d07e:	e841 2300 	strex	r3, r2, [r1]
 800d082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d086:	2b00      	cmp	r3, #0
 800d088:	d1e4      	bne.n	800d054 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	69db      	ldr	r3, [r3, #28]
 800d090:	f003 0310 	and.w	r3, r3, #16
 800d094:	2b10      	cmp	r3, #16
 800d096:	d103      	bne.n	800d0a0 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2210      	movs	r2, #16
 800d09e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d0a6:	4619      	mov	r1, r3
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f7f4 fbaf 	bl	800180c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d0ae:	e00e      	b.n	800d0ce <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800d0b0:	6878      	ldr	r0, [r7, #4]
 800d0b2:	f7fe ff6b 	bl	800bf8c <HAL_UART_RxCpltCallback>
        break;
 800d0b6:	e00a      	b.n	800d0ce <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d0b8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d006      	beq.n	800d0ce <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800d0c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0c4:	f003 0320 	and.w	r3, r3, #32
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	f47f aec9 	bne.w	800ce60 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d0d4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d0d8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d049      	beq.n	800d174 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d0e6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d242      	bcs.n	800d174 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	3308      	adds	r3, #8
 800d0f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f6:	6a3b      	ldr	r3, [r7, #32]
 800d0f8:	e853 3f00 	ldrex	r3, [r3]
 800d0fc:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0fe:	69fb      	ldr	r3, [r7, #28]
 800d100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d104:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	3308      	adds	r3, #8
 800d10e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d114:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d11a:	e841 2300 	strex	r3, r2, [r1]
 800d11e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d122:	2b00      	cmp	r3, #0
 800d124:	d1e3      	bne.n	800d0ee <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	4a16      	ldr	r2, [pc, #88]	@ (800d184 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800d12a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	e853 3f00 	ldrex	r3, [r3]
 800d138:	60bb      	str	r3, [r7, #8]
   return(result);
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	f043 0320 	orr.w	r3, r3, #32
 800d140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	461a      	mov	r2, r3
 800d14a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d14e:	61bb      	str	r3, [r7, #24]
 800d150:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d152:	6979      	ldr	r1, [r7, #20]
 800d154:	69ba      	ldr	r2, [r7, #24]
 800d156:	e841 2300 	strex	r3, r2, [r1]
 800d15a:	613b      	str	r3, [r7, #16]
   return(result);
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d1e4      	bne.n	800d12c <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d162:	e007      	b.n	800d174 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	699a      	ldr	r2, [r3, #24]
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f042 0208 	orr.w	r2, r2, #8
 800d172:	619a      	str	r2, [r3, #24]
}
 800d174:	bf00      	nop
 800d176:	37b0      	adds	r7, #176	@ 0xb0
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}
 800d17c:	44002400 	.word	0x44002400
 800d180:	54002400 	.word	0x54002400
 800d184:	0800ca91 	.word	0x0800ca91

0800d188 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b0ae      	sub	sp, #184	@ 0xb8
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d196:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	69db      	ldr	r3, [r3, #28]
 800d1a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	689b      	ldr	r3, [r3, #8]
 800d1b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d1be:	2b22      	cmp	r3, #34	@ 0x22
 800d1c0:	f040 818c 	bne.w	800d4dc <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d1ca:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d1ce:	e12f      	b.n	800d430 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1d6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d1e2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d1e6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d1ea:	4013      	ands	r3, r2
 800d1ec:	b29a      	uxth	r2, r3
 800d1ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d1f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1f8:	1c9a      	adds	r2, r3, #2
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d204:	b29b      	uxth	r3, r3
 800d206:	3b01      	subs	r3, #1
 800d208:	b29a      	uxth	r2, r3
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	69db      	ldr	r3, [r3, #28]
 800d216:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d21a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d21e:	f003 0307 	and.w	r3, r3, #7
 800d222:	2b00      	cmp	r3, #0
 800d224:	d053      	beq.n	800d2ce <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d226:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d22a:	f003 0301 	and.w	r3, r3, #1
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d011      	beq.n	800d256 <UART_RxISR_16BIT_FIFOEN+0xce>
 800d232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d00b      	beq.n	800d256 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	2201      	movs	r2, #1
 800d244:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d24c:	f043 0201 	orr.w	r2, r3, #1
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d256:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d25a:	f003 0302 	and.w	r3, r3, #2
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d011      	beq.n	800d286 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d262:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d266:	f003 0301 	and.w	r3, r3, #1
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d00b      	beq.n	800d286 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	2202      	movs	r2, #2
 800d274:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d27c:	f043 0204 	orr.w	r2, r3, #4
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d286:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d28a:	f003 0304 	and.w	r3, r3, #4
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d011      	beq.n	800d2b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d292:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d296:	f003 0301 	and.w	r3, r3, #1
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d00b      	beq.n	800d2b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2204      	movs	r2, #4
 800d2a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2ac:	f043 0202 	orr.w	r2, r3, #2
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d006      	beq.n	800d2ce <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f7fe fe6d 	bl	800bfa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d2d4:	b29b      	uxth	r3, r3
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f040 80aa 	bne.w	800d430 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d2e4:	e853 3f00 	ldrex	r3, [r3]
 800d2e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d2ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d2ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d2f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d2fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d302:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d304:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d306:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d30a:	e841 2300 	strex	r3, r2, [r1]
 800d30e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d310:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d312:	2b00      	cmp	r3, #0
 800d314:	d1e2      	bne.n	800d2dc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	3308      	adds	r3, #8
 800d31c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d31e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d320:	e853 3f00 	ldrex	r3, [r3]
 800d324:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d326:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d328:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d32c:	f023 0301 	bic.w	r3, r3, #1
 800d330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	3308      	adds	r3, #8
 800d33a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d33e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d340:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d342:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d344:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d346:	e841 2300 	strex	r3, r2, [r1]
 800d34a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d34c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d1e1      	bne.n	800d316 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2220      	movs	r2, #32
 800d356:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2200      	movs	r2, #0
 800d35e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	2200      	movs	r2, #0
 800d364:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4a62      	ldr	r2, [pc, #392]	@ (800d4f4 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d026      	beq.n	800d3be <UART_RxISR_16BIT_FIFOEN+0x236>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	4a60      	ldr	r2, [pc, #384]	@ (800d4f8 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800d376:	4293      	cmp	r3, r2
 800d378:	d021      	beq.n	800d3be <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d384:	2b00      	cmp	r3, #0
 800d386:	d01a      	beq.n	800d3be <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d38e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d390:	e853 3f00 	ldrex	r3, [r3]
 800d394:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d398:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d39c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	461a      	mov	r2, r3
 800d3a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d3aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d3ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d3b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d3b2:	e841 2300 	strex	r3, r2, [r1]
 800d3b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d3b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d1e4      	bne.n	800d388 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d130      	bne.n	800d428 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d4:	e853 3f00 	ldrex	r3, [r3]
 800d3d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d3da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3dc:	f023 0310 	bic.w	r3, r3, #16
 800d3e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	461a      	mov	r2, r3
 800d3ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d3ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3f0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3f6:	e841 2300 	strex	r3, r2, [r1]
 800d3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d3fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d1e4      	bne.n	800d3cc <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	69db      	ldr	r3, [r3, #28]
 800d408:	f003 0310 	and.w	r3, r3, #16
 800d40c:	2b10      	cmp	r3, #16
 800d40e:	d103      	bne.n	800d418 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	2210      	movs	r2, #16
 800d416:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d41e:	4619      	mov	r1, r3
 800d420:	6878      	ldr	r0, [r7, #4]
 800d422:	f7f4 f9f3 	bl	800180c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d426:	e00e      	b.n	800d446 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f7fe fdaf 	bl	800bf8c <HAL_UART_RxCpltCallback>
        break;
 800d42e:	e00a      	b.n	800d446 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d430:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d434:	2b00      	cmp	r3, #0
 800d436:	d006      	beq.n	800d446 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800d438:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d43c:	f003 0320 	and.w	r3, r3, #32
 800d440:	2b00      	cmp	r3, #0
 800d442:	f47f aec5 	bne.w	800d1d0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d44c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d450:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d454:	2b00      	cmp	r3, #0
 800d456:	d049      	beq.n	800d4ec <UART_RxISR_16BIT_FIFOEN+0x364>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d45e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d462:	429a      	cmp	r2, r3
 800d464:	d242      	bcs.n	800d4ec <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	3308      	adds	r3, #8
 800d46c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d470:	e853 3f00 	ldrex	r3, [r3]
 800d474:	623b      	str	r3, [r7, #32]
   return(result);
 800d476:	6a3b      	ldr	r3, [r7, #32]
 800d478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d47c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	3308      	adds	r3, #8
 800d486:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d48a:	633a      	str	r2, [r7, #48]	@ 0x30
 800d48c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d492:	e841 2300 	strex	r3, r2, [r1]
 800d496:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1e3      	bne.n	800d466 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	4a16      	ldr	r2, [pc, #88]	@ (800d4fc <UART_RxISR_16BIT_FIFOEN+0x374>)
 800d4a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	e853 3f00 	ldrex	r3, [r3]
 800d4b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f043 0320 	orr.w	r3, r3, #32
 800d4b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4c6:	61fb      	str	r3, [r7, #28]
 800d4c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ca:	69b9      	ldr	r1, [r7, #24]
 800d4cc:	69fa      	ldr	r2, [r7, #28]
 800d4ce:	e841 2300 	strex	r3, r2, [r1]
 800d4d2:	617b      	str	r3, [r7, #20]
   return(result);
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d1e4      	bne.n	800d4a4 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d4da:	e007      	b.n	800d4ec <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	699a      	ldr	r2, [r3, #24]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f042 0208 	orr.w	r2, r2, #8
 800d4ea:	619a      	str	r2, [r3, #24]
}
 800d4ec:	bf00      	nop
 800d4ee:	37b8      	adds	r7, #184	@ 0xb8
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}
 800d4f4:	44002400 	.word	0x44002400
 800d4f8:	54002400 	.word	0x54002400
 800d4fc:	0800cc55 	.word	0x0800cc55

0800d500 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d500:	b480      	push	{r7}
 800d502:	b083      	sub	sp, #12
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d508:	bf00      	nop
 800d50a:	370c      	adds	r7, #12
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr

0800d514 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d514:	b480      	push	{r7}
 800d516:	b083      	sub	sp, #12
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d51c:	bf00      	nop
 800d51e:	370c      	adds	r7, #12
 800d520:	46bd      	mov	sp, r7
 800d522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d526:	4770      	bx	lr

0800d528 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d528:	b480      	push	{r7}
 800d52a:	b083      	sub	sp, #12
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d530:	bf00      	nop
 800d532:	370c      	adds	r7, #12
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr

0800d53c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b085      	sub	sp, #20
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d54a:	2b01      	cmp	r3, #1
 800d54c:	d101      	bne.n	800d552 <HAL_UARTEx_DisableFifoMode+0x16>
 800d54e:	2302      	movs	r3, #2
 800d550:	e027      	b.n	800d5a2 <HAL_UARTEx_DisableFifoMode+0x66>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	2201      	movs	r2, #1
 800d556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2224      	movs	r2, #36	@ 0x24
 800d55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	681a      	ldr	r2, [r3, #0]
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f022 0201 	bic.w	r2, r2, #1
 800d578:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d580:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	2200      	movs	r2, #0
 800d586:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	68fa      	ldr	r2, [r7, #12]
 800d58e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2220      	movs	r2, #32
 800d594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2200      	movs	r2, #0
 800d59c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d5a0:	2300      	movs	r3, #0
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3714      	adds	r7, #20
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr

0800d5ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d5ae:	b580      	push	{r7, lr}
 800d5b0:	b084      	sub	sp, #16
 800d5b2:	af00      	add	r7, sp, #0
 800d5b4:	6078      	str	r0, [r7, #4]
 800d5b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d101      	bne.n	800d5c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d5c2:	2302      	movs	r3, #2
 800d5c4:	e02d      	b.n	800d622 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2201      	movs	r2, #1
 800d5ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2224      	movs	r2, #36	@ 0x24
 800d5d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	681a      	ldr	r2, [r3, #0]
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f022 0201 	bic.w	r2, r2, #1
 800d5ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	689b      	ldr	r3, [r3, #8]
 800d5f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	683a      	ldr	r2, [r7, #0]
 800d5fe:	430a      	orrs	r2, r1
 800d600:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f000 f8ae 	bl	800d764 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	68fa      	ldr	r2, [r7, #12]
 800d60e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2220      	movs	r2, #32
 800d614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2200      	movs	r2, #0
 800d61c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d620:	2300      	movs	r3, #0
}
 800d622:	4618      	mov	r0, r3
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}

0800d62a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d62a:	b580      	push	{r7, lr}
 800d62c:	b084      	sub	sp, #16
 800d62e:	af00      	add	r7, sp, #0
 800d630:	6078      	str	r0, [r7, #4]
 800d632:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d101      	bne.n	800d642 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d63e:	2302      	movs	r3, #2
 800d640:	e02d      	b.n	800d69e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2201      	movs	r2, #1
 800d646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2224      	movs	r2, #36	@ 0x24
 800d64e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f022 0201 	bic.w	r2, r2, #1
 800d668:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	689b      	ldr	r3, [r3, #8]
 800d670:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	683a      	ldr	r2, [r7, #0]
 800d67a:	430a      	orrs	r2, r1
 800d67c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 f870 	bl	800d764 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	68fa      	ldr	r2, [r7, #12]
 800d68a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2220      	movs	r2, #32
 800d690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2200      	movs	r2, #0
 800d698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}

0800d6a6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6a6:	b580      	push	{r7, lr}
 800d6a8:	b08c      	sub	sp, #48	@ 0x30
 800d6aa:	af00      	add	r7, sp, #0
 800d6ac:	60f8      	str	r0, [r7, #12]
 800d6ae:	60b9      	str	r1, [r7, #8]
 800d6b0:	4613      	mov	r3, r2
 800d6b2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d6c0:	2b20      	cmp	r3, #32
 800d6c2:	d14a      	bne.n	800d75a <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d002      	beq.n	800d6d0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800d6ca:	88fb      	ldrh	r3, [r7, #6]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	e043      	b.n	800d75c <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	689b      	ldr	r3, [r3, #8]
 800d6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6de:	2b40      	cmp	r3, #64	@ 0x40
 800d6e0:	d107      	bne.n	800d6f2 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	689a      	ldr	r2, [r3, #8]
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d6f0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800d6fe:	88fb      	ldrh	r3, [r7, #6]
 800d700:	461a      	mov	r2, r3
 800d702:	68b9      	ldr	r1, [r7, #8]
 800d704:	68f8      	ldr	r0, [r7, #12]
 800d706:	f7fe fffd 	bl	800c704 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d11d      	bne.n	800d74e <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	2210      	movs	r2, #16
 800d718:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d720:	69bb      	ldr	r3, [r7, #24]
 800d722:	e853 3f00 	ldrex	r3, [r3]
 800d726:	617b      	str	r3, [r7, #20]
   return(result);
 800d728:	697b      	ldr	r3, [r7, #20]
 800d72a:	f043 0310 	orr.w	r3, r3, #16
 800d72e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	461a      	mov	r2, r3
 800d736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d738:	627b      	str	r3, [r7, #36]	@ 0x24
 800d73a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d73c:	6a39      	ldr	r1, [r7, #32]
 800d73e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d740:	e841 2300 	strex	r3, r2, [r1]
 800d744:	61fb      	str	r3, [r7, #28]
   return(result);
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d1e6      	bne.n	800d71a <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800d74c:	e002      	b.n	800d754 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800d754:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d758:	e000      	b.n	800d75c <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800d75a:	2302      	movs	r3, #2
  }
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3730      	adds	r7, #48	@ 0x30
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d764:	b480      	push	{r7}
 800d766:	b085      	sub	sp, #20
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d770:	2b00      	cmp	r3, #0
 800d772:	d108      	bne.n	800d786 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2201      	movs	r2, #1
 800d778:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2201      	movs	r2, #1
 800d780:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d784:	e031      	b.n	800d7ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d786:	2308      	movs	r3, #8
 800d788:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d78a:	2308      	movs	r3, #8
 800d78c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	689b      	ldr	r3, [r3, #8]
 800d794:	0e5b      	lsrs	r3, r3, #25
 800d796:	b2db      	uxtb	r3, r3
 800d798:	f003 0307 	and.w	r3, r3, #7
 800d79c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	689b      	ldr	r3, [r3, #8]
 800d7a4:	0f5b      	lsrs	r3, r3, #29
 800d7a6:	b2db      	uxtb	r3, r3
 800d7a8:	f003 0307 	and.w	r3, r3, #7
 800d7ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d7ae:	7bbb      	ldrb	r3, [r7, #14]
 800d7b0:	7b3a      	ldrb	r2, [r7, #12]
 800d7b2:	4911      	ldr	r1, [pc, #68]	@ (800d7f8 <UARTEx_SetNbDataToProcess+0x94>)
 800d7b4:	5c8a      	ldrb	r2, [r1, r2]
 800d7b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d7ba:	7b3a      	ldrb	r2, [r7, #12]
 800d7bc:	490f      	ldr	r1, [pc, #60]	@ (800d7fc <UARTEx_SetNbDataToProcess+0x98>)
 800d7be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d7c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d7cc:	7bfb      	ldrb	r3, [r7, #15]
 800d7ce:	7b7a      	ldrb	r2, [r7, #13]
 800d7d0:	4909      	ldr	r1, [pc, #36]	@ (800d7f8 <UARTEx_SetNbDataToProcess+0x94>)
 800d7d2:	5c8a      	ldrb	r2, [r1, r2]
 800d7d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d7d8:	7b7a      	ldrb	r2, [r7, #13]
 800d7da:	4908      	ldr	r1, [pc, #32]	@ (800d7fc <UARTEx_SetNbDataToProcess+0x98>)
 800d7dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d7de:	fb93 f3f2 	sdiv	r3, r3, r2
 800d7e2:	b29a      	uxth	r2, r3
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d7ea:	bf00      	nop
 800d7ec:	3714      	adds	r7, #20
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr
 800d7f6:	bf00      	nop
 800d7f8:	08012084 	.word	0x08012084
 800d7fc:	0801208c 	.word	0x0801208c

0800d800 <__cvt>:
 800d800:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d804:	ec57 6b10 	vmov	r6, r7, d0
 800d808:	2f00      	cmp	r7, #0
 800d80a:	460c      	mov	r4, r1
 800d80c:	4619      	mov	r1, r3
 800d80e:	463b      	mov	r3, r7
 800d810:	bfb4      	ite	lt
 800d812:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d816:	2300      	movge	r3, #0
 800d818:	4691      	mov	r9, r2
 800d81a:	bfbf      	itttt	lt
 800d81c:	4632      	movlt	r2, r6
 800d81e:	461f      	movlt	r7, r3
 800d820:	232d      	movlt	r3, #45	@ 0x2d
 800d822:	4616      	movlt	r6, r2
 800d824:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d828:	700b      	strb	r3, [r1, #0]
 800d82a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d82c:	f023 0820 	bic.w	r8, r3, #32
 800d830:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d834:	d005      	beq.n	800d842 <__cvt+0x42>
 800d836:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d83a:	d100      	bne.n	800d83e <__cvt+0x3e>
 800d83c:	3401      	adds	r4, #1
 800d83e:	2102      	movs	r1, #2
 800d840:	e000      	b.n	800d844 <__cvt+0x44>
 800d842:	2103      	movs	r1, #3
 800d844:	ab03      	add	r3, sp, #12
 800d846:	4622      	mov	r2, r4
 800d848:	9301      	str	r3, [sp, #4]
 800d84a:	ab02      	add	r3, sp, #8
 800d84c:	ec47 6b10 	vmov	d0, r6, r7
 800d850:	9300      	str	r3, [sp, #0]
 800d852:	4653      	mov	r3, sl
 800d854:	f001 f8bc 	bl	800e9d0 <_dtoa_r>
 800d858:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d85c:	4605      	mov	r5, r0
 800d85e:	d119      	bne.n	800d894 <__cvt+0x94>
 800d860:	f019 0f01 	tst.w	r9, #1
 800d864:	d00e      	beq.n	800d884 <__cvt+0x84>
 800d866:	eb00 0904 	add.w	r9, r0, r4
 800d86a:	2200      	movs	r2, #0
 800d86c:	2300      	movs	r3, #0
 800d86e:	4630      	mov	r0, r6
 800d870:	4639      	mov	r1, r7
 800d872:	f7f3 f939 	bl	8000ae8 <__aeabi_dcmpeq>
 800d876:	b108      	cbz	r0, 800d87c <__cvt+0x7c>
 800d878:	f8cd 900c 	str.w	r9, [sp, #12]
 800d87c:	2230      	movs	r2, #48	@ 0x30
 800d87e:	9b03      	ldr	r3, [sp, #12]
 800d880:	454b      	cmp	r3, r9
 800d882:	d31e      	bcc.n	800d8c2 <__cvt+0xc2>
 800d884:	9b03      	ldr	r3, [sp, #12]
 800d886:	4628      	mov	r0, r5
 800d888:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d88a:	1b5b      	subs	r3, r3, r5
 800d88c:	6013      	str	r3, [r2, #0]
 800d88e:	b004      	add	sp, #16
 800d890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d894:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d898:	eb00 0904 	add.w	r9, r0, r4
 800d89c:	d1e5      	bne.n	800d86a <__cvt+0x6a>
 800d89e:	7803      	ldrb	r3, [r0, #0]
 800d8a0:	2b30      	cmp	r3, #48	@ 0x30
 800d8a2:	d10a      	bne.n	800d8ba <__cvt+0xba>
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	4630      	mov	r0, r6
 800d8aa:	4639      	mov	r1, r7
 800d8ac:	f7f3 f91c 	bl	8000ae8 <__aeabi_dcmpeq>
 800d8b0:	b918      	cbnz	r0, 800d8ba <__cvt+0xba>
 800d8b2:	f1c4 0401 	rsb	r4, r4, #1
 800d8b6:	f8ca 4000 	str.w	r4, [sl]
 800d8ba:	f8da 3000 	ldr.w	r3, [sl]
 800d8be:	4499      	add	r9, r3
 800d8c0:	e7d3      	b.n	800d86a <__cvt+0x6a>
 800d8c2:	1c59      	adds	r1, r3, #1
 800d8c4:	9103      	str	r1, [sp, #12]
 800d8c6:	701a      	strb	r2, [r3, #0]
 800d8c8:	e7d9      	b.n	800d87e <__cvt+0x7e>

0800d8ca <__exponent>:
 800d8ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8cc:	2900      	cmp	r1, #0
 800d8ce:	7002      	strb	r2, [r0, #0]
 800d8d0:	bfba      	itte	lt
 800d8d2:	4249      	neglt	r1, r1
 800d8d4:	232d      	movlt	r3, #45	@ 0x2d
 800d8d6:	232b      	movge	r3, #43	@ 0x2b
 800d8d8:	2909      	cmp	r1, #9
 800d8da:	7043      	strb	r3, [r0, #1]
 800d8dc:	dd28      	ble.n	800d930 <__exponent+0x66>
 800d8de:	f10d 0307 	add.w	r3, sp, #7
 800d8e2:	270a      	movs	r7, #10
 800d8e4:	461d      	mov	r5, r3
 800d8e6:	461a      	mov	r2, r3
 800d8e8:	3b01      	subs	r3, #1
 800d8ea:	fbb1 f6f7 	udiv	r6, r1, r7
 800d8ee:	fb07 1416 	mls	r4, r7, r6, r1
 800d8f2:	3430      	adds	r4, #48	@ 0x30
 800d8f4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d8f8:	460c      	mov	r4, r1
 800d8fa:	4631      	mov	r1, r6
 800d8fc:	2c63      	cmp	r4, #99	@ 0x63
 800d8fe:	dcf2      	bgt.n	800d8e6 <__exponent+0x1c>
 800d900:	3130      	adds	r1, #48	@ 0x30
 800d902:	1e94      	subs	r4, r2, #2
 800d904:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d908:	1c41      	adds	r1, r0, #1
 800d90a:	4623      	mov	r3, r4
 800d90c:	42ab      	cmp	r3, r5
 800d90e:	d30a      	bcc.n	800d926 <__exponent+0x5c>
 800d910:	f10d 0309 	add.w	r3, sp, #9
 800d914:	1a9b      	subs	r3, r3, r2
 800d916:	42ac      	cmp	r4, r5
 800d918:	bf88      	it	hi
 800d91a:	2300      	movhi	r3, #0
 800d91c:	3302      	adds	r3, #2
 800d91e:	4403      	add	r3, r0
 800d920:	1a18      	subs	r0, r3, r0
 800d922:	b003      	add	sp, #12
 800d924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d926:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d92a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d92e:	e7ed      	b.n	800d90c <__exponent+0x42>
 800d930:	2330      	movs	r3, #48	@ 0x30
 800d932:	3130      	adds	r1, #48	@ 0x30
 800d934:	7083      	strb	r3, [r0, #2]
 800d936:	1d03      	adds	r3, r0, #4
 800d938:	70c1      	strb	r1, [r0, #3]
 800d93a:	e7f1      	b.n	800d920 <__exponent+0x56>

0800d93c <_printf_float>:
 800d93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d940:	b08d      	sub	sp, #52	@ 0x34
 800d942:	460c      	mov	r4, r1
 800d944:	4616      	mov	r6, r2
 800d946:	461f      	mov	r7, r3
 800d948:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d94c:	4605      	mov	r5, r0
 800d94e:	f000 ff23 	bl	800e798 <_localeconv_r>
 800d952:	6803      	ldr	r3, [r0, #0]
 800d954:	4618      	mov	r0, r3
 800d956:	9304      	str	r3, [sp, #16]
 800d958:	f7f2 fc9a 	bl	8000290 <strlen>
 800d95c:	2300      	movs	r3, #0
 800d95e:	9005      	str	r0, [sp, #20]
 800d960:	930a      	str	r3, [sp, #40]	@ 0x28
 800d962:	f8d8 3000 	ldr.w	r3, [r8]
 800d966:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d96a:	3307      	adds	r3, #7
 800d96c:	f8d4 b000 	ldr.w	fp, [r4]
 800d970:	f023 0307 	bic.w	r3, r3, #7
 800d974:	f103 0208 	add.w	r2, r3, #8
 800d978:	f8c8 2000 	str.w	r2, [r8]
 800d97c:	f04f 32ff 	mov.w	r2, #4294967295
 800d980:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d984:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d988:	f8cd 8018 	str.w	r8, [sp, #24]
 800d98c:	9307      	str	r3, [sp, #28]
 800d98e:	4b9d      	ldr	r3, [pc, #628]	@ (800dc04 <_printf_float+0x2c8>)
 800d990:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d994:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d998:	f7f3 f8d8 	bl	8000b4c <__aeabi_dcmpun>
 800d99c:	bb70      	cbnz	r0, 800d9fc <_printf_float+0xc0>
 800d99e:	f04f 32ff 	mov.w	r2, #4294967295
 800d9a2:	4b98      	ldr	r3, [pc, #608]	@ (800dc04 <_printf_float+0x2c8>)
 800d9a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9a8:	f7f3 f8b2 	bl	8000b10 <__aeabi_dcmple>
 800d9ac:	bb30      	cbnz	r0, 800d9fc <_printf_float+0xc0>
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	4640      	mov	r0, r8
 800d9b4:	4649      	mov	r1, r9
 800d9b6:	f7f3 f8a1 	bl	8000afc <__aeabi_dcmplt>
 800d9ba:	b110      	cbz	r0, 800d9c2 <_printf_float+0x86>
 800d9bc:	232d      	movs	r3, #45	@ 0x2d
 800d9be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9c2:	4a91      	ldr	r2, [pc, #580]	@ (800dc08 <_printf_float+0x2cc>)
 800d9c4:	4b91      	ldr	r3, [pc, #580]	@ (800dc0c <_printf_float+0x2d0>)
 800d9c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d9ca:	bf8c      	ite	hi
 800d9cc:	4690      	movhi	r8, r2
 800d9ce:	4698      	movls	r8, r3
 800d9d0:	2303      	movs	r3, #3
 800d9d2:	f04f 0900 	mov.w	r9, #0
 800d9d6:	6123      	str	r3, [r4, #16]
 800d9d8:	f02b 0304 	bic.w	r3, fp, #4
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	4633      	mov	r3, r6
 800d9e0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d9e2:	4621      	mov	r1, r4
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	9700      	str	r7, [sp, #0]
 800d9e8:	f000 f9d2 	bl	800dd90 <_printf_common>
 800d9ec:	3001      	adds	r0, #1
 800d9ee:	f040 808d 	bne.w	800db0c <_printf_float+0x1d0>
 800d9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f6:	b00d      	add	sp, #52	@ 0x34
 800d9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9fc:	4642      	mov	r2, r8
 800d9fe:	464b      	mov	r3, r9
 800da00:	4640      	mov	r0, r8
 800da02:	4649      	mov	r1, r9
 800da04:	f7f3 f8a2 	bl	8000b4c <__aeabi_dcmpun>
 800da08:	b140      	cbz	r0, 800da1c <_printf_float+0xe0>
 800da0a:	464b      	mov	r3, r9
 800da0c:	4a80      	ldr	r2, [pc, #512]	@ (800dc10 <_printf_float+0x2d4>)
 800da0e:	2b00      	cmp	r3, #0
 800da10:	bfbc      	itt	lt
 800da12:	232d      	movlt	r3, #45	@ 0x2d
 800da14:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800da18:	4b7e      	ldr	r3, [pc, #504]	@ (800dc14 <_printf_float+0x2d8>)
 800da1a:	e7d4      	b.n	800d9c6 <_printf_float+0x8a>
 800da1c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800da20:	6863      	ldr	r3, [r4, #4]
 800da22:	9206      	str	r2, [sp, #24]
 800da24:	1c5a      	adds	r2, r3, #1
 800da26:	d13b      	bne.n	800daa0 <_printf_float+0x164>
 800da28:	2306      	movs	r3, #6
 800da2a:	6063      	str	r3, [r4, #4]
 800da2c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800da30:	2300      	movs	r3, #0
 800da32:	4628      	mov	r0, r5
 800da34:	6022      	str	r2, [r4, #0]
 800da36:	9303      	str	r3, [sp, #12]
 800da38:	ab0a      	add	r3, sp, #40	@ 0x28
 800da3a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800da3e:	ab09      	add	r3, sp, #36	@ 0x24
 800da40:	ec49 8b10 	vmov	d0, r8, r9
 800da44:	9300      	str	r3, [sp, #0]
 800da46:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800da4a:	6861      	ldr	r1, [r4, #4]
 800da4c:	f7ff fed8 	bl	800d800 <__cvt>
 800da50:	9b06      	ldr	r3, [sp, #24]
 800da52:	4680      	mov	r8, r0
 800da54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da56:	2b47      	cmp	r3, #71	@ 0x47
 800da58:	d129      	bne.n	800daae <_printf_float+0x172>
 800da5a:	1cc8      	adds	r0, r1, #3
 800da5c:	db02      	blt.n	800da64 <_printf_float+0x128>
 800da5e:	6863      	ldr	r3, [r4, #4]
 800da60:	4299      	cmp	r1, r3
 800da62:	dd41      	ble.n	800dae8 <_printf_float+0x1ac>
 800da64:	f1aa 0a02 	sub.w	sl, sl, #2
 800da68:	fa5f fa8a 	uxtb.w	sl, sl
 800da6c:	3901      	subs	r1, #1
 800da6e:	4652      	mov	r2, sl
 800da70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800da74:	9109      	str	r1, [sp, #36]	@ 0x24
 800da76:	f7ff ff28 	bl	800d8ca <__exponent>
 800da7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800da7c:	4681      	mov	r9, r0
 800da7e:	1813      	adds	r3, r2, r0
 800da80:	2a01      	cmp	r2, #1
 800da82:	6123      	str	r3, [r4, #16]
 800da84:	dc02      	bgt.n	800da8c <_printf_float+0x150>
 800da86:	6822      	ldr	r2, [r4, #0]
 800da88:	07d2      	lsls	r2, r2, #31
 800da8a:	d501      	bpl.n	800da90 <_printf_float+0x154>
 800da8c:	3301      	adds	r3, #1
 800da8e:	6123      	str	r3, [r4, #16]
 800da90:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800da94:	2b00      	cmp	r3, #0
 800da96:	d0a2      	beq.n	800d9de <_printf_float+0xa2>
 800da98:	232d      	movs	r3, #45	@ 0x2d
 800da9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da9e:	e79e      	b.n	800d9de <_printf_float+0xa2>
 800daa0:	9a06      	ldr	r2, [sp, #24]
 800daa2:	2a47      	cmp	r2, #71	@ 0x47
 800daa4:	d1c2      	bne.n	800da2c <_printf_float+0xf0>
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d1c0      	bne.n	800da2c <_printf_float+0xf0>
 800daaa:	2301      	movs	r3, #1
 800daac:	e7bd      	b.n	800da2a <_printf_float+0xee>
 800daae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dab2:	d9db      	bls.n	800da6c <_printf_float+0x130>
 800dab4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dab8:	d118      	bne.n	800daec <_printf_float+0x1b0>
 800daba:	2900      	cmp	r1, #0
 800dabc:	6863      	ldr	r3, [r4, #4]
 800dabe:	dd0b      	ble.n	800dad8 <_printf_float+0x19c>
 800dac0:	6121      	str	r1, [r4, #16]
 800dac2:	b913      	cbnz	r3, 800daca <_printf_float+0x18e>
 800dac4:	6822      	ldr	r2, [r4, #0]
 800dac6:	07d0      	lsls	r0, r2, #31
 800dac8:	d502      	bpl.n	800dad0 <_printf_float+0x194>
 800daca:	3301      	adds	r3, #1
 800dacc:	440b      	add	r3, r1
 800dace:	6123      	str	r3, [r4, #16]
 800dad0:	f04f 0900 	mov.w	r9, #0
 800dad4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dad6:	e7db      	b.n	800da90 <_printf_float+0x154>
 800dad8:	b913      	cbnz	r3, 800dae0 <_printf_float+0x1a4>
 800dada:	6822      	ldr	r2, [r4, #0]
 800dadc:	07d2      	lsls	r2, r2, #31
 800dade:	d501      	bpl.n	800dae4 <_printf_float+0x1a8>
 800dae0:	3302      	adds	r3, #2
 800dae2:	e7f4      	b.n	800dace <_printf_float+0x192>
 800dae4:	2301      	movs	r3, #1
 800dae6:	e7f2      	b.n	800dace <_printf_float+0x192>
 800dae8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800daec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daee:	4299      	cmp	r1, r3
 800daf0:	db05      	blt.n	800dafe <_printf_float+0x1c2>
 800daf2:	6823      	ldr	r3, [r4, #0]
 800daf4:	6121      	str	r1, [r4, #16]
 800daf6:	07d8      	lsls	r0, r3, #31
 800daf8:	d5ea      	bpl.n	800dad0 <_printf_float+0x194>
 800dafa:	1c4b      	adds	r3, r1, #1
 800dafc:	e7e7      	b.n	800dace <_printf_float+0x192>
 800dafe:	2900      	cmp	r1, #0
 800db00:	bfd4      	ite	le
 800db02:	f1c1 0202 	rsble	r2, r1, #2
 800db06:	2201      	movgt	r2, #1
 800db08:	4413      	add	r3, r2
 800db0a:	e7e0      	b.n	800dace <_printf_float+0x192>
 800db0c:	6823      	ldr	r3, [r4, #0]
 800db0e:	055a      	lsls	r2, r3, #21
 800db10:	d407      	bmi.n	800db22 <_printf_float+0x1e6>
 800db12:	6923      	ldr	r3, [r4, #16]
 800db14:	4642      	mov	r2, r8
 800db16:	4631      	mov	r1, r6
 800db18:	4628      	mov	r0, r5
 800db1a:	47b8      	blx	r7
 800db1c:	3001      	adds	r0, #1
 800db1e:	d12b      	bne.n	800db78 <_printf_float+0x23c>
 800db20:	e767      	b.n	800d9f2 <_printf_float+0xb6>
 800db22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db26:	f240 80dd 	bls.w	800dce4 <_printf_float+0x3a8>
 800db2a:	2200      	movs	r2, #0
 800db2c:	2300      	movs	r3, #0
 800db2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800db32:	f7f2 ffd9 	bl	8000ae8 <__aeabi_dcmpeq>
 800db36:	2800      	cmp	r0, #0
 800db38:	d033      	beq.n	800dba2 <_printf_float+0x266>
 800db3a:	2301      	movs	r3, #1
 800db3c:	4a36      	ldr	r2, [pc, #216]	@ (800dc18 <_printf_float+0x2dc>)
 800db3e:	4631      	mov	r1, r6
 800db40:	4628      	mov	r0, r5
 800db42:	47b8      	blx	r7
 800db44:	3001      	adds	r0, #1
 800db46:	f43f af54 	beq.w	800d9f2 <_printf_float+0xb6>
 800db4a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800db4e:	4543      	cmp	r3, r8
 800db50:	db02      	blt.n	800db58 <_printf_float+0x21c>
 800db52:	6823      	ldr	r3, [r4, #0]
 800db54:	07d8      	lsls	r0, r3, #31
 800db56:	d50f      	bpl.n	800db78 <_printf_float+0x23c>
 800db58:	4631      	mov	r1, r6
 800db5a:	4628      	mov	r0, r5
 800db5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db60:	47b8      	blx	r7
 800db62:	3001      	adds	r0, #1
 800db64:	f43f af45 	beq.w	800d9f2 <_printf_float+0xb6>
 800db68:	f04f 0900 	mov.w	r9, #0
 800db6c:	f108 38ff 	add.w	r8, r8, #4294967295
 800db70:	f104 0a1a 	add.w	sl, r4, #26
 800db74:	45c8      	cmp	r8, r9
 800db76:	dc09      	bgt.n	800db8c <_printf_float+0x250>
 800db78:	6823      	ldr	r3, [r4, #0]
 800db7a:	079b      	lsls	r3, r3, #30
 800db7c:	f100 8103 	bmi.w	800dd86 <_printf_float+0x44a>
 800db80:	68e0      	ldr	r0, [r4, #12]
 800db82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db84:	4298      	cmp	r0, r3
 800db86:	bfb8      	it	lt
 800db88:	4618      	movlt	r0, r3
 800db8a:	e734      	b.n	800d9f6 <_printf_float+0xba>
 800db8c:	2301      	movs	r3, #1
 800db8e:	4652      	mov	r2, sl
 800db90:	4631      	mov	r1, r6
 800db92:	4628      	mov	r0, r5
 800db94:	47b8      	blx	r7
 800db96:	3001      	adds	r0, #1
 800db98:	f43f af2b 	beq.w	800d9f2 <_printf_float+0xb6>
 800db9c:	f109 0901 	add.w	r9, r9, #1
 800dba0:	e7e8      	b.n	800db74 <_printf_float+0x238>
 800dba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	dc39      	bgt.n	800dc1c <_printf_float+0x2e0>
 800dba8:	2301      	movs	r3, #1
 800dbaa:	4a1b      	ldr	r2, [pc, #108]	@ (800dc18 <_printf_float+0x2dc>)
 800dbac:	4631      	mov	r1, r6
 800dbae:	4628      	mov	r0, r5
 800dbb0:	47b8      	blx	r7
 800dbb2:	3001      	adds	r0, #1
 800dbb4:	f43f af1d 	beq.w	800d9f2 <_printf_float+0xb6>
 800dbb8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dbbc:	ea59 0303 	orrs.w	r3, r9, r3
 800dbc0:	d102      	bne.n	800dbc8 <_printf_float+0x28c>
 800dbc2:	6823      	ldr	r3, [r4, #0]
 800dbc4:	07d9      	lsls	r1, r3, #31
 800dbc6:	d5d7      	bpl.n	800db78 <_printf_float+0x23c>
 800dbc8:	4631      	mov	r1, r6
 800dbca:	4628      	mov	r0, r5
 800dbcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbd0:	47b8      	blx	r7
 800dbd2:	3001      	adds	r0, #1
 800dbd4:	f43f af0d 	beq.w	800d9f2 <_printf_float+0xb6>
 800dbd8:	f04f 0a00 	mov.w	sl, #0
 800dbdc:	f104 0b1a 	add.w	fp, r4, #26
 800dbe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbe2:	425b      	negs	r3, r3
 800dbe4:	4553      	cmp	r3, sl
 800dbe6:	dc01      	bgt.n	800dbec <_printf_float+0x2b0>
 800dbe8:	464b      	mov	r3, r9
 800dbea:	e793      	b.n	800db14 <_printf_float+0x1d8>
 800dbec:	2301      	movs	r3, #1
 800dbee:	465a      	mov	r2, fp
 800dbf0:	4631      	mov	r1, r6
 800dbf2:	4628      	mov	r0, r5
 800dbf4:	47b8      	blx	r7
 800dbf6:	3001      	adds	r0, #1
 800dbf8:	f43f aefb 	beq.w	800d9f2 <_printf_float+0xb6>
 800dbfc:	f10a 0a01 	add.w	sl, sl, #1
 800dc00:	e7ee      	b.n	800dbe0 <_printf_float+0x2a4>
 800dc02:	bf00      	nop
 800dc04:	7fefffff 	.word	0x7fefffff
 800dc08:	08012098 	.word	0x08012098
 800dc0c:	08012094 	.word	0x08012094
 800dc10:	080120a0 	.word	0x080120a0
 800dc14:	0801209c 	.word	0x0801209c
 800dc18:	080120a4 	.word	0x080120a4
 800dc1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dc22:	4553      	cmp	r3, sl
 800dc24:	bfa8      	it	ge
 800dc26:	4653      	movge	r3, sl
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	4699      	mov	r9, r3
 800dc2c:	dc36      	bgt.n	800dc9c <_printf_float+0x360>
 800dc2e:	f04f 0b00 	mov.w	fp, #0
 800dc32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc36:	f104 021a 	add.w	r2, r4, #26
 800dc3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc3c:	9306      	str	r3, [sp, #24]
 800dc3e:	eba3 0309 	sub.w	r3, r3, r9
 800dc42:	455b      	cmp	r3, fp
 800dc44:	dc31      	bgt.n	800dcaa <_printf_float+0x36e>
 800dc46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc48:	459a      	cmp	sl, r3
 800dc4a:	dc3a      	bgt.n	800dcc2 <_printf_float+0x386>
 800dc4c:	6823      	ldr	r3, [r4, #0]
 800dc4e:	07da      	lsls	r2, r3, #31
 800dc50:	d437      	bmi.n	800dcc2 <_printf_float+0x386>
 800dc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc54:	ebaa 0903 	sub.w	r9, sl, r3
 800dc58:	9b06      	ldr	r3, [sp, #24]
 800dc5a:	ebaa 0303 	sub.w	r3, sl, r3
 800dc5e:	4599      	cmp	r9, r3
 800dc60:	bfa8      	it	ge
 800dc62:	4699      	movge	r9, r3
 800dc64:	f1b9 0f00 	cmp.w	r9, #0
 800dc68:	dc33      	bgt.n	800dcd2 <_printf_float+0x396>
 800dc6a:	f04f 0800 	mov.w	r8, #0
 800dc6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc72:	f104 0b1a 	add.w	fp, r4, #26
 800dc76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc78:	ebaa 0303 	sub.w	r3, sl, r3
 800dc7c:	eba3 0309 	sub.w	r3, r3, r9
 800dc80:	4543      	cmp	r3, r8
 800dc82:	f77f af79 	ble.w	800db78 <_printf_float+0x23c>
 800dc86:	2301      	movs	r3, #1
 800dc88:	465a      	mov	r2, fp
 800dc8a:	4631      	mov	r1, r6
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b8      	blx	r7
 800dc90:	3001      	adds	r0, #1
 800dc92:	f43f aeae 	beq.w	800d9f2 <_printf_float+0xb6>
 800dc96:	f108 0801 	add.w	r8, r8, #1
 800dc9a:	e7ec      	b.n	800dc76 <_printf_float+0x33a>
 800dc9c:	4642      	mov	r2, r8
 800dc9e:	4631      	mov	r1, r6
 800dca0:	4628      	mov	r0, r5
 800dca2:	47b8      	blx	r7
 800dca4:	3001      	adds	r0, #1
 800dca6:	d1c2      	bne.n	800dc2e <_printf_float+0x2f2>
 800dca8:	e6a3      	b.n	800d9f2 <_printf_float+0xb6>
 800dcaa:	2301      	movs	r3, #1
 800dcac:	4631      	mov	r1, r6
 800dcae:	4628      	mov	r0, r5
 800dcb0:	9206      	str	r2, [sp, #24]
 800dcb2:	47b8      	blx	r7
 800dcb4:	3001      	adds	r0, #1
 800dcb6:	f43f ae9c 	beq.w	800d9f2 <_printf_float+0xb6>
 800dcba:	f10b 0b01 	add.w	fp, fp, #1
 800dcbe:	9a06      	ldr	r2, [sp, #24]
 800dcc0:	e7bb      	b.n	800dc3a <_printf_float+0x2fe>
 800dcc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcc6:	4631      	mov	r1, r6
 800dcc8:	4628      	mov	r0, r5
 800dcca:	47b8      	blx	r7
 800dccc:	3001      	adds	r0, #1
 800dcce:	d1c0      	bne.n	800dc52 <_printf_float+0x316>
 800dcd0:	e68f      	b.n	800d9f2 <_printf_float+0xb6>
 800dcd2:	9a06      	ldr	r2, [sp, #24]
 800dcd4:	464b      	mov	r3, r9
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	4628      	mov	r0, r5
 800dcda:	4442      	add	r2, r8
 800dcdc:	47b8      	blx	r7
 800dcde:	3001      	adds	r0, #1
 800dce0:	d1c3      	bne.n	800dc6a <_printf_float+0x32e>
 800dce2:	e686      	b.n	800d9f2 <_printf_float+0xb6>
 800dce4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dce8:	f1ba 0f01 	cmp.w	sl, #1
 800dcec:	dc01      	bgt.n	800dcf2 <_printf_float+0x3b6>
 800dcee:	07db      	lsls	r3, r3, #31
 800dcf0:	d536      	bpl.n	800dd60 <_printf_float+0x424>
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	4642      	mov	r2, r8
 800dcf6:	4631      	mov	r1, r6
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	47b8      	blx	r7
 800dcfc:	3001      	adds	r0, #1
 800dcfe:	f43f ae78 	beq.w	800d9f2 <_printf_float+0xb6>
 800dd02:	4631      	mov	r1, r6
 800dd04:	4628      	mov	r0, r5
 800dd06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd0a:	47b8      	blx	r7
 800dd0c:	3001      	adds	r0, #1
 800dd0e:	f43f ae70 	beq.w	800d9f2 <_printf_float+0xb6>
 800dd12:	2200      	movs	r2, #0
 800dd14:	2300      	movs	r3, #0
 800dd16:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dd1e:	f7f2 fee3 	bl	8000ae8 <__aeabi_dcmpeq>
 800dd22:	b9c0      	cbnz	r0, 800dd56 <_printf_float+0x41a>
 800dd24:	4653      	mov	r3, sl
 800dd26:	f108 0201 	add.w	r2, r8, #1
 800dd2a:	4631      	mov	r1, r6
 800dd2c:	4628      	mov	r0, r5
 800dd2e:	47b8      	blx	r7
 800dd30:	3001      	adds	r0, #1
 800dd32:	d10c      	bne.n	800dd4e <_printf_float+0x412>
 800dd34:	e65d      	b.n	800d9f2 <_printf_float+0xb6>
 800dd36:	2301      	movs	r3, #1
 800dd38:	465a      	mov	r2, fp
 800dd3a:	4631      	mov	r1, r6
 800dd3c:	4628      	mov	r0, r5
 800dd3e:	47b8      	blx	r7
 800dd40:	3001      	adds	r0, #1
 800dd42:	f43f ae56 	beq.w	800d9f2 <_printf_float+0xb6>
 800dd46:	f108 0801 	add.w	r8, r8, #1
 800dd4a:	45d0      	cmp	r8, sl
 800dd4c:	dbf3      	blt.n	800dd36 <_printf_float+0x3fa>
 800dd4e:	464b      	mov	r3, r9
 800dd50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dd54:	e6df      	b.n	800db16 <_printf_float+0x1da>
 800dd56:	f04f 0800 	mov.w	r8, #0
 800dd5a:	f104 0b1a 	add.w	fp, r4, #26
 800dd5e:	e7f4      	b.n	800dd4a <_printf_float+0x40e>
 800dd60:	2301      	movs	r3, #1
 800dd62:	4642      	mov	r2, r8
 800dd64:	e7e1      	b.n	800dd2a <_printf_float+0x3ee>
 800dd66:	2301      	movs	r3, #1
 800dd68:	464a      	mov	r2, r9
 800dd6a:	4631      	mov	r1, r6
 800dd6c:	4628      	mov	r0, r5
 800dd6e:	47b8      	blx	r7
 800dd70:	3001      	adds	r0, #1
 800dd72:	f43f ae3e 	beq.w	800d9f2 <_printf_float+0xb6>
 800dd76:	f108 0801 	add.w	r8, r8, #1
 800dd7a:	68e3      	ldr	r3, [r4, #12]
 800dd7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dd7e:	1a5b      	subs	r3, r3, r1
 800dd80:	4543      	cmp	r3, r8
 800dd82:	dcf0      	bgt.n	800dd66 <_printf_float+0x42a>
 800dd84:	e6fc      	b.n	800db80 <_printf_float+0x244>
 800dd86:	f04f 0800 	mov.w	r8, #0
 800dd8a:	f104 0919 	add.w	r9, r4, #25
 800dd8e:	e7f4      	b.n	800dd7a <_printf_float+0x43e>

0800dd90 <_printf_common>:
 800dd90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd94:	4616      	mov	r6, r2
 800dd96:	4698      	mov	r8, r3
 800dd98:	688a      	ldr	r2, [r1, #8]
 800dd9a:	4607      	mov	r7, r0
 800dd9c:	690b      	ldr	r3, [r1, #16]
 800dd9e:	460c      	mov	r4, r1
 800dda0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dda4:	4293      	cmp	r3, r2
 800dda6:	bfb8      	it	lt
 800dda8:	4613      	movlt	r3, r2
 800ddaa:	6033      	str	r3, [r6, #0]
 800ddac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ddb0:	b10a      	cbz	r2, 800ddb6 <_printf_common+0x26>
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	6033      	str	r3, [r6, #0]
 800ddb6:	6823      	ldr	r3, [r4, #0]
 800ddb8:	0699      	lsls	r1, r3, #26
 800ddba:	bf42      	ittt	mi
 800ddbc:	6833      	ldrmi	r3, [r6, #0]
 800ddbe:	3302      	addmi	r3, #2
 800ddc0:	6033      	strmi	r3, [r6, #0]
 800ddc2:	6825      	ldr	r5, [r4, #0]
 800ddc4:	f015 0506 	ands.w	r5, r5, #6
 800ddc8:	d106      	bne.n	800ddd8 <_printf_common+0x48>
 800ddca:	f104 0a19 	add.w	sl, r4, #25
 800ddce:	68e3      	ldr	r3, [r4, #12]
 800ddd0:	6832      	ldr	r2, [r6, #0]
 800ddd2:	1a9b      	subs	r3, r3, r2
 800ddd4:	42ab      	cmp	r3, r5
 800ddd6:	dc2b      	bgt.n	800de30 <_printf_common+0xa0>
 800ddd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dddc:	6822      	ldr	r2, [r4, #0]
 800ddde:	3b00      	subs	r3, #0
 800dde0:	bf18      	it	ne
 800dde2:	2301      	movne	r3, #1
 800dde4:	0692      	lsls	r2, r2, #26
 800dde6:	d430      	bmi.n	800de4a <_printf_common+0xba>
 800dde8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ddec:	4641      	mov	r1, r8
 800ddee:	4638      	mov	r0, r7
 800ddf0:	47c8      	blx	r9
 800ddf2:	3001      	adds	r0, #1
 800ddf4:	d023      	beq.n	800de3e <_printf_common+0xae>
 800ddf6:	6823      	ldr	r3, [r4, #0]
 800ddf8:	341a      	adds	r4, #26
 800ddfa:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ddfe:	f003 0306 	and.w	r3, r3, #6
 800de02:	2b04      	cmp	r3, #4
 800de04:	bf0a      	itet	eq
 800de06:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800de0a:	2500      	movne	r5, #0
 800de0c:	6833      	ldreq	r3, [r6, #0]
 800de0e:	f04f 0600 	mov.w	r6, #0
 800de12:	bf08      	it	eq
 800de14:	1aed      	subeq	r5, r5, r3
 800de16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800de1a:	bf08      	it	eq
 800de1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de20:	4293      	cmp	r3, r2
 800de22:	bfc4      	itt	gt
 800de24:	1a9b      	subgt	r3, r3, r2
 800de26:	18ed      	addgt	r5, r5, r3
 800de28:	42b5      	cmp	r5, r6
 800de2a:	d11a      	bne.n	800de62 <_printf_common+0xd2>
 800de2c:	2000      	movs	r0, #0
 800de2e:	e008      	b.n	800de42 <_printf_common+0xb2>
 800de30:	2301      	movs	r3, #1
 800de32:	4652      	mov	r2, sl
 800de34:	4641      	mov	r1, r8
 800de36:	4638      	mov	r0, r7
 800de38:	47c8      	blx	r9
 800de3a:	3001      	adds	r0, #1
 800de3c:	d103      	bne.n	800de46 <_printf_common+0xb6>
 800de3e:	f04f 30ff 	mov.w	r0, #4294967295
 800de42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de46:	3501      	adds	r5, #1
 800de48:	e7c1      	b.n	800ddce <_printf_common+0x3e>
 800de4a:	18e1      	adds	r1, r4, r3
 800de4c:	1c5a      	adds	r2, r3, #1
 800de4e:	2030      	movs	r0, #48	@ 0x30
 800de50:	3302      	adds	r3, #2
 800de52:	4422      	add	r2, r4
 800de54:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800de58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800de5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800de60:	e7c2      	b.n	800dde8 <_printf_common+0x58>
 800de62:	2301      	movs	r3, #1
 800de64:	4622      	mov	r2, r4
 800de66:	4641      	mov	r1, r8
 800de68:	4638      	mov	r0, r7
 800de6a:	47c8      	blx	r9
 800de6c:	3001      	adds	r0, #1
 800de6e:	d0e6      	beq.n	800de3e <_printf_common+0xae>
 800de70:	3601      	adds	r6, #1
 800de72:	e7d9      	b.n	800de28 <_printf_common+0x98>

0800de74 <_printf_i>:
 800de74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800de78:	7e0f      	ldrb	r7, [r1, #24]
 800de7a:	4691      	mov	r9, r2
 800de7c:	4680      	mov	r8, r0
 800de7e:	460c      	mov	r4, r1
 800de80:	2f78      	cmp	r7, #120	@ 0x78
 800de82:	469a      	mov	sl, r3
 800de84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800de86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800de8a:	d807      	bhi.n	800de9c <_printf_i+0x28>
 800de8c:	2f62      	cmp	r7, #98	@ 0x62
 800de8e:	d80a      	bhi.n	800dea6 <_printf_i+0x32>
 800de90:	2f00      	cmp	r7, #0
 800de92:	f000 80d1 	beq.w	800e038 <_printf_i+0x1c4>
 800de96:	2f58      	cmp	r7, #88	@ 0x58
 800de98:	f000 80b8 	beq.w	800e00c <_printf_i+0x198>
 800de9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dea4:	e03a      	b.n	800df1c <_printf_i+0xa8>
 800dea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800deaa:	2b15      	cmp	r3, #21
 800deac:	d8f6      	bhi.n	800de9c <_printf_i+0x28>
 800deae:	a101      	add	r1, pc, #4	@ (adr r1, 800deb4 <_printf_i+0x40>)
 800deb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800deb4:	0800df0d 	.word	0x0800df0d
 800deb8:	0800df21 	.word	0x0800df21
 800debc:	0800de9d 	.word	0x0800de9d
 800dec0:	0800de9d 	.word	0x0800de9d
 800dec4:	0800de9d 	.word	0x0800de9d
 800dec8:	0800de9d 	.word	0x0800de9d
 800decc:	0800df21 	.word	0x0800df21
 800ded0:	0800de9d 	.word	0x0800de9d
 800ded4:	0800de9d 	.word	0x0800de9d
 800ded8:	0800de9d 	.word	0x0800de9d
 800dedc:	0800de9d 	.word	0x0800de9d
 800dee0:	0800e01f 	.word	0x0800e01f
 800dee4:	0800df4b 	.word	0x0800df4b
 800dee8:	0800dfd9 	.word	0x0800dfd9
 800deec:	0800de9d 	.word	0x0800de9d
 800def0:	0800de9d 	.word	0x0800de9d
 800def4:	0800e041 	.word	0x0800e041
 800def8:	0800de9d 	.word	0x0800de9d
 800defc:	0800df4b 	.word	0x0800df4b
 800df00:	0800de9d 	.word	0x0800de9d
 800df04:	0800de9d 	.word	0x0800de9d
 800df08:	0800dfe1 	.word	0x0800dfe1
 800df0c:	6833      	ldr	r3, [r6, #0]
 800df0e:	1d1a      	adds	r2, r3, #4
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	6032      	str	r2, [r6, #0]
 800df14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df1c:	2301      	movs	r3, #1
 800df1e:	e09c      	b.n	800e05a <_printf_i+0x1e6>
 800df20:	6833      	ldr	r3, [r6, #0]
 800df22:	6820      	ldr	r0, [r4, #0]
 800df24:	1d19      	adds	r1, r3, #4
 800df26:	6031      	str	r1, [r6, #0]
 800df28:	0606      	lsls	r6, r0, #24
 800df2a:	d501      	bpl.n	800df30 <_printf_i+0xbc>
 800df2c:	681d      	ldr	r5, [r3, #0]
 800df2e:	e003      	b.n	800df38 <_printf_i+0xc4>
 800df30:	0645      	lsls	r5, r0, #25
 800df32:	d5fb      	bpl.n	800df2c <_printf_i+0xb8>
 800df34:	f9b3 5000 	ldrsh.w	r5, [r3]
 800df38:	2d00      	cmp	r5, #0
 800df3a:	da03      	bge.n	800df44 <_printf_i+0xd0>
 800df3c:	232d      	movs	r3, #45	@ 0x2d
 800df3e:	426d      	negs	r5, r5
 800df40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df44:	4858      	ldr	r0, [pc, #352]	@ (800e0a8 <_printf_i+0x234>)
 800df46:	230a      	movs	r3, #10
 800df48:	e011      	b.n	800df6e <_printf_i+0xfa>
 800df4a:	6821      	ldr	r1, [r4, #0]
 800df4c:	6833      	ldr	r3, [r6, #0]
 800df4e:	0608      	lsls	r0, r1, #24
 800df50:	f853 5b04 	ldr.w	r5, [r3], #4
 800df54:	d402      	bmi.n	800df5c <_printf_i+0xe8>
 800df56:	0649      	lsls	r1, r1, #25
 800df58:	bf48      	it	mi
 800df5a:	b2ad      	uxthmi	r5, r5
 800df5c:	2f6f      	cmp	r7, #111	@ 0x6f
 800df5e:	6033      	str	r3, [r6, #0]
 800df60:	4851      	ldr	r0, [pc, #324]	@ (800e0a8 <_printf_i+0x234>)
 800df62:	bf14      	ite	ne
 800df64:	230a      	movne	r3, #10
 800df66:	2308      	moveq	r3, #8
 800df68:	2100      	movs	r1, #0
 800df6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800df6e:	6866      	ldr	r6, [r4, #4]
 800df70:	2e00      	cmp	r6, #0
 800df72:	60a6      	str	r6, [r4, #8]
 800df74:	db05      	blt.n	800df82 <_printf_i+0x10e>
 800df76:	6821      	ldr	r1, [r4, #0]
 800df78:	432e      	orrs	r6, r5
 800df7a:	f021 0104 	bic.w	r1, r1, #4
 800df7e:	6021      	str	r1, [r4, #0]
 800df80:	d04b      	beq.n	800e01a <_printf_i+0x1a6>
 800df82:	4616      	mov	r6, r2
 800df84:	fbb5 f1f3 	udiv	r1, r5, r3
 800df88:	fb03 5711 	mls	r7, r3, r1, r5
 800df8c:	5dc7      	ldrb	r7, [r0, r7]
 800df8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800df92:	462f      	mov	r7, r5
 800df94:	460d      	mov	r5, r1
 800df96:	42bb      	cmp	r3, r7
 800df98:	d9f4      	bls.n	800df84 <_printf_i+0x110>
 800df9a:	2b08      	cmp	r3, #8
 800df9c:	d10b      	bne.n	800dfb6 <_printf_i+0x142>
 800df9e:	6823      	ldr	r3, [r4, #0]
 800dfa0:	07df      	lsls	r7, r3, #31
 800dfa2:	d508      	bpl.n	800dfb6 <_printf_i+0x142>
 800dfa4:	6923      	ldr	r3, [r4, #16]
 800dfa6:	6861      	ldr	r1, [r4, #4]
 800dfa8:	4299      	cmp	r1, r3
 800dfaa:	bfde      	ittt	le
 800dfac:	2330      	movle	r3, #48	@ 0x30
 800dfae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dfb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dfb6:	1b92      	subs	r2, r2, r6
 800dfb8:	6122      	str	r2, [r4, #16]
 800dfba:	464b      	mov	r3, r9
 800dfbc:	aa03      	add	r2, sp, #12
 800dfbe:	4621      	mov	r1, r4
 800dfc0:	4640      	mov	r0, r8
 800dfc2:	f8cd a000 	str.w	sl, [sp]
 800dfc6:	f7ff fee3 	bl	800dd90 <_printf_common>
 800dfca:	3001      	adds	r0, #1
 800dfcc:	d14a      	bne.n	800e064 <_printf_i+0x1f0>
 800dfce:	f04f 30ff 	mov.w	r0, #4294967295
 800dfd2:	b004      	add	sp, #16
 800dfd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfd8:	6823      	ldr	r3, [r4, #0]
 800dfda:	f043 0320 	orr.w	r3, r3, #32
 800dfde:	6023      	str	r3, [r4, #0]
 800dfe0:	2778      	movs	r7, #120	@ 0x78
 800dfe2:	4832      	ldr	r0, [pc, #200]	@ (800e0ac <_printf_i+0x238>)
 800dfe4:	6823      	ldr	r3, [r4, #0]
 800dfe6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dfea:	061f      	lsls	r7, r3, #24
 800dfec:	6831      	ldr	r1, [r6, #0]
 800dfee:	f851 5b04 	ldr.w	r5, [r1], #4
 800dff2:	d402      	bmi.n	800dffa <_printf_i+0x186>
 800dff4:	065f      	lsls	r7, r3, #25
 800dff6:	bf48      	it	mi
 800dff8:	b2ad      	uxthmi	r5, r5
 800dffa:	6031      	str	r1, [r6, #0]
 800dffc:	07d9      	lsls	r1, r3, #31
 800dffe:	bf44      	itt	mi
 800e000:	f043 0320 	orrmi.w	r3, r3, #32
 800e004:	6023      	strmi	r3, [r4, #0]
 800e006:	b11d      	cbz	r5, 800e010 <_printf_i+0x19c>
 800e008:	2310      	movs	r3, #16
 800e00a:	e7ad      	b.n	800df68 <_printf_i+0xf4>
 800e00c:	4826      	ldr	r0, [pc, #152]	@ (800e0a8 <_printf_i+0x234>)
 800e00e:	e7e9      	b.n	800dfe4 <_printf_i+0x170>
 800e010:	6823      	ldr	r3, [r4, #0]
 800e012:	f023 0320 	bic.w	r3, r3, #32
 800e016:	6023      	str	r3, [r4, #0]
 800e018:	e7f6      	b.n	800e008 <_printf_i+0x194>
 800e01a:	4616      	mov	r6, r2
 800e01c:	e7bd      	b.n	800df9a <_printf_i+0x126>
 800e01e:	6833      	ldr	r3, [r6, #0]
 800e020:	6825      	ldr	r5, [r4, #0]
 800e022:	1d18      	adds	r0, r3, #4
 800e024:	6961      	ldr	r1, [r4, #20]
 800e026:	6030      	str	r0, [r6, #0]
 800e028:	062e      	lsls	r6, r5, #24
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	d501      	bpl.n	800e032 <_printf_i+0x1be>
 800e02e:	6019      	str	r1, [r3, #0]
 800e030:	e002      	b.n	800e038 <_printf_i+0x1c4>
 800e032:	0668      	lsls	r0, r5, #25
 800e034:	d5fb      	bpl.n	800e02e <_printf_i+0x1ba>
 800e036:	8019      	strh	r1, [r3, #0]
 800e038:	2300      	movs	r3, #0
 800e03a:	4616      	mov	r6, r2
 800e03c:	6123      	str	r3, [r4, #16]
 800e03e:	e7bc      	b.n	800dfba <_printf_i+0x146>
 800e040:	6833      	ldr	r3, [r6, #0]
 800e042:	2100      	movs	r1, #0
 800e044:	1d1a      	adds	r2, r3, #4
 800e046:	6032      	str	r2, [r6, #0]
 800e048:	681e      	ldr	r6, [r3, #0]
 800e04a:	6862      	ldr	r2, [r4, #4]
 800e04c:	4630      	mov	r0, r6
 800e04e:	f000 fc1a 	bl	800e886 <memchr>
 800e052:	b108      	cbz	r0, 800e058 <_printf_i+0x1e4>
 800e054:	1b80      	subs	r0, r0, r6
 800e056:	6060      	str	r0, [r4, #4]
 800e058:	6863      	ldr	r3, [r4, #4]
 800e05a:	6123      	str	r3, [r4, #16]
 800e05c:	2300      	movs	r3, #0
 800e05e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e062:	e7aa      	b.n	800dfba <_printf_i+0x146>
 800e064:	6923      	ldr	r3, [r4, #16]
 800e066:	4632      	mov	r2, r6
 800e068:	4649      	mov	r1, r9
 800e06a:	4640      	mov	r0, r8
 800e06c:	47d0      	blx	sl
 800e06e:	3001      	adds	r0, #1
 800e070:	d0ad      	beq.n	800dfce <_printf_i+0x15a>
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	079b      	lsls	r3, r3, #30
 800e076:	d413      	bmi.n	800e0a0 <_printf_i+0x22c>
 800e078:	68e0      	ldr	r0, [r4, #12]
 800e07a:	9b03      	ldr	r3, [sp, #12]
 800e07c:	4298      	cmp	r0, r3
 800e07e:	bfb8      	it	lt
 800e080:	4618      	movlt	r0, r3
 800e082:	e7a6      	b.n	800dfd2 <_printf_i+0x15e>
 800e084:	2301      	movs	r3, #1
 800e086:	4632      	mov	r2, r6
 800e088:	4649      	mov	r1, r9
 800e08a:	4640      	mov	r0, r8
 800e08c:	47d0      	blx	sl
 800e08e:	3001      	adds	r0, #1
 800e090:	d09d      	beq.n	800dfce <_printf_i+0x15a>
 800e092:	3501      	adds	r5, #1
 800e094:	68e3      	ldr	r3, [r4, #12]
 800e096:	9903      	ldr	r1, [sp, #12]
 800e098:	1a5b      	subs	r3, r3, r1
 800e09a:	42ab      	cmp	r3, r5
 800e09c:	dcf2      	bgt.n	800e084 <_printf_i+0x210>
 800e09e:	e7eb      	b.n	800e078 <_printf_i+0x204>
 800e0a0:	2500      	movs	r5, #0
 800e0a2:	f104 0619 	add.w	r6, r4, #25
 800e0a6:	e7f5      	b.n	800e094 <_printf_i+0x220>
 800e0a8:	080120a6 	.word	0x080120a6
 800e0ac:	080120b7 	.word	0x080120b7

0800e0b0 <_scanf_float>:
 800e0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0b4:	b087      	sub	sp, #28
 800e0b6:	4691      	mov	r9, r2
 800e0b8:	4680      	mov	r8, r0
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	9303      	str	r3, [sp, #12]
 800e0be:	688b      	ldr	r3, [r1, #8]
 800e0c0:	1e5a      	subs	r2, r3, #1
 800e0c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e0c6:	460a      	mov	r2, r1
 800e0c8:	bf89      	itett	hi
 800e0ca:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e0ce:	f04f 0b00 	movls.w	fp, #0
 800e0d2:	eb03 0b05 	addhi.w	fp, r3, r5
 800e0d6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e0da:	f04f 0500 	mov.w	r5, #0
 800e0de:	bf88      	it	hi
 800e0e0:	608b      	strhi	r3, [r1, #8]
 800e0e2:	680b      	ldr	r3, [r1, #0]
 800e0e4:	46aa      	mov	sl, r5
 800e0e6:	462f      	mov	r7, r5
 800e0e8:	9502      	str	r5, [sp, #8]
 800e0ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e0ee:	f842 3b1c 	str.w	r3, [r2], #28
 800e0f2:	4616      	mov	r6, r2
 800e0f4:	9201      	str	r2, [sp, #4]
 800e0f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e0fa:	68a2      	ldr	r2, [r4, #8]
 800e0fc:	b15a      	cbz	r2, 800e116 <_scanf_float+0x66>
 800e0fe:	f8d9 3000 	ldr.w	r3, [r9]
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	2b4e      	cmp	r3, #78	@ 0x4e
 800e106:	d863      	bhi.n	800e1d0 <_scanf_float+0x120>
 800e108:	2b40      	cmp	r3, #64	@ 0x40
 800e10a:	d83b      	bhi.n	800e184 <_scanf_float+0xd4>
 800e10c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e110:	b2c8      	uxtb	r0, r1
 800e112:	280e      	cmp	r0, #14
 800e114:	d939      	bls.n	800e18a <_scanf_float+0xda>
 800e116:	b11f      	cbz	r7, 800e120 <_scanf_float+0x70>
 800e118:	6823      	ldr	r3, [r4, #0]
 800e11a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e11e:	6023      	str	r3, [r4, #0]
 800e120:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e124:	f1ba 0f01 	cmp.w	sl, #1
 800e128:	f200 8115 	bhi.w	800e356 <_scanf_float+0x2a6>
 800e12c:	9b01      	ldr	r3, [sp, #4]
 800e12e:	429e      	cmp	r6, r3
 800e130:	f200 8106 	bhi.w	800e340 <_scanf_float+0x290>
 800e134:	2001      	movs	r0, #1
 800e136:	b007      	add	sp, #28
 800e138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e140:	2a0d      	cmp	r2, #13
 800e142:	d8e8      	bhi.n	800e116 <_scanf_float+0x66>
 800e144:	a101      	add	r1, pc, #4	@ (adr r1, 800e14c <_scanf_float+0x9c>)
 800e146:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e14a:	bf00      	nop
 800e14c:	0800e295 	.word	0x0800e295
 800e150:	0800e117 	.word	0x0800e117
 800e154:	0800e117 	.word	0x0800e117
 800e158:	0800e117 	.word	0x0800e117
 800e15c:	0800e2f1 	.word	0x0800e2f1
 800e160:	0800e2cb 	.word	0x0800e2cb
 800e164:	0800e117 	.word	0x0800e117
 800e168:	0800e117 	.word	0x0800e117
 800e16c:	0800e2a3 	.word	0x0800e2a3
 800e170:	0800e117 	.word	0x0800e117
 800e174:	0800e117 	.word	0x0800e117
 800e178:	0800e117 	.word	0x0800e117
 800e17c:	0800e117 	.word	0x0800e117
 800e180:	0800e25f 	.word	0x0800e25f
 800e184:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e188:	e7da      	b.n	800e140 <_scanf_float+0x90>
 800e18a:	290e      	cmp	r1, #14
 800e18c:	d8c3      	bhi.n	800e116 <_scanf_float+0x66>
 800e18e:	a001      	add	r0, pc, #4	@ (adr r0, 800e194 <_scanf_float+0xe4>)
 800e190:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e194:	0800e24f 	.word	0x0800e24f
 800e198:	0800e117 	.word	0x0800e117
 800e19c:	0800e24f 	.word	0x0800e24f
 800e1a0:	0800e2df 	.word	0x0800e2df
 800e1a4:	0800e117 	.word	0x0800e117
 800e1a8:	0800e1f1 	.word	0x0800e1f1
 800e1ac:	0800e235 	.word	0x0800e235
 800e1b0:	0800e235 	.word	0x0800e235
 800e1b4:	0800e235 	.word	0x0800e235
 800e1b8:	0800e235 	.word	0x0800e235
 800e1bc:	0800e235 	.word	0x0800e235
 800e1c0:	0800e235 	.word	0x0800e235
 800e1c4:	0800e235 	.word	0x0800e235
 800e1c8:	0800e235 	.word	0x0800e235
 800e1cc:	0800e235 	.word	0x0800e235
 800e1d0:	2b6e      	cmp	r3, #110	@ 0x6e
 800e1d2:	d809      	bhi.n	800e1e8 <_scanf_float+0x138>
 800e1d4:	2b60      	cmp	r3, #96	@ 0x60
 800e1d6:	d8b1      	bhi.n	800e13c <_scanf_float+0x8c>
 800e1d8:	2b54      	cmp	r3, #84	@ 0x54
 800e1da:	d07b      	beq.n	800e2d4 <_scanf_float+0x224>
 800e1dc:	2b59      	cmp	r3, #89	@ 0x59
 800e1de:	d19a      	bne.n	800e116 <_scanf_float+0x66>
 800e1e0:	2d07      	cmp	r5, #7
 800e1e2:	d198      	bne.n	800e116 <_scanf_float+0x66>
 800e1e4:	2508      	movs	r5, #8
 800e1e6:	e02f      	b.n	800e248 <_scanf_float+0x198>
 800e1e8:	2b74      	cmp	r3, #116	@ 0x74
 800e1ea:	d073      	beq.n	800e2d4 <_scanf_float+0x224>
 800e1ec:	2b79      	cmp	r3, #121	@ 0x79
 800e1ee:	e7f6      	b.n	800e1de <_scanf_float+0x12e>
 800e1f0:	6821      	ldr	r1, [r4, #0]
 800e1f2:	05c8      	lsls	r0, r1, #23
 800e1f4:	d51e      	bpl.n	800e234 <_scanf_float+0x184>
 800e1f6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e1fa:	3701      	adds	r7, #1
 800e1fc:	6021      	str	r1, [r4, #0]
 800e1fe:	f1bb 0f00 	cmp.w	fp, #0
 800e202:	d003      	beq.n	800e20c <_scanf_float+0x15c>
 800e204:	3201      	adds	r2, #1
 800e206:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e20a:	60a2      	str	r2, [r4, #8]
 800e20c:	68a3      	ldr	r3, [r4, #8]
 800e20e:	3b01      	subs	r3, #1
 800e210:	60a3      	str	r3, [r4, #8]
 800e212:	6923      	ldr	r3, [r4, #16]
 800e214:	3301      	adds	r3, #1
 800e216:	6123      	str	r3, [r4, #16]
 800e218:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e21c:	3b01      	subs	r3, #1
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f8c9 3004 	str.w	r3, [r9, #4]
 800e224:	f340 8083 	ble.w	800e32e <_scanf_float+0x27e>
 800e228:	f8d9 3000 	ldr.w	r3, [r9]
 800e22c:	3301      	adds	r3, #1
 800e22e:	f8c9 3000 	str.w	r3, [r9]
 800e232:	e762      	b.n	800e0fa <_scanf_float+0x4a>
 800e234:	eb1a 0105 	adds.w	r1, sl, r5
 800e238:	f47f af6d 	bne.w	800e116 <_scanf_float+0x66>
 800e23c:	6822      	ldr	r2, [r4, #0]
 800e23e:	460d      	mov	r5, r1
 800e240:	468a      	mov	sl, r1
 800e242:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e246:	6022      	str	r2, [r4, #0]
 800e248:	f806 3b01 	strb.w	r3, [r6], #1
 800e24c:	e7de      	b.n	800e20c <_scanf_float+0x15c>
 800e24e:	6822      	ldr	r2, [r4, #0]
 800e250:	0610      	lsls	r0, r2, #24
 800e252:	f57f af60 	bpl.w	800e116 <_scanf_float+0x66>
 800e256:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e25a:	6022      	str	r2, [r4, #0]
 800e25c:	e7f4      	b.n	800e248 <_scanf_float+0x198>
 800e25e:	f1ba 0f00 	cmp.w	sl, #0
 800e262:	d10c      	bne.n	800e27e <_scanf_float+0x1ce>
 800e264:	b977      	cbnz	r7, 800e284 <_scanf_float+0x1d4>
 800e266:	6822      	ldr	r2, [r4, #0]
 800e268:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e26c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e270:	d108      	bne.n	800e284 <_scanf_float+0x1d4>
 800e272:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e276:	f04f 0a01 	mov.w	sl, #1
 800e27a:	6022      	str	r2, [r4, #0]
 800e27c:	e7e4      	b.n	800e248 <_scanf_float+0x198>
 800e27e:	f1ba 0f02 	cmp.w	sl, #2
 800e282:	d051      	beq.n	800e328 <_scanf_float+0x278>
 800e284:	2d01      	cmp	r5, #1
 800e286:	d002      	beq.n	800e28e <_scanf_float+0x1de>
 800e288:	2d04      	cmp	r5, #4
 800e28a:	f47f af44 	bne.w	800e116 <_scanf_float+0x66>
 800e28e:	3501      	adds	r5, #1
 800e290:	b2ed      	uxtb	r5, r5
 800e292:	e7d9      	b.n	800e248 <_scanf_float+0x198>
 800e294:	f1ba 0f01 	cmp.w	sl, #1
 800e298:	f47f af3d 	bne.w	800e116 <_scanf_float+0x66>
 800e29c:	f04f 0a02 	mov.w	sl, #2
 800e2a0:	e7d2      	b.n	800e248 <_scanf_float+0x198>
 800e2a2:	b975      	cbnz	r5, 800e2c2 <_scanf_float+0x212>
 800e2a4:	2f00      	cmp	r7, #0
 800e2a6:	f47f af37 	bne.w	800e118 <_scanf_float+0x68>
 800e2aa:	6822      	ldr	r2, [r4, #0]
 800e2ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e2b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e2b4:	f040 8103 	bne.w	800e4be <_scanf_float+0x40e>
 800e2b8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e2bc:	2501      	movs	r5, #1
 800e2be:	6022      	str	r2, [r4, #0]
 800e2c0:	e7c2      	b.n	800e248 <_scanf_float+0x198>
 800e2c2:	2d03      	cmp	r5, #3
 800e2c4:	d0e3      	beq.n	800e28e <_scanf_float+0x1de>
 800e2c6:	2d05      	cmp	r5, #5
 800e2c8:	e7df      	b.n	800e28a <_scanf_float+0x1da>
 800e2ca:	2d02      	cmp	r5, #2
 800e2cc:	f47f af23 	bne.w	800e116 <_scanf_float+0x66>
 800e2d0:	2503      	movs	r5, #3
 800e2d2:	e7b9      	b.n	800e248 <_scanf_float+0x198>
 800e2d4:	2d06      	cmp	r5, #6
 800e2d6:	f47f af1e 	bne.w	800e116 <_scanf_float+0x66>
 800e2da:	2507      	movs	r5, #7
 800e2dc:	e7b4      	b.n	800e248 <_scanf_float+0x198>
 800e2de:	6822      	ldr	r2, [r4, #0]
 800e2e0:	0591      	lsls	r1, r2, #22
 800e2e2:	f57f af18 	bpl.w	800e116 <_scanf_float+0x66>
 800e2e6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e2ea:	9702      	str	r7, [sp, #8]
 800e2ec:	6022      	str	r2, [r4, #0]
 800e2ee:	e7ab      	b.n	800e248 <_scanf_float+0x198>
 800e2f0:	6822      	ldr	r2, [r4, #0]
 800e2f2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e2f6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e2fa:	d005      	beq.n	800e308 <_scanf_float+0x258>
 800e2fc:	0550      	lsls	r0, r2, #21
 800e2fe:	f57f af0a 	bpl.w	800e116 <_scanf_float+0x66>
 800e302:	2f00      	cmp	r7, #0
 800e304:	f000 80db 	beq.w	800e4be <_scanf_float+0x40e>
 800e308:	0591      	lsls	r1, r2, #22
 800e30a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e30e:	bf58      	it	pl
 800e310:	9902      	ldrpl	r1, [sp, #8]
 800e312:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e316:	bf58      	it	pl
 800e318:	1a79      	subpl	r1, r7, r1
 800e31a:	6022      	str	r2, [r4, #0]
 800e31c:	f04f 0700 	mov.w	r7, #0
 800e320:	bf58      	it	pl
 800e322:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e326:	e78f      	b.n	800e248 <_scanf_float+0x198>
 800e328:	f04f 0a03 	mov.w	sl, #3
 800e32c:	e78c      	b.n	800e248 <_scanf_float+0x198>
 800e32e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e332:	4649      	mov	r1, r9
 800e334:	4640      	mov	r0, r8
 800e336:	4798      	blx	r3
 800e338:	2800      	cmp	r0, #0
 800e33a:	f43f aede 	beq.w	800e0fa <_scanf_float+0x4a>
 800e33e:	e6ea      	b.n	800e116 <_scanf_float+0x66>
 800e340:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e344:	464a      	mov	r2, r9
 800e346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e34a:	4640      	mov	r0, r8
 800e34c:	4798      	blx	r3
 800e34e:	6923      	ldr	r3, [r4, #16]
 800e350:	3b01      	subs	r3, #1
 800e352:	6123      	str	r3, [r4, #16]
 800e354:	e6ea      	b.n	800e12c <_scanf_float+0x7c>
 800e356:	1e6b      	subs	r3, r5, #1
 800e358:	2b06      	cmp	r3, #6
 800e35a:	d824      	bhi.n	800e3a6 <_scanf_float+0x2f6>
 800e35c:	2d02      	cmp	r5, #2
 800e35e:	d836      	bhi.n	800e3ce <_scanf_float+0x31e>
 800e360:	9b01      	ldr	r3, [sp, #4]
 800e362:	429e      	cmp	r6, r3
 800e364:	f67f aee6 	bls.w	800e134 <_scanf_float+0x84>
 800e368:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e36c:	464a      	mov	r2, r9
 800e36e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e372:	4640      	mov	r0, r8
 800e374:	4798      	blx	r3
 800e376:	6923      	ldr	r3, [r4, #16]
 800e378:	3b01      	subs	r3, #1
 800e37a:	6123      	str	r3, [r4, #16]
 800e37c:	e7f0      	b.n	800e360 <_scanf_float+0x2b0>
 800e37e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e382:	464a      	mov	r2, r9
 800e384:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e388:	4640      	mov	r0, r8
 800e38a:	4798      	blx	r3
 800e38c:	6923      	ldr	r3, [r4, #16]
 800e38e:	3b01      	subs	r3, #1
 800e390:	6123      	str	r3, [r4, #16]
 800e392:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e396:	fa5f fa8a 	uxtb.w	sl, sl
 800e39a:	f1ba 0f02 	cmp.w	sl, #2
 800e39e:	d1ee      	bne.n	800e37e <_scanf_float+0x2ce>
 800e3a0:	3d03      	subs	r5, #3
 800e3a2:	b2ed      	uxtb	r5, r5
 800e3a4:	1b76      	subs	r6, r6, r5
 800e3a6:	6823      	ldr	r3, [r4, #0]
 800e3a8:	05da      	lsls	r2, r3, #23
 800e3aa:	d52f      	bpl.n	800e40c <_scanf_float+0x35c>
 800e3ac:	055b      	lsls	r3, r3, #21
 800e3ae:	d511      	bpl.n	800e3d4 <_scanf_float+0x324>
 800e3b0:	9b01      	ldr	r3, [sp, #4]
 800e3b2:	429e      	cmp	r6, r3
 800e3b4:	f67f aebe 	bls.w	800e134 <_scanf_float+0x84>
 800e3b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e3bc:	464a      	mov	r2, r9
 800e3be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e3c2:	4640      	mov	r0, r8
 800e3c4:	4798      	blx	r3
 800e3c6:	6923      	ldr	r3, [r4, #16]
 800e3c8:	3b01      	subs	r3, #1
 800e3ca:	6123      	str	r3, [r4, #16]
 800e3cc:	e7f0      	b.n	800e3b0 <_scanf_float+0x300>
 800e3ce:	46aa      	mov	sl, r5
 800e3d0:	46b3      	mov	fp, r6
 800e3d2:	e7de      	b.n	800e392 <_scanf_float+0x2e2>
 800e3d4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e3d8:	1e75      	subs	r5, r6, #1
 800e3da:	6923      	ldr	r3, [r4, #16]
 800e3dc:	2965      	cmp	r1, #101	@ 0x65
 800e3de:	f103 33ff 	add.w	r3, r3, #4294967295
 800e3e2:	6123      	str	r3, [r4, #16]
 800e3e4:	d00c      	beq.n	800e400 <_scanf_float+0x350>
 800e3e6:	2945      	cmp	r1, #69	@ 0x45
 800e3e8:	d00a      	beq.n	800e400 <_scanf_float+0x350>
 800e3ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e3ee:	464a      	mov	r2, r9
 800e3f0:	4640      	mov	r0, r8
 800e3f2:	1eb5      	subs	r5, r6, #2
 800e3f4:	4798      	blx	r3
 800e3f6:	6923      	ldr	r3, [r4, #16]
 800e3f8:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e3fc:	3b01      	subs	r3, #1
 800e3fe:	6123      	str	r3, [r4, #16]
 800e400:	462e      	mov	r6, r5
 800e402:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e406:	464a      	mov	r2, r9
 800e408:	4640      	mov	r0, r8
 800e40a:	4798      	blx	r3
 800e40c:	6822      	ldr	r2, [r4, #0]
 800e40e:	f012 0210 	ands.w	r2, r2, #16
 800e412:	d001      	beq.n	800e418 <_scanf_float+0x368>
 800e414:	2000      	movs	r0, #0
 800e416:	e68e      	b.n	800e136 <_scanf_float+0x86>
 800e418:	7032      	strb	r2, [r6, #0]
 800e41a:	6823      	ldr	r3, [r4, #0]
 800e41c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e424:	d125      	bne.n	800e472 <_scanf_float+0x3c2>
 800e426:	9b02      	ldr	r3, [sp, #8]
 800e428:	429f      	cmp	r7, r3
 800e42a:	d00a      	beq.n	800e442 <_scanf_float+0x392>
 800e42c:	1bda      	subs	r2, r3, r7
 800e42e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e432:	4924      	ldr	r1, [pc, #144]	@ (800e4c4 <_scanf_float+0x414>)
 800e434:	429e      	cmp	r6, r3
 800e436:	bf28      	it	cs
 800e438:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e43c:	4630      	mov	r0, r6
 800e43e:	f000 f93d 	bl	800e6bc <siprintf>
 800e442:	2200      	movs	r2, #0
 800e444:	9901      	ldr	r1, [sp, #4]
 800e446:	4640      	mov	r0, r8
 800e448:	f002 fc4e 	bl	8010ce8 <_strtod_r>
 800e44c:	6821      	ldr	r1, [r4, #0]
 800e44e:	9b03      	ldr	r3, [sp, #12]
 800e450:	f011 0f02 	tst.w	r1, #2
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	ec57 6b10 	vmov	r6, r7, d0
 800e45a:	f103 0204 	add.w	r2, r3, #4
 800e45e:	d015      	beq.n	800e48c <_scanf_float+0x3dc>
 800e460:	9903      	ldr	r1, [sp, #12]
 800e462:	600a      	str	r2, [r1, #0]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	e9c3 6700 	strd	r6, r7, [r3]
 800e46a:	68e3      	ldr	r3, [r4, #12]
 800e46c:	3301      	adds	r3, #1
 800e46e:	60e3      	str	r3, [r4, #12]
 800e470:	e7d0      	b.n	800e414 <_scanf_float+0x364>
 800e472:	9b04      	ldr	r3, [sp, #16]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d0e4      	beq.n	800e442 <_scanf_float+0x392>
 800e478:	9905      	ldr	r1, [sp, #20]
 800e47a:	230a      	movs	r3, #10
 800e47c:	4640      	mov	r0, r8
 800e47e:	3101      	adds	r1, #1
 800e480:	f002 fcb2 	bl	8010de8 <_strtol_r>
 800e484:	9b04      	ldr	r3, [sp, #16]
 800e486:	9e05      	ldr	r6, [sp, #20]
 800e488:	1ac2      	subs	r2, r0, r3
 800e48a:	e7d0      	b.n	800e42e <_scanf_float+0x37e>
 800e48c:	f011 0f04 	tst.w	r1, #4
 800e490:	9903      	ldr	r1, [sp, #12]
 800e492:	600a      	str	r2, [r1, #0]
 800e494:	d1e6      	bne.n	800e464 <_scanf_float+0x3b4>
 800e496:	681d      	ldr	r5, [r3, #0]
 800e498:	4632      	mov	r2, r6
 800e49a:	463b      	mov	r3, r7
 800e49c:	4630      	mov	r0, r6
 800e49e:	4639      	mov	r1, r7
 800e4a0:	f7f2 fb54 	bl	8000b4c <__aeabi_dcmpun>
 800e4a4:	b128      	cbz	r0, 800e4b2 <_scanf_float+0x402>
 800e4a6:	4808      	ldr	r0, [pc, #32]	@ (800e4c8 <_scanf_float+0x418>)
 800e4a8:	f000 f9fc 	bl	800e8a4 <nanf>
 800e4ac:	ed85 0a00 	vstr	s0, [r5]
 800e4b0:	e7db      	b.n	800e46a <_scanf_float+0x3ba>
 800e4b2:	4630      	mov	r0, r6
 800e4b4:	4639      	mov	r1, r7
 800e4b6:	f7f2 fba7 	bl	8000c08 <__aeabi_d2f>
 800e4ba:	6028      	str	r0, [r5, #0]
 800e4bc:	e7d5      	b.n	800e46a <_scanf_float+0x3ba>
 800e4be:	2700      	movs	r7, #0
 800e4c0:	e62e      	b.n	800e120 <_scanf_float+0x70>
 800e4c2:	bf00      	nop
 800e4c4:	080120c8 	.word	0x080120c8
 800e4c8:	08012209 	.word	0x08012209

0800e4cc <std>:
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	b510      	push	{r4, lr}
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	6083      	str	r3, [r0, #8]
 800e4d4:	8181      	strh	r1, [r0, #12]
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	6643      	str	r3, [r0, #100]	@ 0x64
 800e4da:	81c2      	strh	r2, [r0, #14]
 800e4dc:	2208      	movs	r2, #8
 800e4de:	6183      	str	r3, [r0, #24]
 800e4e0:	e9c0 3300 	strd	r3, r3, [r0]
 800e4e4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4e8:	305c      	adds	r0, #92	@ 0x5c
 800e4ea:	f000 f94c 	bl	800e786 <memset>
 800e4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800e524 <std+0x58>)
 800e4f0:	6224      	str	r4, [r4, #32]
 800e4f2:	6263      	str	r3, [r4, #36]	@ 0x24
 800e4f4:	4b0c      	ldr	r3, [pc, #48]	@ (800e528 <std+0x5c>)
 800e4f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e4f8:	4b0c      	ldr	r3, [pc, #48]	@ (800e52c <std+0x60>)
 800e4fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e4fc:	4b0c      	ldr	r3, [pc, #48]	@ (800e530 <std+0x64>)
 800e4fe:	6323      	str	r3, [r4, #48]	@ 0x30
 800e500:	4b0c      	ldr	r3, [pc, #48]	@ (800e534 <std+0x68>)
 800e502:	429c      	cmp	r4, r3
 800e504:	d006      	beq.n	800e514 <std+0x48>
 800e506:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e50a:	4294      	cmp	r4, r2
 800e50c:	d002      	beq.n	800e514 <std+0x48>
 800e50e:	33d0      	adds	r3, #208	@ 0xd0
 800e510:	429c      	cmp	r4, r3
 800e512:	d105      	bne.n	800e520 <std+0x54>
 800e514:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e51c:	f000 b9b0 	b.w	800e880 <__retarget_lock_init_recursive>
 800e520:	bd10      	pop	{r4, pc}
 800e522:	bf00      	nop
 800e524:	0800e701 	.word	0x0800e701
 800e528:	0800e723 	.word	0x0800e723
 800e52c:	0800e75b 	.word	0x0800e75b
 800e530:	0800e77f 	.word	0x0800e77f
 800e534:	2000054c 	.word	0x2000054c

0800e538 <stdio_exit_handler>:
 800e538:	4a02      	ldr	r2, [pc, #8]	@ (800e544 <stdio_exit_handler+0xc>)
 800e53a:	4903      	ldr	r1, [pc, #12]	@ (800e548 <stdio_exit_handler+0x10>)
 800e53c:	4803      	ldr	r0, [pc, #12]	@ (800e54c <stdio_exit_handler+0x14>)
 800e53e:	f000 b869 	b.w	800e614 <_fwalk_sglue>
 800e542:	bf00      	nop
 800e544:	2000000c 	.word	0x2000000c
 800e548:	080111a5 	.word	0x080111a5
 800e54c:	2000001c 	.word	0x2000001c

0800e550 <cleanup_stdio>:
 800e550:	6841      	ldr	r1, [r0, #4]
 800e552:	4b0c      	ldr	r3, [pc, #48]	@ (800e584 <cleanup_stdio+0x34>)
 800e554:	4299      	cmp	r1, r3
 800e556:	b510      	push	{r4, lr}
 800e558:	4604      	mov	r4, r0
 800e55a:	d001      	beq.n	800e560 <cleanup_stdio+0x10>
 800e55c:	f002 fe22 	bl	80111a4 <_fflush_r>
 800e560:	68a1      	ldr	r1, [r4, #8]
 800e562:	4b09      	ldr	r3, [pc, #36]	@ (800e588 <cleanup_stdio+0x38>)
 800e564:	4299      	cmp	r1, r3
 800e566:	d002      	beq.n	800e56e <cleanup_stdio+0x1e>
 800e568:	4620      	mov	r0, r4
 800e56a:	f002 fe1b 	bl	80111a4 <_fflush_r>
 800e56e:	68e1      	ldr	r1, [r4, #12]
 800e570:	4b06      	ldr	r3, [pc, #24]	@ (800e58c <cleanup_stdio+0x3c>)
 800e572:	4299      	cmp	r1, r3
 800e574:	d004      	beq.n	800e580 <cleanup_stdio+0x30>
 800e576:	4620      	mov	r0, r4
 800e578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e57c:	f002 be12 	b.w	80111a4 <_fflush_r>
 800e580:	bd10      	pop	{r4, pc}
 800e582:	bf00      	nop
 800e584:	2000054c 	.word	0x2000054c
 800e588:	200005b4 	.word	0x200005b4
 800e58c:	2000061c 	.word	0x2000061c

0800e590 <global_stdio_init.part.0>:
 800e590:	b510      	push	{r4, lr}
 800e592:	4b0b      	ldr	r3, [pc, #44]	@ (800e5c0 <global_stdio_init.part.0+0x30>)
 800e594:	2104      	movs	r1, #4
 800e596:	4c0b      	ldr	r4, [pc, #44]	@ (800e5c4 <global_stdio_init.part.0+0x34>)
 800e598:	4a0b      	ldr	r2, [pc, #44]	@ (800e5c8 <global_stdio_init.part.0+0x38>)
 800e59a:	4620      	mov	r0, r4
 800e59c:	601a      	str	r2, [r3, #0]
 800e59e:	2200      	movs	r2, #0
 800e5a0:	f7ff ff94 	bl	800e4cc <std>
 800e5a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e5a8:	2201      	movs	r2, #1
 800e5aa:	2109      	movs	r1, #9
 800e5ac:	f7ff ff8e 	bl	800e4cc <std>
 800e5b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e5b4:	2202      	movs	r2, #2
 800e5b6:	2112      	movs	r1, #18
 800e5b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5bc:	f7ff bf86 	b.w	800e4cc <std>
 800e5c0:	20000684 	.word	0x20000684
 800e5c4:	2000054c 	.word	0x2000054c
 800e5c8:	0800e539 	.word	0x0800e539

0800e5cc <__sfp_lock_acquire>:
 800e5cc:	4801      	ldr	r0, [pc, #4]	@ (800e5d4 <__sfp_lock_acquire+0x8>)
 800e5ce:	f000 b958 	b.w	800e882 <__retarget_lock_acquire_recursive>
 800e5d2:	bf00      	nop
 800e5d4:	2000068d 	.word	0x2000068d

0800e5d8 <__sfp_lock_release>:
 800e5d8:	4801      	ldr	r0, [pc, #4]	@ (800e5e0 <__sfp_lock_release+0x8>)
 800e5da:	f000 b953 	b.w	800e884 <__retarget_lock_release_recursive>
 800e5de:	bf00      	nop
 800e5e0:	2000068d 	.word	0x2000068d

0800e5e4 <__sinit>:
 800e5e4:	b510      	push	{r4, lr}
 800e5e6:	4604      	mov	r4, r0
 800e5e8:	f7ff fff0 	bl	800e5cc <__sfp_lock_acquire>
 800e5ec:	6a23      	ldr	r3, [r4, #32]
 800e5ee:	b11b      	cbz	r3, 800e5f8 <__sinit+0x14>
 800e5f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5f4:	f7ff bff0 	b.w	800e5d8 <__sfp_lock_release>
 800e5f8:	4b04      	ldr	r3, [pc, #16]	@ (800e60c <__sinit+0x28>)
 800e5fa:	6223      	str	r3, [r4, #32]
 800e5fc:	4b04      	ldr	r3, [pc, #16]	@ (800e610 <__sinit+0x2c>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d1f5      	bne.n	800e5f0 <__sinit+0xc>
 800e604:	f7ff ffc4 	bl	800e590 <global_stdio_init.part.0>
 800e608:	e7f2      	b.n	800e5f0 <__sinit+0xc>
 800e60a:	bf00      	nop
 800e60c:	0800e551 	.word	0x0800e551
 800e610:	20000684 	.word	0x20000684

0800e614 <_fwalk_sglue>:
 800e614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e618:	4607      	mov	r7, r0
 800e61a:	4688      	mov	r8, r1
 800e61c:	4614      	mov	r4, r2
 800e61e:	2600      	movs	r6, #0
 800e620:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e624:	f1b9 0901 	subs.w	r9, r9, #1
 800e628:	d505      	bpl.n	800e636 <_fwalk_sglue+0x22>
 800e62a:	6824      	ldr	r4, [r4, #0]
 800e62c:	2c00      	cmp	r4, #0
 800e62e:	d1f7      	bne.n	800e620 <_fwalk_sglue+0xc>
 800e630:	4630      	mov	r0, r6
 800e632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e636:	89ab      	ldrh	r3, [r5, #12]
 800e638:	2b01      	cmp	r3, #1
 800e63a:	d907      	bls.n	800e64c <_fwalk_sglue+0x38>
 800e63c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e640:	3301      	adds	r3, #1
 800e642:	d003      	beq.n	800e64c <_fwalk_sglue+0x38>
 800e644:	4629      	mov	r1, r5
 800e646:	4638      	mov	r0, r7
 800e648:	47c0      	blx	r8
 800e64a:	4306      	orrs	r6, r0
 800e64c:	3568      	adds	r5, #104	@ 0x68
 800e64e:	e7e9      	b.n	800e624 <_fwalk_sglue+0x10>

0800e650 <sniprintf>:
 800e650:	b40c      	push	{r2, r3}
 800e652:	4b19      	ldr	r3, [pc, #100]	@ (800e6b8 <sniprintf+0x68>)
 800e654:	b530      	push	{r4, r5, lr}
 800e656:	1e0c      	subs	r4, r1, #0
 800e658:	b09d      	sub	sp, #116	@ 0x74
 800e65a:	681d      	ldr	r5, [r3, #0]
 800e65c:	da08      	bge.n	800e670 <sniprintf+0x20>
 800e65e:	238b      	movs	r3, #139	@ 0x8b
 800e660:	f04f 30ff 	mov.w	r0, #4294967295
 800e664:	602b      	str	r3, [r5, #0]
 800e666:	b01d      	add	sp, #116	@ 0x74
 800e668:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e66c:	b002      	add	sp, #8
 800e66e:	4770      	bx	lr
 800e670:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e674:	9002      	str	r0, [sp, #8]
 800e676:	9006      	str	r0, [sp, #24]
 800e678:	a902      	add	r1, sp, #8
 800e67a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e67e:	f04f 0300 	mov.w	r3, #0
 800e682:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e684:	4628      	mov	r0, r5
 800e686:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e688:	bf14      	ite	ne
 800e68a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e68e:	4623      	moveq	r3, r4
 800e690:	9304      	str	r3, [sp, #16]
 800e692:	9307      	str	r3, [sp, #28]
 800e694:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e698:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e69c:	ab21      	add	r3, sp, #132	@ 0x84
 800e69e:	9301      	str	r3, [sp, #4]
 800e6a0:	f002 fc00 	bl	8010ea4 <_svfiprintf_r>
 800e6a4:	1c43      	adds	r3, r0, #1
 800e6a6:	bfbc      	itt	lt
 800e6a8:	238b      	movlt	r3, #139	@ 0x8b
 800e6aa:	602b      	strlt	r3, [r5, #0]
 800e6ac:	2c00      	cmp	r4, #0
 800e6ae:	d0da      	beq.n	800e666 <sniprintf+0x16>
 800e6b0:	9b02      	ldr	r3, [sp, #8]
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	701a      	strb	r2, [r3, #0]
 800e6b6:	e7d6      	b.n	800e666 <sniprintf+0x16>
 800e6b8:	20000018 	.word	0x20000018

0800e6bc <siprintf>:
 800e6bc:	b40e      	push	{r1, r2, r3}
 800e6be:	b510      	push	{r4, lr}
 800e6c0:	b09d      	sub	sp, #116	@ 0x74
 800e6c2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e6c6:	2400      	movs	r4, #0
 800e6c8:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e6ca:	9002      	str	r0, [sp, #8]
 800e6cc:	9006      	str	r0, [sp, #24]
 800e6ce:	9107      	str	r1, [sp, #28]
 800e6d0:	9104      	str	r1, [sp, #16]
 800e6d2:	4809      	ldr	r0, [pc, #36]	@ (800e6f8 <siprintf+0x3c>)
 800e6d4:	4909      	ldr	r1, [pc, #36]	@ (800e6fc <siprintf+0x40>)
 800e6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6da:	9105      	str	r1, [sp, #20]
 800e6dc:	a902      	add	r1, sp, #8
 800e6de:	6800      	ldr	r0, [r0, #0]
 800e6e0:	9301      	str	r3, [sp, #4]
 800e6e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e6e4:	f002 fbde 	bl	8010ea4 <_svfiprintf_r>
 800e6e8:	9b02      	ldr	r3, [sp, #8]
 800e6ea:	701c      	strb	r4, [r3, #0]
 800e6ec:	b01d      	add	sp, #116	@ 0x74
 800e6ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6f2:	b003      	add	sp, #12
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	20000018 	.word	0x20000018
 800e6fc:	ffff0208 	.word	0xffff0208

0800e700 <__sread>:
 800e700:	b510      	push	{r4, lr}
 800e702:	460c      	mov	r4, r1
 800e704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e708:	f000 f86c 	bl	800e7e4 <_read_r>
 800e70c:	2800      	cmp	r0, #0
 800e70e:	bfab      	itete	ge
 800e710:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e712:	89a3      	ldrhlt	r3, [r4, #12]
 800e714:	181b      	addge	r3, r3, r0
 800e716:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e71a:	bfac      	ite	ge
 800e71c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e71e:	81a3      	strhlt	r3, [r4, #12]
 800e720:	bd10      	pop	{r4, pc}

0800e722 <__swrite>:
 800e722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e726:	461f      	mov	r7, r3
 800e728:	898b      	ldrh	r3, [r1, #12]
 800e72a:	4605      	mov	r5, r0
 800e72c:	460c      	mov	r4, r1
 800e72e:	05db      	lsls	r3, r3, #23
 800e730:	4616      	mov	r6, r2
 800e732:	d505      	bpl.n	800e740 <__swrite+0x1e>
 800e734:	2302      	movs	r3, #2
 800e736:	2200      	movs	r2, #0
 800e738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e73c:	f000 f840 	bl	800e7c0 <_lseek_r>
 800e740:	89a3      	ldrh	r3, [r4, #12]
 800e742:	4632      	mov	r2, r6
 800e744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e748:	4628      	mov	r0, r5
 800e74a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e74e:	81a3      	strh	r3, [r4, #12]
 800e750:	463b      	mov	r3, r7
 800e752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e756:	f000 b857 	b.w	800e808 <_write_r>

0800e75a <__sseek>:
 800e75a:	b510      	push	{r4, lr}
 800e75c:	460c      	mov	r4, r1
 800e75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e762:	f000 f82d 	bl	800e7c0 <_lseek_r>
 800e766:	1c43      	adds	r3, r0, #1
 800e768:	89a3      	ldrh	r3, [r4, #12]
 800e76a:	bf15      	itete	ne
 800e76c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e76e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e772:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e776:	81a3      	strheq	r3, [r4, #12]
 800e778:	bf18      	it	ne
 800e77a:	81a3      	strhne	r3, [r4, #12]
 800e77c:	bd10      	pop	{r4, pc}

0800e77e <__sclose>:
 800e77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e782:	f000 b80d 	b.w	800e7a0 <_close_r>

0800e786 <memset>:
 800e786:	4402      	add	r2, r0
 800e788:	4603      	mov	r3, r0
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d100      	bne.n	800e790 <memset+0xa>
 800e78e:	4770      	bx	lr
 800e790:	f803 1b01 	strb.w	r1, [r3], #1
 800e794:	e7f9      	b.n	800e78a <memset+0x4>
	...

0800e798 <_localeconv_r>:
 800e798:	4800      	ldr	r0, [pc, #0]	@ (800e79c <_localeconv_r+0x4>)
 800e79a:	4770      	bx	lr
 800e79c:	20000158 	.word	0x20000158

0800e7a0 <_close_r>:
 800e7a0:	b538      	push	{r3, r4, r5, lr}
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	4d05      	ldr	r5, [pc, #20]	@ (800e7bc <_close_r+0x1c>)
 800e7a6:	4604      	mov	r4, r0
 800e7a8:	4608      	mov	r0, r1
 800e7aa:	602b      	str	r3, [r5, #0]
 800e7ac:	f7f3 fc34 	bl	8002018 <_close>
 800e7b0:	1c43      	adds	r3, r0, #1
 800e7b2:	d102      	bne.n	800e7ba <_close_r+0x1a>
 800e7b4:	682b      	ldr	r3, [r5, #0]
 800e7b6:	b103      	cbz	r3, 800e7ba <_close_r+0x1a>
 800e7b8:	6023      	str	r3, [r4, #0]
 800e7ba:	bd38      	pop	{r3, r4, r5, pc}
 800e7bc:	20000688 	.word	0x20000688

0800e7c0 <_lseek_r>:
 800e7c0:	b538      	push	{r3, r4, r5, lr}
 800e7c2:	4604      	mov	r4, r0
 800e7c4:	4d06      	ldr	r5, [pc, #24]	@ (800e7e0 <_lseek_r+0x20>)
 800e7c6:	4608      	mov	r0, r1
 800e7c8:	4611      	mov	r1, r2
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	602a      	str	r2, [r5, #0]
 800e7ce:	461a      	mov	r2, r3
 800e7d0:	f7f3 fc49 	bl	8002066 <_lseek>
 800e7d4:	1c43      	adds	r3, r0, #1
 800e7d6:	d102      	bne.n	800e7de <_lseek_r+0x1e>
 800e7d8:	682b      	ldr	r3, [r5, #0]
 800e7da:	b103      	cbz	r3, 800e7de <_lseek_r+0x1e>
 800e7dc:	6023      	str	r3, [r4, #0]
 800e7de:	bd38      	pop	{r3, r4, r5, pc}
 800e7e0:	20000688 	.word	0x20000688

0800e7e4 <_read_r>:
 800e7e4:	b538      	push	{r3, r4, r5, lr}
 800e7e6:	4604      	mov	r4, r0
 800e7e8:	4d06      	ldr	r5, [pc, #24]	@ (800e804 <_read_r+0x20>)
 800e7ea:	4608      	mov	r0, r1
 800e7ec:	4611      	mov	r1, r2
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	602a      	str	r2, [r5, #0]
 800e7f2:	461a      	mov	r2, r3
 800e7f4:	f7f3 fbd7 	bl	8001fa6 <_read>
 800e7f8:	1c43      	adds	r3, r0, #1
 800e7fa:	d102      	bne.n	800e802 <_read_r+0x1e>
 800e7fc:	682b      	ldr	r3, [r5, #0]
 800e7fe:	b103      	cbz	r3, 800e802 <_read_r+0x1e>
 800e800:	6023      	str	r3, [r4, #0]
 800e802:	bd38      	pop	{r3, r4, r5, pc}
 800e804:	20000688 	.word	0x20000688

0800e808 <_write_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	4604      	mov	r4, r0
 800e80c:	4d06      	ldr	r5, [pc, #24]	@ (800e828 <_write_r+0x20>)
 800e80e:	4608      	mov	r0, r1
 800e810:	4611      	mov	r1, r2
 800e812:	2200      	movs	r2, #0
 800e814:	602a      	str	r2, [r5, #0]
 800e816:	461a      	mov	r2, r3
 800e818:	f7f3 fbe2 	bl	8001fe0 <_write>
 800e81c:	1c43      	adds	r3, r0, #1
 800e81e:	d102      	bne.n	800e826 <_write_r+0x1e>
 800e820:	682b      	ldr	r3, [r5, #0]
 800e822:	b103      	cbz	r3, 800e826 <_write_r+0x1e>
 800e824:	6023      	str	r3, [r4, #0]
 800e826:	bd38      	pop	{r3, r4, r5, pc}
 800e828:	20000688 	.word	0x20000688

0800e82c <__errno>:
 800e82c:	4b01      	ldr	r3, [pc, #4]	@ (800e834 <__errno+0x8>)
 800e82e:	6818      	ldr	r0, [r3, #0]
 800e830:	4770      	bx	lr
 800e832:	bf00      	nop
 800e834:	20000018 	.word	0x20000018

0800e838 <__libc_init_array>:
 800e838:	b570      	push	{r4, r5, r6, lr}
 800e83a:	4d0d      	ldr	r5, [pc, #52]	@ (800e870 <__libc_init_array+0x38>)
 800e83c:	2600      	movs	r6, #0
 800e83e:	4c0d      	ldr	r4, [pc, #52]	@ (800e874 <__libc_init_array+0x3c>)
 800e840:	1b64      	subs	r4, r4, r5
 800e842:	10a4      	asrs	r4, r4, #2
 800e844:	42a6      	cmp	r6, r4
 800e846:	d109      	bne.n	800e85c <__libc_init_array+0x24>
 800e848:	4d0b      	ldr	r5, [pc, #44]	@ (800e878 <__libc_init_array+0x40>)
 800e84a:	2600      	movs	r6, #0
 800e84c:	4c0b      	ldr	r4, [pc, #44]	@ (800e87c <__libc_init_array+0x44>)
 800e84e:	f003 fb95 	bl	8011f7c <_init>
 800e852:	1b64      	subs	r4, r4, r5
 800e854:	10a4      	asrs	r4, r4, #2
 800e856:	42a6      	cmp	r6, r4
 800e858:	d105      	bne.n	800e866 <__libc_init_array+0x2e>
 800e85a:	bd70      	pop	{r4, r5, r6, pc}
 800e85c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e860:	3601      	adds	r6, #1
 800e862:	4798      	blx	r3
 800e864:	e7ee      	b.n	800e844 <__libc_init_array+0xc>
 800e866:	f855 3b04 	ldr.w	r3, [r5], #4
 800e86a:	3601      	adds	r6, #1
 800e86c:	4798      	blx	r3
 800e86e:	e7f2      	b.n	800e856 <__libc_init_array+0x1e>
 800e870:	080124c4 	.word	0x080124c4
 800e874:	080124c4 	.word	0x080124c4
 800e878:	080124c4 	.word	0x080124c4
 800e87c:	080124c8 	.word	0x080124c8

0800e880 <__retarget_lock_init_recursive>:
 800e880:	4770      	bx	lr

0800e882 <__retarget_lock_acquire_recursive>:
 800e882:	4770      	bx	lr

0800e884 <__retarget_lock_release_recursive>:
 800e884:	4770      	bx	lr

0800e886 <memchr>:
 800e886:	b2c9      	uxtb	r1, r1
 800e888:	4603      	mov	r3, r0
 800e88a:	4402      	add	r2, r0
 800e88c:	b510      	push	{r4, lr}
 800e88e:	4293      	cmp	r3, r2
 800e890:	4618      	mov	r0, r3
 800e892:	d101      	bne.n	800e898 <memchr+0x12>
 800e894:	2000      	movs	r0, #0
 800e896:	e003      	b.n	800e8a0 <memchr+0x1a>
 800e898:	7804      	ldrb	r4, [r0, #0]
 800e89a:	3301      	adds	r3, #1
 800e89c:	428c      	cmp	r4, r1
 800e89e:	d1f6      	bne.n	800e88e <memchr+0x8>
 800e8a0:	bd10      	pop	{r4, pc}
	...

0800e8a4 <nanf>:
 800e8a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e8ac <nanf+0x8>
 800e8a8:	4770      	bx	lr
 800e8aa:	bf00      	nop
 800e8ac:	7fc00000 	.word	0x7fc00000

0800e8b0 <quorem>:
 800e8b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b4:	6903      	ldr	r3, [r0, #16]
 800e8b6:	4607      	mov	r7, r0
 800e8b8:	690c      	ldr	r4, [r1, #16]
 800e8ba:	42a3      	cmp	r3, r4
 800e8bc:	f2c0 8083 	blt.w	800e9c6 <quorem+0x116>
 800e8c0:	3c01      	subs	r4, #1
 800e8c2:	f100 0514 	add.w	r5, r0, #20
 800e8c6:	f101 0814 	add.w	r8, r1, #20
 800e8ca:	00a3      	lsls	r3, r4, #2
 800e8cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e8d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e8d4:	9300      	str	r3, [sp, #0]
 800e8d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e8da:	9301      	str	r3, [sp, #4]
 800e8dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	429a      	cmp	r2, r3
 800e8e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800e8e8:	d331      	bcc.n	800e94e <quorem+0x9e>
 800e8ea:	f04f 0a00 	mov.w	sl, #0
 800e8ee:	46c4      	mov	ip, r8
 800e8f0:	46ae      	mov	lr, r5
 800e8f2:	46d3      	mov	fp, sl
 800e8f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e8f8:	b298      	uxth	r0, r3
 800e8fa:	45e1      	cmp	r9, ip
 800e8fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e900:	fb06 a000 	mla	r0, r6, r0, sl
 800e904:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800e908:	b280      	uxth	r0, r0
 800e90a:	fb06 2303 	mla	r3, r6, r3, r2
 800e90e:	f8de 2000 	ldr.w	r2, [lr]
 800e912:	b292      	uxth	r2, r2
 800e914:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e918:	eba2 0200 	sub.w	r2, r2, r0
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	f8de 0000 	ldr.w	r0, [lr]
 800e922:	445a      	add	r2, fp
 800e924:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e928:	b292      	uxth	r2, r2
 800e92a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e92e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e932:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e936:	f84e 2b04 	str.w	r2, [lr], #4
 800e93a:	d2db      	bcs.n	800e8f4 <quorem+0x44>
 800e93c:	9b00      	ldr	r3, [sp, #0]
 800e93e:	58eb      	ldr	r3, [r5, r3]
 800e940:	b92b      	cbnz	r3, 800e94e <quorem+0x9e>
 800e942:	9b01      	ldr	r3, [sp, #4]
 800e944:	3b04      	subs	r3, #4
 800e946:	429d      	cmp	r5, r3
 800e948:	461a      	mov	r2, r3
 800e94a:	d330      	bcc.n	800e9ae <quorem+0xfe>
 800e94c:	613c      	str	r4, [r7, #16]
 800e94e:	4638      	mov	r0, r7
 800e950:	f001 f9d0 	bl	800fcf4 <__mcmp>
 800e954:	2800      	cmp	r0, #0
 800e956:	db26      	blt.n	800e9a6 <quorem+0xf6>
 800e958:	4629      	mov	r1, r5
 800e95a:	2000      	movs	r0, #0
 800e95c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e960:	f8d1 c000 	ldr.w	ip, [r1]
 800e964:	fa1f fe82 	uxth.w	lr, r2
 800e968:	45c1      	cmp	r9, r8
 800e96a:	fa1f f38c 	uxth.w	r3, ip
 800e96e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800e972:	eba3 030e 	sub.w	r3, r3, lr
 800e976:	4403      	add	r3, r0
 800e978:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e986:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e98a:	f841 3b04 	str.w	r3, [r1], #4
 800e98e:	d2e5      	bcs.n	800e95c <quorem+0xac>
 800e990:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e994:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e998:	b922      	cbnz	r2, 800e9a4 <quorem+0xf4>
 800e99a:	3b04      	subs	r3, #4
 800e99c:	429d      	cmp	r5, r3
 800e99e:	461a      	mov	r2, r3
 800e9a0:	d30b      	bcc.n	800e9ba <quorem+0x10a>
 800e9a2:	613c      	str	r4, [r7, #16]
 800e9a4:	3601      	adds	r6, #1
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	b003      	add	sp, #12
 800e9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ae:	6812      	ldr	r2, [r2, #0]
 800e9b0:	3b04      	subs	r3, #4
 800e9b2:	2a00      	cmp	r2, #0
 800e9b4:	d1ca      	bne.n	800e94c <quorem+0x9c>
 800e9b6:	3c01      	subs	r4, #1
 800e9b8:	e7c5      	b.n	800e946 <quorem+0x96>
 800e9ba:	6812      	ldr	r2, [r2, #0]
 800e9bc:	3b04      	subs	r3, #4
 800e9be:	2a00      	cmp	r2, #0
 800e9c0:	d1ef      	bne.n	800e9a2 <quorem+0xf2>
 800e9c2:	3c01      	subs	r4, #1
 800e9c4:	e7ea      	b.n	800e99c <quorem+0xec>
 800e9c6:	2000      	movs	r0, #0
 800e9c8:	e7ee      	b.n	800e9a8 <quorem+0xf8>
 800e9ca:	0000      	movs	r0, r0
 800e9cc:	0000      	movs	r0, r0
	...

0800e9d0 <_dtoa_r>:
 800e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d4:	69c7      	ldr	r7, [r0, #28]
 800e9d6:	b097      	sub	sp, #92	@ 0x5c
 800e9d8:	4681      	mov	r9, r0
 800e9da:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e9dc:	9107      	str	r1, [sp, #28]
 800e9de:	920c      	str	r2, [sp, #48]	@ 0x30
 800e9e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e9e2:	ec55 4b10 	vmov	r4, r5, d0
 800e9e6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e9ea:	b97f      	cbnz	r7, 800ea0c <_dtoa_r+0x3c>
 800e9ec:	2010      	movs	r0, #16
 800e9ee:	f000 fe0b 	bl	800f608 <malloc>
 800e9f2:	4602      	mov	r2, r0
 800e9f4:	f8c9 001c 	str.w	r0, [r9, #28]
 800e9f8:	b920      	cbnz	r0, 800ea04 <_dtoa_r+0x34>
 800e9fa:	4ba9      	ldr	r3, [pc, #676]	@ (800eca0 <_dtoa_r+0x2d0>)
 800e9fc:	21ef      	movs	r1, #239	@ 0xef
 800e9fe:	48a9      	ldr	r0, [pc, #676]	@ (800eca4 <_dtoa_r+0x2d4>)
 800ea00:	f002 fc4a 	bl	8011298 <__assert_func>
 800ea04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea08:	6007      	str	r7, [r0, #0]
 800ea0a:	60c7      	str	r7, [r0, #12]
 800ea0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea10:	6819      	ldr	r1, [r3, #0]
 800ea12:	b159      	cbz	r1, 800ea2c <_dtoa_r+0x5c>
 800ea14:	685a      	ldr	r2, [r3, #4]
 800ea16:	2301      	movs	r3, #1
 800ea18:	4648      	mov	r0, r9
 800ea1a:	4093      	lsls	r3, r2
 800ea1c:	604a      	str	r2, [r1, #4]
 800ea1e:	608b      	str	r3, [r1, #8]
 800ea20:	f000 fee8 	bl	800f7f4 <_Bfree>
 800ea24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea28:	2200      	movs	r2, #0
 800ea2a:	601a      	str	r2, [r3, #0]
 800ea2c:	1e2b      	subs	r3, r5, #0
 800ea2e:	bfb7      	itett	lt
 800ea30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ea34:	2300      	movge	r3, #0
 800ea36:	2201      	movlt	r2, #1
 800ea38:	9305      	strlt	r3, [sp, #20]
 800ea3a:	bfa8      	it	ge
 800ea3c:	6033      	strge	r3, [r6, #0]
 800ea3e:	9f05      	ldr	r7, [sp, #20]
 800ea40:	4b99      	ldr	r3, [pc, #612]	@ (800eca8 <_dtoa_r+0x2d8>)
 800ea42:	bfb8      	it	lt
 800ea44:	6032      	strlt	r2, [r6, #0]
 800ea46:	43bb      	bics	r3, r7
 800ea48:	d112      	bne.n	800ea70 <_dtoa_r+0xa0>
 800ea4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ea4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ea50:	6013      	str	r3, [r2, #0]
 800ea52:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea56:	4323      	orrs	r3, r4
 800ea58:	f000 855a 	beq.w	800f510 <_dtoa_r+0xb40>
 800ea5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea5e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ecbc <_dtoa_r+0x2ec>
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	f000 855c 	beq.w	800f520 <_dtoa_r+0xb50>
 800ea68:	f10a 0303 	add.w	r3, sl, #3
 800ea6c:	f000 bd56 	b.w	800f51c <_dtoa_r+0xb4c>
 800ea70:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ea74:	2200      	movs	r2, #0
 800ea76:	2300      	movs	r3, #0
 800ea78:	ec51 0b17 	vmov	r0, r1, d7
 800ea7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ea80:	f7f2 f832 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea84:	4680      	mov	r8, r0
 800ea86:	b158      	cbz	r0, 800eaa0 <_dtoa_r+0xd0>
 800ea88:	2301      	movs	r3, #1
 800ea8a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ea8c:	6013      	str	r3, [r2, #0]
 800ea8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea90:	b113      	cbz	r3, 800ea98 <_dtoa_r+0xc8>
 800ea92:	4b86      	ldr	r3, [pc, #536]	@ (800ecac <_dtoa_r+0x2dc>)
 800ea94:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ea96:	6013      	str	r3, [r2, #0]
 800ea98:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ecc0 <_dtoa_r+0x2f0>
 800ea9c:	f000 bd40 	b.w	800f520 <_dtoa_r+0xb50>
 800eaa0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eaa4:	aa14      	add	r2, sp, #80	@ 0x50
 800eaa6:	a915      	add	r1, sp, #84	@ 0x54
 800eaa8:	4648      	mov	r0, r9
 800eaaa:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800eaae:	f001 fa49 	bl	800ff44 <__d2b>
 800eab2:	9002      	str	r0, [sp, #8]
 800eab4:	2e00      	cmp	r6, #0
 800eab6:	d076      	beq.n	800eba6 <_dtoa_r+0x1d6>
 800eab8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eaba:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eabe:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800eac2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eac6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eaca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eace:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ead2:	4619      	mov	r1, r3
 800ead4:	2200      	movs	r2, #0
 800ead6:	4b76      	ldr	r3, [pc, #472]	@ (800ecb0 <_dtoa_r+0x2e0>)
 800ead8:	f7f1 fbe6 	bl	80002a8 <__aeabi_dsub>
 800eadc:	a36a      	add	r3, pc, #424	@ (adr r3, 800ec88 <_dtoa_r+0x2b8>)
 800eade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae2:	f7f1 fd99 	bl	8000618 <__aeabi_dmul>
 800eae6:	a36a      	add	r3, pc, #424	@ (adr r3, 800ec90 <_dtoa_r+0x2c0>)
 800eae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaec:	f7f1 fbde 	bl	80002ac <__adddf3>
 800eaf0:	4604      	mov	r4, r0
 800eaf2:	460d      	mov	r5, r1
 800eaf4:	4630      	mov	r0, r6
 800eaf6:	f7f1 fd25 	bl	8000544 <__aeabi_i2d>
 800eafa:	a367      	add	r3, pc, #412	@ (adr r3, 800ec98 <_dtoa_r+0x2c8>)
 800eafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb00:	f7f1 fd8a 	bl	8000618 <__aeabi_dmul>
 800eb04:	4602      	mov	r2, r0
 800eb06:	460b      	mov	r3, r1
 800eb08:	4620      	mov	r0, r4
 800eb0a:	4629      	mov	r1, r5
 800eb0c:	f7f1 fbce 	bl	80002ac <__adddf3>
 800eb10:	4604      	mov	r4, r0
 800eb12:	460d      	mov	r5, r1
 800eb14:	f7f2 f830 	bl	8000b78 <__aeabi_d2iz>
 800eb18:	2200      	movs	r2, #0
 800eb1a:	4607      	mov	r7, r0
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	4620      	mov	r0, r4
 800eb20:	4629      	mov	r1, r5
 800eb22:	f7f1 ffeb 	bl	8000afc <__aeabi_dcmplt>
 800eb26:	b140      	cbz	r0, 800eb3a <_dtoa_r+0x16a>
 800eb28:	4638      	mov	r0, r7
 800eb2a:	f7f1 fd0b 	bl	8000544 <__aeabi_i2d>
 800eb2e:	4622      	mov	r2, r4
 800eb30:	462b      	mov	r3, r5
 800eb32:	f7f1 ffd9 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb36:	b900      	cbnz	r0, 800eb3a <_dtoa_r+0x16a>
 800eb38:	3f01      	subs	r7, #1
 800eb3a:	2f16      	cmp	r7, #22
 800eb3c:	d852      	bhi.n	800ebe4 <_dtoa_r+0x214>
 800eb3e:	4b5d      	ldr	r3, [pc, #372]	@ (800ecb4 <_dtoa_r+0x2e4>)
 800eb40:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb44:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb4c:	f7f1 ffd6 	bl	8000afc <__aeabi_dcmplt>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d049      	beq.n	800ebe8 <_dtoa_r+0x218>
 800eb54:	3f01      	subs	r7, #1
 800eb56:	2300      	movs	r3, #0
 800eb58:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eb5c:	1b9b      	subs	r3, r3, r6
 800eb5e:	1e5a      	subs	r2, r3, #1
 800eb60:	bf4c      	ite	mi
 800eb62:	f1c3 0301 	rsbmi	r3, r3, #1
 800eb66:	2300      	movpl	r3, #0
 800eb68:	9206      	str	r2, [sp, #24]
 800eb6a:	bf45      	ittet	mi
 800eb6c:	9300      	strmi	r3, [sp, #0]
 800eb6e:	2300      	movmi	r3, #0
 800eb70:	9300      	strpl	r3, [sp, #0]
 800eb72:	9306      	strmi	r3, [sp, #24]
 800eb74:	2f00      	cmp	r7, #0
 800eb76:	db39      	blt.n	800ebec <_dtoa_r+0x21c>
 800eb78:	9b06      	ldr	r3, [sp, #24]
 800eb7a:	970d      	str	r7, [sp, #52]	@ 0x34
 800eb7c:	443b      	add	r3, r7
 800eb7e:	9306      	str	r3, [sp, #24]
 800eb80:	2300      	movs	r3, #0
 800eb82:	9308      	str	r3, [sp, #32]
 800eb84:	9b07      	ldr	r3, [sp, #28]
 800eb86:	2b09      	cmp	r3, #9
 800eb88:	d863      	bhi.n	800ec52 <_dtoa_r+0x282>
 800eb8a:	2b05      	cmp	r3, #5
 800eb8c:	bfc5      	ittet	gt
 800eb8e:	3b04      	subgt	r3, #4
 800eb90:	2400      	movgt	r4, #0
 800eb92:	2401      	movle	r4, #1
 800eb94:	9307      	strgt	r3, [sp, #28]
 800eb96:	9b07      	ldr	r3, [sp, #28]
 800eb98:	3b02      	subs	r3, #2
 800eb9a:	2b03      	cmp	r3, #3
 800eb9c:	d865      	bhi.n	800ec6a <_dtoa_r+0x29a>
 800eb9e:	e8df f003 	tbb	[pc, r3]
 800eba2:	5654      	.short	0x5654
 800eba4:	2d39      	.short	0x2d39
 800eba6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ebaa:	441e      	add	r6, r3
 800ebac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ebb0:	2b20      	cmp	r3, #32
 800ebb2:	bfc9      	itett	gt
 800ebb4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ebb8:	f1c3 0320 	rsble	r3, r3, #32
 800ebbc:	409f      	lslgt	r7, r3
 800ebbe:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ebc2:	bfd8      	it	le
 800ebc4:	fa04 f003 	lslle.w	r0, r4, r3
 800ebc8:	f106 36ff 	add.w	r6, r6, #4294967295
 800ebcc:	bfc4      	itt	gt
 800ebce:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ebd2:	ea47 0003 	orrgt.w	r0, r7, r3
 800ebd6:	f7f1 fca5 	bl	8000524 <__aeabi_ui2d>
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ebe0:	9212      	str	r2, [sp, #72]	@ 0x48
 800ebe2:	e776      	b.n	800ead2 <_dtoa_r+0x102>
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	e7b7      	b.n	800eb58 <_dtoa_r+0x188>
 800ebe8:	9010      	str	r0, [sp, #64]	@ 0x40
 800ebea:	e7b6      	b.n	800eb5a <_dtoa_r+0x18a>
 800ebec:	9b00      	ldr	r3, [sp, #0]
 800ebee:	1bdb      	subs	r3, r3, r7
 800ebf0:	9300      	str	r3, [sp, #0]
 800ebf2:	427b      	negs	r3, r7
 800ebf4:	9308      	str	r3, [sp, #32]
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	930d      	str	r3, [sp, #52]	@ 0x34
 800ebfa:	e7c3      	b.n	800eb84 <_dtoa_r+0x1b4>
 800ebfc:	2301      	movs	r3, #1
 800ebfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec02:	eb07 0b03 	add.w	fp, r7, r3
 800ec06:	f10b 0301 	add.w	r3, fp, #1
 800ec0a:	2b01      	cmp	r3, #1
 800ec0c:	9303      	str	r3, [sp, #12]
 800ec0e:	bfb8      	it	lt
 800ec10:	2301      	movlt	r3, #1
 800ec12:	e006      	b.n	800ec22 <_dtoa_r+0x252>
 800ec14:	2301      	movs	r3, #1
 800ec16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	dd28      	ble.n	800ec70 <_dtoa_r+0x2a0>
 800ec1e:	469b      	mov	fp, r3
 800ec20:	9303      	str	r3, [sp, #12]
 800ec22:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ec26:	2100      	movs	r1, #0
 800ec28:	2204      	movs	r2, #4
 800ec2a:	f102 0514 	add.w	r5, r2, #20
 800ec2e:	429d      	cmp	r5, r3
 800ec30:	d926      	bls.n	800ec80 <_dtoa_r+0x2b0>
 800ec32:	6041      	str	r1, [r0, #4]
 800ec34:	4648      	mov	r0, r9
 800ec36:	f000 fd9d 	bl	800f774 <_Balloc>
 800ec3a:	4682      	mov	sl, r0
 800ec3c:	2800      	cmp	r0, #0
 800ec3e:	d141      	bne.n	800ecc4 <_dtoa_r+0x2f4>
 800ec40:	4b1d      	ldr	r3, [pc, #116]	@ (800ecb8 <_dtoa_r+0x2e8>)
 800ec42:	4602      	mov	r2, r0
 800ec44:	f240 11af 	movw	r1, #431	@ 0x1af
 800ec48:	e6d9      	b.n	800e9fe <_dtoa_r+0x2e>
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	e7e3      	b.n	800ec16 <_dtoa_r+0x246>
 800ec4e:	2300      	movs	r3, #0
 800ec50:	e7d5      	b.n	800ebfe <_dtoa_r+0x22e>
 800ec52:	2401      	movs	r4, #1
 800ec54:	2300      	movs	r3, #0
 800ec56:	9409      	str	r4, [sp, #36]	@ 0x24
 800ec58:	9307      	str	r3, [sp, #28]
 800ec5a:	f04f 3bff 	mov.w	fp, #4294967295
 800ec5e:	2200      	movs	r2, #0
 800ec60:	2312      	movs	r3, #18
 800ec62:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec66:	920c      	str	r2, [sp, #48]	@ 0x30
 800ec68:	e7db      	b.n	800ec22 <_dtoa_r+0x252>
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec6e:	e7f4      	b.n	800ec5a <_dtoa_r+0x28a>
 800ec70:	f04f 0b01 	mov.w	fp, #1
 800ec74:	465b      	mov	r3, fp
 800ec76:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec7a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ec7e:	e7d0      	b.n	800ec22 <_dtoa_r+0x252>
 800ec80:	3101      	adds	r1, #1
 800ec82:	0052      	lsls	r2, r2, #1
 800ec84:	e7d1      	b.n	800ec2a <_dtoa_r+0x25a>
 800ec86:	bf00      	nop
 800ec88:	636f4361 	.word	0x636f4361
 800ec8c:	3fd287a7 	.word	0x3fd287a7
 800ec90:	8b60c8b3 	.word	0x8b60c8b3
 800ec94:	3fc68a28 	.word	0x3fc68a28
 800ec98:	509f79fb 	.word	0x509f79fb
 800ec9c:	3fd34413 	.word	0x3fd34413
 800eca0:	080120da 	.word	0x080120da
 800eca4:	080120f1 	.word	0x080120f1
 800eca8:	7ff00000 	.word	0x7ff00000
 800ecac:	080120a5 	.word	0x080120a5
 800ecb0:	3ff80000 	.word	0x3ff80000
 800ecb4:	080122a0 	.word	0x080122a0
 800ecb8:	08012149 	.word	0x08012149
 800ecbc:	080120d6 	.word	0x080120d6
 800ecc0:	080120a4 	.word	0x080120a4
 800ecc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ecc8:	6018      	str	r0, [r3, #0]
 800ecca:	9b03      	ldr	r3, [sp, #12]
 800eccc:	2b0e      	cmp	r3, #14
 800ecce:	f200 80a1 	bhi.w	800ee14 <_dtoa_r+0x444>
 800ecd2:	2c00      	cmp	r4, #0
 800ecd4:	f000 809e 	beq.w	800ee14 <_dtoa_r+0x444>
 800ecd8:	2f00      	cmp	r7, #0
 800ecda:	dd33      	ble.n	800ed44 <_dtoa_r+0x374>
 800ecdc:	f007 020f 	and.w	r2, r7, #15
 800ece0:	4b9b      	ldr	r3, [pc, #620]	@ (800ef50 <_dtoa_r+0x580>)
 800ece2:	05f8      	lsls	r0, r7, #23
 800ece4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ece8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ecec:	ed93 7b00 	vldr	d7, [r3]
 800ecf0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ecf4:	d516      	bpl.n	800ed24 <_dtoa_r+0x354>
 800ecf6:	4b97      	ldr	r3, [pc, #604]	@ (800ef54 <_dtoa_r+0x584>)
 800ecf8:	f004 040f 	and.w	r4, r4, #15
 800ecfc:	2603      	movs	r6, #3
 800ecfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed06:	f7f1 fdb1 	bl	800086c <__aeabi_ddiv>
 800ed0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed0e:	4d91      	ldr	r5, [pc, #580]	@ (800ef54 <_dtoa_r+0x584>)
 800ed10:	b954      	cbnz	r4, 800ed28 <_dtoa_r+0x358>
 800ed12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed1a:	f7f1 fda7 	bl	800086c <__aeabi_ddiv>
 800ed1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed22:	e028      	b.n	800ed76 <_dtoa_r+0x3a6>
 800ed24:	2602      	movs	r6, #2
 800ed26:	e7f2      	b.n	800ed0e <_dtoa_r+0x33e>
 800ed28:	07e1      	lsls	r1, r4, #31
 800ed2a:	d508      	bpl.n	800ed3e <_dtoa_r+0x36e>
 800ed2c:	3601      	adds	r6, #1
 800ed2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ed32:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed36:	f7f1 fc6f 	bl	8000618 <__aeabi_dmul>
 800ed3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed3e:	1064      	asrs	r4, r4, #1
 800ed40:	3508      	adds	r5, #8
 800ed42:	e7e5      	b.n	800ed10 <_dtoa_r+0x340>
 800ed44:	f000 80af 	beq.w	800eea6 <_dtoa_r+0x4d6>
 800ed48:	427c      	negs	r4, r7
 800ed4a:	4b81      	ldr	r3, [pc, #516]	@ (800ef50 <_dtoa_r+0x580>)
 800ed4c:	4d81      	ldr	r5, [pc, #516]	@ (800ef54 <_dtoa_r+0x584>)
 800ed4e:	2602      	movs	r6, #2
 800ed50:	f004 020f 	and.w	r2, r4, #15
 800ed54:	1124      	asrs	r4, r4, #4
 800ed56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed62:	f7f1 fc59 	bl	8000618 <__aeabi_dmul>
 800ed66:	2300      	movs	r3, #0
 800ed68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed6c:	2c00      	cmp	r4, #0
 800ed6e:	f040 808f 	bne.w	800ee90 <_dtoa_r+0x4c0>
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d1d3      	bne.n	800ed1e <_dtoa_r+0x34e>
 800ed76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f000 8094 	beq.w	800eeaa <_dtoa_r+0x4da>
 800ed82:	2200      	movs	r2, #0
 800ed84:	4b74      	ldr	r3, [pc, #464]	@ (800ef58 <_dtoa_r+0x588>)
 800ed86:	4620      	mov	r0, r4
 800ed88:	4629      	mov	r1, r5
 800ed8a:	f7f1 feb7 	bl	8000afc <__aeabi_dcmplt>
 800ed8e:	2800      	cmp	r0, #0
 800ed90:	f000 808b 	beq.w	800eeaa <_dtoa_r+0x4da>
 800ed94:	9b03      	ldr	r3, [sp, #12]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	f000 8087 	beq.w	800eeaa <_dtoa_r+0x4da>
 800ed9c:	f1bb 0f00 	cmp.w	fp, #0
 800eda0:	dd34      	ble.n	800ee0c <_dtoa_r+0x43c>
 800eda2:	4620      	mov	r0, r4
 800eda4:	f107 38ff 	add.w	r8, r7, #4294967295
 800eda8:	3601      	adds	r6, #1
 800edaa:	465c      	mov	r4, fp
 800edac:	2200      	movs	r2, #0
 800edae:	4b6b      	ldr	r3, [pc, #428]	@ (800ef5c <_dtoa_r+0x58c>)
 800edb0:	4629      	mov	r1, r5
 800edb2:	f7f1 fc31 	bl	8000618 <__aeabi_dmul>
 800edb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edba:	4630      	mov	r0, r6
 800edbc:	f7f1 fbc2 	bl	8000544 <__aeabi_i2d>
 800edc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edc4:	f7f1 fc28 	bl	8000618 <__aeabi_dmul>
 800edc8:	2200      	movs	r2, #0
 800edca:	4b65      	ldr	r3, [pc, #404]	@ (800ef60 <_dtoa_r+0x590>)
 800edcc:	f7f1 fa6e 	bl	80002ac <__adddf3>
 800edd0:	4605      	mov	r5, r0
 800edd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800edd6:	2c00      	cmp	r4, #0
 800edd8:	d16a      	bne.n	800eeb0 <_dtoa_r+0x4e0>
 800edda:	2200      	movs	r2, #0
 800eddc:	4b61      	ldr	r3, [pc, #388]	@ (800ef64 <_dtoa_r+0x594>)
 800edde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ede2:	f7f1 fa61 	bl	80002a8 <__aeabi_dsub>
 800ede6:	4602      	mov	r2, r0
 800ede8:	460b      	mov	r3, r1
 800edea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800edee:	462a      	mov	r2, r5
 800edf0:	4633      	mov	r3, r6
 800edf2:	f7f1 fea1 	bl	8000b38 <__aeabi_dcmpgt>
 800edf6:	2800      	cmp	r0, #0
 800edf8:	f040 8298 	bne.w	800f32c <_dtoa_r+0x95c>
 800edfc:	462a      	mov	r2, r5
 800edfe:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ee02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee06:	f7f1 fe79 	bl	8000afc <__aeabi_dcmplt>
 800ee0a:	bb38      	cbnz	r0, 800ee5c <_dtoa_r+0x48c>
 800ee0c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ee10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ee14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	f2c0 8157 	blt.w	800f0ca <_dtoa_r+0x6fa>
 800ee1c:	2f0e      	cmp	r7, #14
 800ee1e:	f300 8154 	bgt.w	800f0ca <_dtoa_r+0x6fa>
 800ee22:	4b4b      	ldr	r3, [pc, #300]	@ (800ef50 <_dtoa_r+0x580>)
 800ee24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee28:	ed93 7b00 	vldr	d7, [r3]
 800ee2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	ed8d 7b00 	vstr	d7, [sp]
 800ee34:	f280 80e5 	bge.w	800f002 <_dtoa_r+0x632>
 800ee38:	9b03      	ldr	r3, [sp, #12]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	f300 80e1 	bgt.w	800f002 <_dtoa_r+0x632>
 800ee40:	d10c      	bne.n	800ee5c <_dtoa_r+0x48c>
 800ee42:	2200      	movs	r2, #0
 800ee44:	4b47      	ldr	r3, [pc, #284]	@ (800ef64 <_dtoa_r+0x594>)
 800ee46:	ec51 0b17 	vmov	r0, r1, d7
 800ee4a:	f7f1 fbe5 	bl	8000618 <__aeabi_dmul>
 800ee4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee52:	f7f1 fe67 	bl	8000b24 <__aeabi_dcmpge>
 800ee56:	2800      	cmp	r0, #0
 800ee58:	f000 8266 	beq.w	800f328 <_dtoa_r+0x958>
 800ee5c:	2400      	movs	r4, #0
 800ee5e:	4625      	mov	r5, r4
 800ee60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee62:	4656      	mov	r6, sl
 800ee64:	ea6f 0803 	mvn.w	r8, r3
 800ee68:	2700      	movs	r7, #0
 800ee6a:	4621      	mov	r1, r4
 800ee6c:	4648      	mov	r0, r9
 800ee6e:	f000 fcc1 	bl	800f7f4 <_Bfree>
 800ee72:	2d00      	cmp	r5, #0
 800ee74:	f000 80bd 	beq.w	800eff2 <_dtoa_r+0x622>
 800ee78:	b12f      	cbz	r7, 800ee86 <_dtoa_r+0x4b6>
 800ee7a:	42af      	cmp	r7, r5
 800ee7c:	d003      	beq.n	800ee86 <_dtoa_r+0x4b6>
 800ee7e:	4639      	mov	r1, r7
 800ee80:	4648      	mov	r0, r9
 800ee82:	f000 fcb7 	bl	800f7f4 <_Bfree>
 800ee86:	4629      	mov	r1, r5
 800ee88:	4648      	mov	r0, r9
 800ee8a:	f000 fcb3 	bl	800f7f4 <_Bfree>
 800ee8e:	e0b0      	b.n	800eff2 <_dtoa_r+0x622>
 800ee90:	07e2      	lsls	r2, r4, #31
 800ee92:	d505      	bpl.n	800eea0 <_dtoa_r+0x4d0>
 800ee94:	3601      	adds	r6, #1
 800ee96:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ee9a:	f7f1 fbbd 	bl	8000618 <__aeabi_dmul>
 800ee9e:	2301      	movs	r3, #1
 800eea0:	1064      	asrs	r4, r4, #1
 800eea2:	3508      	adds	r5, #8
 800eea4:	e762      	b.n	800ed6c <_dtoa_r+0x39c>
 800eea6:	2602      	movs	r6, #2
 800eea8:	e765      	b.n	800ed76 <_dtoa_r+0x3a6>
 800eeaa:	46b8      	mov	r8, r7
 800eeac:	9c03      	ldr	r4, [sp, #12]
 800eeae:	e784      	b.n	800edba <_dtoa_r+0x3ea>
 800eeb0:	4b27      	ldr	r3, [pc, #156]	@ (800ef50 <_dtoa_r+0x580>)
 800eeb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eeb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eeb8:	4454      	add	r4, sl
 800eeba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eebe:	2900      	cmp	r1, #0
 800eec0:	d054      	beq.n	800ef6c <_dtoa_r+0x59c>
 800eec2:	2000      	movs	r0, #0
 800eec4:	4928      	ldr	r1, [pc, #160]	@ (800ef68 <_dtoa_r+0x598>)
 800eec6:	f7f1 fcd1 	bl	800086c <__aeabi_ddiv>
 800eeca:	4633      	mov	r3, r6
 800eecc:	4656      	mov	r6, sl
 800eece:	462a      	mov	r2, r5
 800eed0:	f7f1 f9ea 	bl	80002a8 <__aeabi_dsub>
 800eed4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eedc:	f7f1 fe4c 	bl	8000b78 <__aeabi_d2iz>
 800eee0:	4605      	mov	r5, r0
 800eee2:	f7f1 fb2f 	bl	8000544 <__aeabi_i2d>
 800eee6:	4602      	mov	r2, r0
 800eee8:	460b      	mov	r3, r1
 800eeea:	3530      	adds	r5, #48	@ 0x30
 800eeec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eef0:	f7f1 f9da 	bl	80002a8 <__aeabi_dsub>
 800eef4:	4602      	mov	r2, r0
 800eef6:	460b      	mov	r3, r1
 800eef8:	f806 5b01 	strb.w	r5, [r6], #1
 800eefc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef04:	f7f1 fdfa 	bl	8000afc <__aeabi_dcmplt>
 800ef08:	2800      	cmp	r0, #0
 800ef0a:	d172      	bne.n	800eff2 <_dtoa_r+0x622>
 800ef0c:	2000      	movs	r0, #0
 800ef0e:	4912      	ldr	r1, [pc, #72]	@ (800ef58 <_dtoa_r+0x588>)
 800ef10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef14:	f7f1 f9c8 	bl	80002a8 <__aeabi_dsub>
 800ef18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef1c:	f7f1 fdee 	bl	8000afc <__aeabi_dcmplt>
 800ef20:	2800      	cmp	r0, #0
 800ef22:	f040 80b4 	bne.w	800f08e <_dtoa_r+0x6be>
 800ef26:	42a6      	cmp	r6, r4
 800ef28:	f43f af70 	beq.w	800ee0c <_dtoa_r+0x43c>
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	4b0b      	ldr	r3, [pc, #44]	@ (800ef5c <_dtoa_r+0x58c>)
 800ef30:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ef34:	f7f1 fb70 	bl	8000618 <__aeabi_dmul>
 800ef38:	2200      	movs	r2, #0
 800ef3a:	4b08      	ldr	r3, [pc, #32]	@ (800ef5c <_dtoa_r+0x58c>)
 800ef3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef44:	f7f1 fb68 	bl	8000618 <__aeabi_dmul>
 800ef48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef4c:	e7c4      	b.n	800eed8 <_dtoa_r+0x508>
 800ef4e:	bf00      	nop
 800ef50:	080122a0 	.word	0x080122a0
 800ef54:	08012278 	.word	0x08012278
 800ef58:	3ff00000 	.word	0x3ff00000
 800ef5c:	40240000 	.word	0x40240000
 800ef60:	401c0000 	.word	0x401c0000
 800ef64:	40140000 	.word	0x40140000
 800ef68:	3fe00000 	.word	0x3fe00000
 800ef6c:	4631      	mov	r1, r6
 800ef6e:	4656      	mov	r6, sl
 800ef70:	4628      	mov	r0, r5
 800ef72:	f7f1 fb51 	bl	8000618 <__aeabi_dmul>
 800ef76:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ef78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef80:	f7f1 fdfa 	bl	8000b78 <__aeabi_d2iz>
 800ef84:	4605      	mov	r5, r0
 800ef86:	f7f1 fadd 	bl	8000544 <__aeabi_i2d>
 800ef8a:	4602      	mov	r2, r0
 800ef8c:	3530      	adds	r5, #48	@ 0x30
 800ef8e:	460b      	mov	r3, r1
 800ef90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef94:	f7f1 f988 	bl	80002a8 <__aeabi_dsub>
 800ef98:	f806 5b01 	strb.w	r5, [r6], #1
 800ef9c:	4602      	mov	r2, r0
 800ef9e:	460b      	mov	r3, r1
 800efa0:	42a6      	cmp	r6, r4
 800efa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800efa6:	f04f 0200 	mov.w	r2, #0
 800efaa:	d124      	bne.n	800eff6 <_dtoa_r+0x626>
 800efac:	4baf      	ldr	r3, [pc, #700]	@ (800f26c <_dtoa_r+0x89c>)
 800efae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800efb2:	f7f1 f97b 	bl	80002ac <__adddf3>
 800efb6:	4602      	mov	r2, r0
 800efb8:	460b      	mov	r3, r1
 800efba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efbe:	f7f1 fdbb 	bl	8000b38 <__aeabi_dcmpgt>
 800efc2:	2800      	cmp	r0, #0
 800efc4:	d163      	bne.n	800f08e <_dtoa_r+0x6be>
 800efc6:	2000      	movs	r0, #0
 800efc8:	49a8      	ldr	r1, [pc, #672]	@ (800f26c <_dtoa_r+0x89c>)
 800efca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800efce:	f7f1 f96b 	bl	80002a8 <__aeabi_dsub>
 800efd2:	4602      	mov	r2, r0
 800efd4:	460b      	mov	r3, r1
 800efd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efda:	f7f1 fd8f 	bl	8000afc <__aeabi_dcmplt>
 800efde:	2800      	cmp	r0, #0
 800efe0:	f43f af14 	beq.w	800ee0c <_dtoa_r+0x43c>
 800efe4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800efe6:	1e73      	subs	r3, r6, #1
 800efe8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800efea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800efee:	2b30      	cmp	r3, #48	@ 0x30
 800eff0:	d0f8      	beq.n	800efe4 <_dtoa_r+0x614>
 800eff2:	4647      	mov	r7, r8
 800eff4:	e03b      	b.n	800f06e <_dtoa_r+0x69e>
 800eff6:	4b9e      	ldr	r3, [pc, #632]	@ (800f270 <_dtoa_r+0x8a0>)
 800eff8:	f7f1 fb0e 	bl	8000618 <__aeabi_dmul>
 800effc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f000:	e7bc      	b.n	800ef7c <_dtoa_r+0x5ac>
 800f002:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f006:	4656      	mov	r6, sl
 800f008:	4620      	mov	r0, r4
 800f00a:	4629      	mov	r1, r5
 800f00c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f010:	f7f1 fc2c 	bl	800086c <__aeabi_ddiv>
 800f014:	f7f1 fdb0 	bl	8000b78 <__aeabi_d2iz>
 800f018:	4680      	mov	r8, r0
 800f01a:	f7f1 fa93 	bl	8000544 <__aeabi_i2d>
 800f01e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f022:	f7f1 faf9 	bl	8000618 <__aeabi_dmul>
 800f026:	4602      	mov	r2, r0
 800f028:	4620      	mov	r0, r4
 800f02a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f02e:	460b      	mov	r3, r1
 800f030:	4629      	mov	r1, r5
 800f032:	f7f1 f939 	bl	80002a8 <__aeabi_dsub>
 800f036:	9d03      	ldr	r5, [sp, #12]
 800f038:	f806 4b01 	strb.w	r4, [r6], #1
 800f03c:	eba6 040a 	sub.w	r4, r6, sl
 800f040:	4602      	mov	r2, r0
 800f042:	460b      	mov	r3, r1
 800f044:	42a5      	cmp	r5, r4
 800f046:	d133      	bne.n	800f0b0 <_dtoa_r+0x6e0>
 800f048:	f7f1 f930 	bl	80002ac <__adddf3>
 800f04c:	4604      	mov	r4, r0
 800f04e:	460d      	mov	r5, r1
 800f050:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f054:	f7f1 fd70 	bl	8000b38 <__aeabi_dcmpgt>
 800f058:	b9c0      	cbnz	r0, 800f08c <_dtoa_r+0x6bc>
 800f05a:	4620      	mov	r0, r4
 800f05c:	4629      	mov	r1, r5
 800f05e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f062:	f7f1 fd41 	bl	8000ae8 <__aeabi_dcmpeq>
 800f066:	b110      	cbz	r0, 800f06e <_dtoa_r+0x69e>
 800f068:	f018 0f01 	tst.w	r8, #1
 800f06c:	d10e      	bne.n	800f08c <_dtoa_r+0x6bc>
 800f06e:	9902      	ldr	r1, [sp, #8]
 800f070:	4648      	mov	r0, r9
 800f072:	f000 fbbf 	bl	800f7f4 <_Bfree>
 800f076:	2300      	movs	r3, #0
 800f078:	3701      	adds	r7, #1
 800f07a:	7033      	strb	r3, [r6, #0]
 800f07c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f07e:	601f      	str	r7, [r3, #0]
 800f080:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f082:	2b00      	cmp	r3, #0
 800f084:	f000 824c 	beq.w	800f520 <_dtoa_r+0xb50>
 800f088:	601e      	str	r6, [r3, #0]
 800f08a:	e249      	b.n	800f520 <_dtoa_r+0xb50>
 800f08c:	46b8      	mov	r8, r7
 800f08e:	4633      	mov	r3, r6
 800f090:	461e      	mov	r6, r3
 800f092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f096:	2a39      	cmp	r2, #57	@ 0x39
 800f098:	d106      	bne.n	800f0a8 <_dtoa_r+0x6d8>
 800f09a:	459a      	cmp	sl, r3
 800f09c:	d1f8      	bne.n	800f090 <_dtoa_r+0x6c0>
 800f09e:	2230      	movs	r2, #48	@ 0x30
 800f0a0:	f108 0801 	add.w	r8, r8, #1
 800f0a4:	f88a 2000 	strb.w	r2, [sl]
 800f0a8:	781a      	ldrb	r2, [r3, #0]
 800f0aa:	3201      	adds	r2, #1
 800f0ac:	701a      	strb	r2, [r3, #0]
 800f0ae:	e7a0      	b.n	800eff2 <_dtoa_r+0x622>
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	4b6f      	ldr	r3, [pc, #444]	@ (800f270 <_dtoa_r+0x8a0>)
 800f0b4:	f7f1 fab0 	bl	8000618 <__aeabi_dmul>
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	4604      	mov	r4, r0
 800f0be:	460d      	mov	r5, r1
 800f0c0:	f7f1 fd12 	bl	8000ae8 <__aeabi_dcmpeq>
 800f0c4:	2800      	cmp	r0, #0
 800f0c6:	d09f      	beq.n	800f008 <_dtoa_r+0x638>
 800f0c8:	e7d1      	b.n	800f06e <_dtoa_r+0x69e>
 800f0ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0cc:	2a00      	cmp	r2, #0
 800f0ce:	f000 80ea 	beq.w	800f2a6 <_dtoa_r+0x8d6>
 800f0d2:	9a07      	ldr	r2, [sp, #28]
 800f0d4:	2a01      	cmp	r2, #1
 800f0d6:	f300 80cd 	bgt.w	800f274 <_dtoa_r+0x8a4>
 800f0da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f0dc:	2a00      	cmp	r2, #0
 800f0de:	f000 80c1 	beq.w	800f264 <_dtoa_r+0x894>
 800f0e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f0e6:	9c08      	ldr	r4, [sp, #32]
 800f0e8:	9e00      	ldr	r6, [sp, #0]
 800f0ea:	9a00      	ldr	r2, [sp, #0]
 800f0ec:	2101      	movs	r1, #1
 800f0ee:	4648      	mov	r0, r9
 800f0f0:	441a      	add	r2, r3
 800f0f2:	9200      	str	r2, [sp, #0]
 800f0f4:	9a06      	ldr	r2, [sp, #24]
 800f0f6:	441a      	add	r2, r3
 800f0f8:	9206      	str	r2, [sp, #24]
 800f0fa:	f000 fc7b 	bl	800f9f4 <__i2b>
 800f0fe:	4605      	mov	r5, r0
 800f100:	b166      	cbz	r6, 800f11c <_dtoa_r+0x74c>
 800f102:	9b06      	ldr	r3, [sp, #24]
 800f104:	2b00      	cmp	r3, #0
 800f106:	dd09      	ble.n	800f11c <_dtoa_r+0x74c>
 800f108:	42b3      	cmp	r3, r6
 800f10a:	9a00      	ldr	r2, [sp, #0]
 800f10c:	bfa8      	it	ge
 800f10e:	4633      	movge	r3, r6
 800f110:	1ad2      	subs	r2, r2, r3
 800f112:	1af6      	subs	r6, r6, r3
 800f114:	9200      	str	r2, [sp, #0]
 800f116:	9a06      	ldr	r2, [sp, #24]
 800f118:	1ad3      	subs	r3, r2, r3
 800f11a:	9306      	str	r3, [sp, #24]
 800f11c:	9b08      	ldr	r3, [sp, #32]
 800f11e:	b30b      	cbz	r3, 800f164 <_dtoa_r+0x794>
 800f120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f122:	2b00      	cmp	r3, #0
 800f124:	f000 80c6 	beq.w	800f2b4 <_dtoa_r+0x8e4>
 800f128:	2c00      	cmp	r4, #0
 800f12a:	f000 80c0 	beq.w	800f2ae <_dtoa_r+0x8de>
 800f12e:	4629      	mov	r1, r5
 800f130:	4622      	mov	r2, r4
 800f132:	4648      	mov	r0, r9
 800f134:	f000 fd18 	bl	800fb68 <__pow5mult>
 800f138:	9a02      	ldr	r2, [sp, #8]
 800f13a:	4601      	mov	r1, r0
 800f13c:	4605      	mov	r5, r0
 800f13e:	4648      	mov	r0, r9
 800f140:	f000 fc6e 	bl	800fa20 <__multiply>
 800f144:	9902      	ldr	r1, [sp, #8]
 800f146:	4680      	mov	r8, r0
 800f148:	4648      	mov	r0, r9
 800f14a:	f000 fb53 	bl	800f7f4 <_Bfree>
 800f14e:	9b08      	ldr	r3, [sp, #32]
 800f150:	1b1b      	subs	r3, r3, r4
 800f152:	9308      	str	r3, [sp, #32]
 800f154:	f000 80b1 	beq.w	800f2ba <_dtoa_r+0x8ea>
 800f158:	9a08      	ldr	r2, [sp, #32]
 800f15a:	4641      	mov	r1, r8
 800f15c:	4648      	mov	r0, r9
 800f15e:	f000 fd03 	bl	800fb68 <__pow5mult>
 800f162:	9002      	str	r0, [sp, #8]
 800f164:	2101      	movs	r1, #1
 800f166:	4648      	mov	r0, r9
 800f168:	f000 fc44 	bl	800f9f4 <__i2b>
 800f16c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f16e:	4604      	mov	r4, r0
 800f170:	2b00      	cmp	r3, #0
 800f172:	f000 81d9 	beq.w	800f528 <_dtoa_r+0xb58>
 800f176:	461a      	mov	r2, r3
 800f178:	4601      	mov	r1, r0
 800f17a:	4648      	mov	r0, r9
 800f17c:	f000 fcf4 	bl	800fb68 <__pow5mult>
 800f180:	9b07      	ldr	r3, [sp, #28]
 800f182:	4604      	mov	r4, r0
 800f184:	2b01      	cmp	r3, #1
 800f186:	f300 809f 	bgt.w	800f2c8 <_dtoa_r+0x8f8>
 800f18a:	9b04      	ldr	r3, [sp, #16]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	f040 8097 	bne.w	800f2c0 <_dtoa_r+0x8f0>
 800f192:	9b05      	ldr	r3, [sp, #20]
 800f194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f198:	2b00      	cmp	r3, #0
 800f19a:	f040 8093 	bne.w	800f2c4 <_dtoa_r+0x8f4>
 800f19e:	9b05      	ldr	r3, [sp, #20]
 800f1a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f1a4:	0d1b      	lsrs	r3, r3, #20
 800f1a6:	051b      	lsls	r3, r3, #20
 800f1a8:	b133      	cbz	r3, 800f1b8 <_dtoa_r+0x7e8>
 800f1aa:	9b00      	ldr	r3, [sp, #0]
 800f1ac:	3301      	adds	r3, #1
 800f1ae:	9300      	str	r3, [sp, #0]
 800f1b0:	9b06      	ldr	r3, [sp, #24]
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	9306      	str	r3, [sp, #24]
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	9308      	str	r3, [sp, #32]
 800f1ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f000 81b9 	beq.w	800f534 <_dtoa_r+0xb64>
 800f1c2:	6923      	ldr	r3, [r4, #16]
 800f1c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f1c8:	6918      	ldr	r0, [r3, #16]
 800f1ca:	f000 fbc7 	bl	800f95c <__hi0bits>
 800f1ce:	f1c0 0020 	rsb	r0, r0, #32
 800f1d2:	9b06      	ldr	r3, [sp, #24]
 800f1d4:	4418      	add	r0, r3
 800f1d6:	f010 001f 	ands.w	r0, r0, #31
 800f1da:	f000 8082 	beq.w	800f2e2 <_dtoa_r+0x912>
 800f1de:	f1c0 0320 	rsb	r3, r0, #32
 800f1e2:	2b04      	cmp	r3, #4
 800f1e4:	dd73      	ble.n	800f2ce <_dtoa_r+0x8fe>
 800f1e6:	f1c0 001c 	rsb	r0, r0, #28
 800f1ea:	9b00      	ldr	r3, [sp, #0]
 800f1ec:	4403      	add	r3, r0
 800f1ee:	4406      	add	r6, r0
 800f1f0:	9300      	str	r3, [sp, #0]
 800f1f2:	9b06      	ldr	r3, [sp, #24]
 800f1f4:	4403      	add	r3, r0
 800f1f6:	9306      	str	r3, [sp, #24]
 800f1f8:	9b00      	ldr	r3, [sp, #0]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	dd05      	ble.n	800f20a <_dtoa_r+0x83a>
 800f1fe:	461a      	mov	r2, r3
 800f200:	9902      	ldr	r1, [sp, #8]
 800f202:	4648      	mov	r0, r9
 800f204:	f000 fd0a 	bl	800fc1c <__lshift>
 800f208:	9002      	str	r0, [sp, #8]
 800f20a:	9b06      	ldr	r3, [sp, #24]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	dd05      	ble.n	800f21c <_dtoa_r+0x84c>
 800f210:	4621      	mov	r1, r4
 800f212:	461a      	mov	r2, r3
 800f214:	4648      	mov	r0, r9
 800f216:	f000 fd01 	bl	800fc1c <__lshift>
 800f21a:	4604      	mov	r4, r0
 800f21c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d061      	beq.n	800f2e6 <_dtoa_r+0x916>
 800f222:	4621      	mov	r1, r4
 800f224:	9802      	ldr	r0, [sp, #8]
 800f226:	f000 fd65 	bl	800fcf4 <__mcmp>
 800f22a:	2800      	cmp	r0, #0
 800f22c:	da5b      	bge.n	800f2e6 <_dtoa_r+0x916>
 800f22e:	2300      	movs	r3, #0
 800f230:	220a      	movs	r2, #10
 800f232:	9902      	ldr	r1, [sp, #8]
 800f234:	4648      	mov	r0, r9
 800f236:	f000 faff 	bl	800f838 <__multadd>
 800f23a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f23c:	f107 38ff 	add.w	r8, r7, #4294967295
 800f240:	9002      	str	r0, [sp, #8]
 800f242:	2b00      	cmp	r3, #0
 800f244:	f000 8178 	beq.w	800f538 <_dtoa_r+0xb68>
 800f248:	4629      	mov	r1, r5
 800f24a:	2300      	movs	r3, #0
 800f24c:	220a      	movs	r2, #10
 800f24e:	4648      	mov	r0, r9
 800f250:	f000 faf2 	bl	800f838 <__multadd>
 800f254:	f1bb 0f00 	cmp.w	fp, #0
 800f258:	4605      	mov	r5, r0
 800f25a:	dc6f      	bgt.n	800f33c <_dtoa_r+0x96c>
 800f25c:	9b07      	ldr	r3, [sp, #28]
 800f25e:	2b02      	cmp	r3, #2
 800f260:	dc49      	bgt.n	800f2f6 <_dtoa_r+0x926>
 800f262:	e06b      	b.n	800f33c <_dtoa_r+0x96c>
 800f264:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f266:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f26a:	e73c      	b.n	800f0e6 <_dtoa_r+0x716>
 800f26c:	3fe00000 	.word	0x3fe00000
 800f270:	40240000 	.word	0x40240000
 800f274:	9b03      	ldr	r3, [sp, #12]
 800f276:	1e5c      	subs	r4, r3, #1
 800f278:	9b08      	ldr	r3, [sp, #32]
 800f27a:	42a3      	cmp	r3, r4
 800f27c:	db09      	blt.n	800f292 <_dtoa_r+0x8c2>
 800f27e:	1b1c      	subs	r4, r3, r4
 800f280:	9b03      	ldr	r3, [sp, #12]
 800f282:	2b00      	cmp	r3, #0
 800f284:	f6bf af30 	bge.w	800f0e8 <_dtoa_r+0x718>
 800f288:	9b00      	ldr	r3, [sp, #0]
 800f28a:	9a03      	ldr	r2, [sp, #12]
 800f28c:	1a9e      	subs	r6, r3, r2
 800f28e:	2300      	movs	r3, #0
 800f290:	e72b      	b.n	800f0ea <_dtoa_r+0x71a>
 800f292:	9b08      	ldr	r3, [sp, #32]
 800f294:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f296:	1ae3      	subs	r3, r4, r3
 800f298:	9408      	str	r4, [sp, #32]
 800f29a:	9e00      	ldr	r6, [sp, #0]
 800f29c:	2400      	movs	r4, #0
 800f29e:	441a      	add	r2, r3
 800f2a0:	9b03      	ldr	r3, [sp, #12]
 800f2a2:	920d      	str	r2, [sp, #52]	@ 0x34
 800f2a4:	e721      	b.n	800f0ea <_dtoa_r+0x71a>
 800f2a6:	9c08      	ldr	r4, [sp, #32]
 800f2a8:	9e00      	ldr	r6, [sp, #0]
 800f2aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f2ac:	e728      	b.n	800f100 <_dtoa_r+0x730>
 800f2ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f2b2:	e751      	b.n	800f158 <_dtoa_r+0x788>
 800f2b4:	9a08      	ldr	r2, [sp, #32]
 800f2b6:	9902      	ldr	r1, [sp, #8]
 800f2b8:	e750      	b.n	800f15c <_dtoa_r+0x78c>
 800f2ba:	f8cd 8008 	str.w	r8, [sp, #8]
 800f2be:	e751      	b.n	800f164 <_dtoa_r+0x794>
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	e779      	b.n	800f1b8 <_dtoa_r+0x7e8>
 800f2c4:	9b04      	ldr	r3, [sp, #16]
 800f2c6:	e777      	b.n	800f1b8 <_dtoa_r+0x7e8>
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	9308      	str	r3, [sp, #32]
 800f2cc:	e779      	b.n	800f1c2 <_dtoa_r+0x7f2>
 800f2ce:	d093      	beq.n	800f1f8 <_dtoa_r+0x828>
 800f2d0:	331c      	adds	r3, #28
 800f2d2:	9a00      	ldr	r2, [sp, #0]
 800f2d4:	441a      	add	r2, r3
 800f2d6:	441e      	add	r6, r3
 800f2d8:	9200      	str	r2, [sp, #0]
 800f2da:	9a06      	ldr	r2, [sp, #24]
 800f2dc:	441a      	add	r2, r3
 800f2de:	9206      	str	r2, [sp, #24]
 800f2e0:	e78a      	b.n	800f1f8 <_dtoa_r+0x828>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	e7f4      	b.n	800f2d0 <_dtoa_r+0x900>
 800f2e6:	9b03      	ldr	r3, [sp, #12]
 800f2e8:	46b8      	mov	r8, r7
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	dc20      	bgt.n	800f330 <_dtoa_r+0x960>
 800f2ee:	469b      	mov	fp, r3
 800f2f0:	9b07      	ldr	r3, [sp, #28]
 800f2f2:	2b02      	cmp	r3, #2
 800f2f4:	dd1e      	ble.n	800f334 <_dtoa_r+0x964>
 800f2f6:	f1bb 0f00 	cmp.w	fp, #0
 800f2fa:	f47f adb1 	bne.w	800ee60 <_dtoa_r+0x490>
 800f2fe:	4621      	mov	r1, r4
 800f300:	465b      	mov	r3, fp
 800f302:	2205      	movs	r2, #5
 800f304:	4648      	mov	r0, r9
 800f306:	f000 fa97 	bl	800f838 <__multadd>
 800f30a:	4601      	mov	r1, r0
 800f30c:	4604      	mov	r4, r0
 800f30e:	9802      	ldr	r0, [sp, #8]
 800f310:	f000 fcf0 	bl	800fcf4 <__mcmp>
 800f314:	2800      	cmp	r0, #0
 800f316:	f77f ada3 	ble.w	800ee60 <_dtoa_r+0x490>
 800f31a:	4656      	mov	r6, sl
 800f31c:	2331      	movs	r3, #49	@ 0x31
 800f31e:	f108 0801 	add.w	r8, r8, #1
 800f322:	f806 3b01 	strb.w	r3, [r6], #1
 800f326:	e59f      	b.n	800ee68 <_dtoa_r+0x498>
 800f328:	46b8      	mov	r8, r7
 800f32a:	9c03      	ldr	r4, [sp, #12]
 800f32c:	4625      	mov	r5, r4
 800f32e:	e7f4      	b.n	800f31a <_dtoa_r+0x94a>
 800f330:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f336:	2b00      	cmp	r3, #0
 800f338:	f000 8102 	beq.w	800f540 <_dtoa_r+0xb70>
 800f33c:	2e00      	cmp	r6, #0
 800f33e:	dd05      	ble.n	800f34c <_dtoa_r+0x97c>
 800f340:	4629      	mov	r1, r5
 800f342:	4632      	mov	r2, r6
 800f344:	4648      	mov	r0, r9
 800f346:	f000 fc69 	bl	800fc1c <__lshift>
 800f34a:	4605      	mov	r5, r0
 800f34c:	9b08      	ldr	r3, [sp, #32]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d05c      	beq.n	800f40c <_dtoa_r+0xa3c>
 800f352:	6869      	ldr	r1, [r5, #4]
 800f354:	4648      	mov	r0, r9
 800f356:	f000 fa0d 	bl	800f774 <_Balloc>
 800f35a:	4606      	mov	r6, r0
 800f35c:	b928      	cbnz	r0, 800f36a <_dtoa_r+0x99a>
 800f35e:	4b83      	ldr	r3, [pc, #524]	@ (800f56c <_dtoa_r+0xb9c>)
 800f360:	4602      	mov	r2, r0
 800f362:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f366:	f7ff bb4a 	b.w	800e9fe <_dtoa_r+0x2e>
 800f36a:	692a      	ldr	r2, [r5, #16]
 800f36c:	f105 010c 	add.w	r1, r5, #12
 800f370:	300c      	adds	r0, #12
 800f372:	3202      	adds	r2, #2
 800f374:	0092      	lsls	r2, r2, #2
 800f376:	f001 ff79 	bl	801126c <memcpy>
 800f37a:	2201      	movs	r2, #1
 800f37c:	4631      	mov	r1, r6
 800f37e:	4648      	mov	r0, r9
 800f380:	f000 fc4c 	bl	800fc1c <__lshift>
 800f384:	f10a 0301 	add.w	r3, sl, #1
 800f388:	462f      	mov	r7, r5
 800f38a:	4605      	mov	r5, r0
 800f38c:	9300      	str	r3, [sp, #0]
 800f38e:	eb0a 030b 	add.w	r3, sl, fp
 800f392:	9308      	str	r3, [sp, #32]
 800f394:	9b04      	ldr	r3, [sp, #16]
 800f396:	f003 0301 	and.w	r3, r3, #1
 800f39a:	9306      	str	r3, [sp, #24]
 800f39c:	9b00      	ldr	r3, [sp, #0]
 800f39e:	4621      	mov	r1, r4
 800f3a0:	9802      	ldr	r0, [sp, #8]
 800f3a2:	f103 3bff 	add.w	fp, r3, #4294967295
 800f3a6:	f7ff fa83 	bl	800e8b0 <quorem>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	4639      	mov	r1, r7
 800f3ae:	9003      	str	r0, [sp, #12]
 800f3b0:	3330      	adds	r3, #48	@ 0x30
 800f3b2:	9802      	ldr	r0, [sp, #8]
 800f3b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3b6:	f000 fc9d 	bl	800fcf4 <__mcmp>
 800f3ba:	462a      	mov	r2, r5
 800f3bc:	9004      	str	r0, [sp, #16]
 800f3be:	4621      	mov	r1, r4
 800f3c0:	4648      	mov	r0, r9
 800f3c2:	f000 fcb3 	bl	800fd2c <__mdiff>
 800f3c6:	68c2      	ldr	r2, [r0, #12]
 800f3c8:	4606      	mov	r6, r0
 800f3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3cc:	bb02      	cbnz	r2, 800f410 <_dtoa_r+0xa40>
 800f3ce:	4601      	mov	r1, r0
 800f3d0:	9802      	ldr	r0, [sp, #8]
 800f3d2:	f000 fc8f 	bl	800fcf4 <__mcmp>
 800f3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3d8:	4602      	mov	r2, r0
 800f3da:	4631      	mov	r1, r6
 800f3dc:	4648      	mov	r0, r9
 800f3de:	920c      	str	r2, [sp, #48]	@ 0x30
 800f3e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3e2:	f000 fa07 	bl	800f7f4 <_Bfree>
 800f3e6:	9b07      	ldr	r3, [sp, #28]
 800f3e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f3ea:	9e00      	ldr	r6, [sp, #0]
 800f3ec:	ea42 0103 	orr.w	r1, r2, r3
 800f3f0:	9b06      	ldr	r3, [sp, #24]
 800f3f2:	4319      	orrs	r1, r3
 800f3f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3f6:	d10d      	bne.n	800f414 <_dtoa_r+0xa44>
 800f3f8:	2b39      	cmp	r3, #57	@ 0x39
 800f3fa:	d027      	beq.n	800f44c <_dtoa_r+0xa7c>
 800f3fc:	9a04      	ldr	r2, [sp, #16]
 800f3fe:	2a00      	cmp	r2, #0
 800f400:	dd01      	ble.n	800f406 <_dtoa_r+0xa36>
 800f402:	9b03      	ldr	r3, [sp, #12]
 800f404:	3331      	adds	r3, #49	@ 0x31
 800f406:	f88b 3000 	strb.w	r3, [fp]
 800f40a:	e52e      	b.n	800ee6a <_dtoa_r+0x49a>
 800f40c:	4628      	mov	r0, r5
 800f40e:	e7b9      	b.n	800f384 <_dtoa_r+0x9b4>
 800f410:	2201      	movs	r2, #1
 800f412:	e7e2      	b.n	800f3da <_dtoa_r+0xa0a>
 800f414:	9904      	ldr	r1, [sp, #16]
 800f416:	2900      	cmp	r1, #0
 800f418:	db04      	blt.n	800f424 <_dtoa_r+0xa54>
 800f41a:	9807      	ldr	r0, [sp, #28]
 800f41c:	4301      	orrs	r1, r0
 800f41e:	9806      	ldr	r0, [sp, #24]
 800f420:	4301      	orrs	r1, r0
 800f422:	d120      	bne.n	800f466 <_dtoa_r+0xa96>
 800f424:	2a00      	cmp	r2, #0
 800f426:	ddee      	ble.n	800f406 <_dtoa_r+0xa36>
 800f428:	2201      	movs	r2, #1
 800f42a:	9902      	ldr	r1, [sp, #8]
 800f42c:	4648      	mov	r0, r9
 800f42e:	9300      	str	r3, [sp, #0]
 800f430:	f000 fbf4 	bl	800fc1c <__lshift>
 800f434:	4621      	mov	r1, r4
 800f436:	9002      	str	r0, [sp, #8]
 800f438:	f000 fc5c 	bl	800fcf4 <__mcmp>
 800f43c:	2800      	cmp	r0, #0
 800f43e:	9b00      	ldr	r3, [sp, #0]
 800f440:	dc02      	bgt.n	800f448 <_dtoa_r+0xa78>
 800f442:	d1e0      	bne.n	800f406 <_dtoa_r+0xa36>
 800f444:	07da      	lsls	r2, r3, #31
 800f446:	d5de      	bpl.n	800f406 <_dtoa_r+0xa36>
 800f448:	2b39      	cmp	r3, #57	@ 0x39
 800f44a:	d1da      	bne.n	800f402 <_dtoa_r+0xa32>
 800f44c:	2339      	movs	r3, #57	@ 0x39
 800f44e:	f88b 3000 	strb.w	r3, [fp]
 800f452:	4633      	mov	r3, r6
 800f454:	461e      	mov	r6, r3
 800f456:	3b01      	subs	r3, #1
 800f458:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f45c:	2a39      	cmp	r2, #57	@ 0x39
 800f45e:	d04f      	beq.n	800f500 <_dtoa_r+0xb30>
 800f460:	3201      	adds	r2, #1
 800f462:	701a      	strb	r2, [r3, #0]
 800f464:	e501      	b.n	800ee6a <_dtoa_r+0x49a>
 800f466:	2a00      	cmp	r2, #0
 800f468:	dd03      	ble.n	800f472 <_dtoa_r+0xaa2>
 800f46a:	2b39      	cmp	r3, #57	@ 0x39
 800f46c:	d0ee      	beq.n	800f44c <_dtoa_r+0xa7c>
 800f46e:	3301      	adds	r3, #1
 800f470:	e7c9      	b.n	800f406 <_dtoa_r+0xa36>
 800f472:	9a00      	ldr	r2, [sp, #0]
 800f474:	9908      	ldr	r1, [sp, #32]
 800f476:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f47a:	428a      	cmp	r2, r1
 800f47c:	d029      	beq.n	800f4d2 <_dtoa_r+0xb02>
 800f47e:	2300      	movs	r3, #0
 800f480:	220a      	movs	r2, #10
 800f482:	9902      	ldr	r1, [sp, #8]
 800f484:	4648      	mov	r0, r9
 800f486:	f000 f9d7 	bl	800f838 <__multadd>
 800f48a:	42af      	cmp	r7, r5
 800f48c:	9002      	str	r0, [sp, #8]
 800f48e:	f04f 0300 	mov.w	r3, #0
 800f492:	f04f 020a 	mov.w	r2, #10
 800f496:	4639      	mov	r1, r7
 800f498:	4648      	mov	r0, r9
 800f49a:	d107      	bne.n	800f4ac <_dtoa_r+0xadc>
 800f49c:	f000 f9cc 	bl	800f838 <__multadd>
 800f4a0:	4607      	mov	r7, r0
 800f4a2:	4605      	mov	r5, r0
 800f4a4:	9b00      	ldr	r3, [sp, #0]
 800f4a6:	3301      	adds	r3, #1
 800f4a8:	9300      	str	r3, [sp, #0]
 800f4aa:	e777      	b.n	800f39c <_dtoa_r+0x9cc>
 800f4ac:	f000 f9c4 	bl	800f838 <__multadd>
 800f4b0:	4629      	mov	r1, r5
 800f4b2:	4607      	mov	r7, r0
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	220a      	movs	r2, #10
 800f4b8:	4648      	mov	r0, r9
 800f4ba:	f000 f9bd 	bl	800f838 <__multadd>
 800f4be:	4605      	mov	r5, r0
 800f4c0:	e7f0      	b.n	800f4a4 <_dtoa_r+0xad4>
 800f4c2:	f1bb 0f00 	cmp.w	fp, #0
 800f4c6:	f04f 0700 	mov.w	r7, #0
 800f4ca:	bfcc      	ite	gt
 800f4cc:	465e      	movgt	r6, fp
 800f4ce:	2601      	movle	r6, #1
 800f4d0:	4456      	add	r6, sl
 800f4d2:	2201      	movs	r2, #1
 800f4d4:	9902      	ldr	r1, [sp, #8]
 800f4d6:	4648      	mov	r0, r9
 800f4d8:	9300      	str	r3, [sp, #0]
 800f4da:	f000 fb9f 	bl	800fc1c <__lshift>
 800f4de:	4621      	mov	r1, r4
 800f4e0:	9002      	str	r0, [sp, #8]
 800f4e2:	f000 fc07 	bl	800fcf4 <__mcmp>
 800f4e6:	2800      	cmp	r0, #0
 800f4e8:	dcb3      	bgt.n	800f452 <_dtoa_r+0xa82>
 800f4ea:	d102      	bne.n	800f4f2 <_dtoa_r+0xb22>
 800f4ec:	9b00      	ldr	r3, [sp, #0]
 800f4ee:	07db      	lsls	r3, r3, #31
 800f4f0:	d4af      	bmi.n	800f452 <_dtoa_r+0xa82>
 800f4f2:	4633      	mov	r3, r6
 800f4f4:	461e      	mov	r6, r3
 800f4f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4fa:	2a30      	cmp	r2, #48	@ 0x30
 800f4fc:	d0fa      	beq.n	800f4f4 <_dtoa_r+0xb24>
 800f4fe:	e4b4      	b.n	800ee6a <_dtoa_r+0x49a>
 800f500:	459a      	cmp	sl, r3
 800f502:	d1a7      	bne.n	800f454 <_dtoa_r+0xa84>
 800f504:	2331      	movs	r3, #49	@ 0x31
 800f506:	f108 0801 	add.w	r8, r8, #1
 800f50a:	f88a 3000 	strb.w	r3, [sl]
 800f50e:	e4ac      	b.n	800ee6a <_dtoa_r+0x49a>
 800f510:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f512:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f570 <_dtoa_r+0xba0>
 800f516:	b11b      	cbz	r3, 800f520 <_dtoa_r+0xb50>
 800f518:	f10a 0308 	add.w	r3, sl, #8
 800f51c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f51e:	6013      	str	r3, [r2, #0]
 800f520:	4650      	mov	r0, sl
 800f522:	b017      	add	sp, #92	@ 0x5c
 800f524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f528:	9b07      	ldr	r3, [sp, #28]
 800f52a:	2b01      	cmp	r3, #1
 800f52c:	f77f ae2d 	ble.w	800f18a <_dtoa_r+0x7ba>
 800f530:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f532:	9308      	str	r3, [sp, #32]
 800f534:	2001      	movs	r0, #1
 800f536:	e64c      	b.n	800f1d2 <_dtoa_r+0x802>
 800f538:	f1bb 0f00 	cmp.w	fp, #0
 800f53c:	f77f aed8 	ble.w	800f2f0 <_dtoa_r+0x920>
 800f540:	4656      	mov	r6, sl
 800f542:	4621      	mov	r1, r4
 800f544:	9802      	ldr	r0, [sp, #8]
 800f546:	f7ff f9b3 	bl	800e8b0 <quorem>
 800f54a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f54e:	f806 3b01 	strb.w	r3, [r6], #1
 800f552:	eba6 020a 	sub.w	r2, r6, sl
 800f556:	4593      	cmp	fp, r2
 800f558:	ddb3      	ble.n	800f4c2 <_dtoa_r+0xaf2>
 800f55a:	2300      	movs	r3, #0
 800f55c:	220a      	movs	r2, #10
 800f55e:	9902      	ldr	r1, [sp, #8]
 800f560:	4648      	mov	r0, r9
 800f562:	f000 f969 	bl	800f838 <__multadd>
 800f566:	9002      	str	r0, [sp, #8]
 800f568:	e7eb      	b.n	800f542 <_dtoa_r+0xb72>
 800f56a:	bf00      	nop
 800f56c:	08012149 	.word	0x08012149
 800f570:	080120cd 	.word	0x080120cd

0800f574 <_free_r>:
 800f574:	b538      	push	{r3, r4, r5, lr}
 800f576:	4605      	mov	r5, r0
 800f578:	2900      	cmp	r1, #0
 800f57a:	d041      	beq.n	800f600 <_free_r+0x8c>
 800f57c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f580:	1f0c      	subs	r4, r1, #4
 800f582:	2b00      	cmp	r3, #0
 800f584:	bfb8      	it	lt
 800f586:	18e4      	addlt	r4, r4, r3
 800f588:	f000 f8e8 	bl	800f75c <__malloc_lock>
 800f58c:	4a1d      	ldr	r2, [pc, #116]	@ (800f604 <_free_r+0x90>)
 800f58e:	6813      	ldr	r3, [r2, #0]
 800f590:	b933      	cbnz	r3, 800f5a0 <_free_r+0x2c>
 800f592:	6063      	str	r3, [r4, #4]
 800f594:	6014      	str	r4, [r2, #0]
 800f596:	4628      	mov	r0, r5
 800f598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f59c:	f000 b8e4 	b.w	800f768 <__malloc_unlock>
 800f5a0:	42a3      	cmp	r3, r4
 800f5a2:	d908      	bls.n	800f5b6 <_free_r+0x42>
 800f5a4:	6820      	ldr	r0, [r4, #0]
 800f5a6:	1821      	adds	r1, r4, r0
 800f5a8:	428b      	cmp	r3, r1
 800f5aa:	bf01      	itttt	eq
 800f5ac:	6819      	ldreq	r1, [r3, #0]
 800f5ae:	685b      	ldreq	r3, [r3, #4]
 800f5b0:	1809      	addeq	r1, r1, r0
 800f5b2:	6021      	streq	r1, [r4, #0]
 800f5b4:	e7ed      	b.n	800f592 <_free_r+0x1e>
 800f5b6:	461a      	mov	r2, r3
 800f5b8:	685b      	ldr	r3, [r3, #4]
 800f5ba:	b10b      	cbz	r3, 800f5c0 <_free_r+0x4c>
 800f5bc:	42a3      	cmp	r3, r4
 800f5be:	d9fa      	bls.n	800f5b6 <_free_r+0x42>
 800f5c0:	6811      	ldr	r1, [r2, #0]
 800f5c2:	1850      	adds	r0, r2, r1
 800f5c4:	42a0      	cmp	r0, r4
 800f5c6:	d10b      	bne.n	800f5e0 <_free_r+0x6c>
 800f5c8:	6820      	ldr	r0, [r4, #0]
 800f5ca:	4401      	add	r1, r0
 800f5cc:	1850      	adds	r0, r2, r1
 800f5ce:	6011      	str	r1, [r2, #0]
 800f5d0:	4283      	cmp	r3, r0
 800f5d2:	d1e0      	bne.n	800f596 <_free_r+0x22>
 800f5d4:	6818      	ldr	r0, [r3, #0]
 800f5d6:	685b      	ldr	r3, [r3, #4]
 800f5d8:	4408      	add	r0, r1
 800f5da:	6053      	str	r3, [r2, #4]
 800f5dc:	6010      	str	r0, [r2, #0]
 800f5de:	e7da      	b.n	800f596 <_free_r+0x22>
 800f5e0:	d902      	bls.n	800f5e8 <_free_r+0x74>
 800f5e2:	230c      	movs	r3, #12
 800f5e4:	602b      	str	r3, [r5, #0]
 800f5e6:	e7d6      	b.n	800f596 <_free_r+0x22>
 800f5e8:	6820      	ldr	r0, [r4, #0]
 800f5ea:	1821      	adds	r1, r4, r0
 800f5ec:	428b      	cmp	r3, r1
 800f5ee:	bf02      	ittt	eq
 800f5f0:	6819      	ldreq	r1, [r3, #0]
 800f5f2:	685b      	ldreq	r3, [r3, #4]
 800f5f4:	1809      	addeq	r1, r1, r0
 800f5f6:	6063      	str	r3, [r4, #4]
 800f5f8:	bf08      	it	eq
 800f5fa:	6021      	streq	r1, [r4, #0]
 800f5fc:	6054      	str	r4, [r2, #4]
 800f5fe:	e7ca      	b.n	800f596 <_free_r+0x22>
 800f600:	bd38      	pop	{r3, r4, r5, pc}
 800f602:	bf00      	nop
 800f604:	20000694 	.word	0x20000694

0800f608 <malloc>:
 800f608:	4b02      	ldr	r3, [pc, #8]	@ (800f614 <malloc+0xc>)
 800f60a:	4601      	mov	r1, r0
 800f60c:	6818      	ldr	r0, [r3, #0]
 800f60e:	f000 b825 	b.w	800f65c <_malloc_r>
 800f612:	bf00      	nop
 800f614:	20000018 	.word	0x20000018

0800f618 <sbrk_aligned>:
 800f618:	b570      	push	{r4, r5, r6, lr}
 800f61a:	4e0f      	ldr	r6, [pc, #60]	@ (800f658 <sbrk_aligned+0x40>)
 800f61c:	460c      	mov	r4, r1
 800f61e:	4605      	mov	r5, r0
 800f620:	6831      	ldr	r1, [r6, #0]
 800f622:	b911      	cbnz	r1, 800f62a <sbrk_aligned+0x12>
 800f624:	f001 fe12 	bl	801124c <_sbrk_r>
 800f628:	6030      	str	r0, [r6, #0]
 800f62a:	4621      	mov	r1, r4
 800f62c:	4628      	mov	r0, r5
 800f62e:	f001 fe0d 	bl	801124c <_sbrk_r>
 800f632:	1c43      	adds	r3, r0, #1
 800f634:	d103      	bne.n	800f63e <sbrk_aligned+0x26>
 800f636:	f04f 34ff 	mov.w	r4, #4294967295
 800f63a:	4620      	mov	r0, r4
 800f63c:	bd70      	pop	{r4, r5, r6, pc}
 800f63e:	1cc4      	adds	r4, r0, #3
 800f640:	f024 0403 	bic.w	r4, r4, #3
 800f644:	42a0      	cmp	r0, r4
 800f646:	d0f8      	beq.n	800f63a <sbrk_aligned+0x22>
 800f648:	1a21      	subs	r1, r4, r0
 800f64a:	4628      	mov	r0, r5
 800f64c:	f001 fdfe 	bl	801124c <_sbrk_r>
 800f650:	3001      	adds	r0, #1
 800f652:	d1f2      	bne.n	800f63a <sbrk_aligned+0x22>
 800f654:	e7ef      	b.n	800f636 <sbrk_aligned+0x1e>
 800f656:	bf00      	nop
 800f658:	20000690 	.word	0x20000690

0800f65c <_malloc_r>:
 800f65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f660:	1ccd      	adds	r5, r1, #3
 800f662:	4606      	mov	r6, r0
 800f664:	f025 0503 	bic.w	r5, r5, #3
 800f668:	3508      	adds	r5, #8
 800f66a:	2d0c      	cmp	r5, #12
 800f66c:	bf38      	it	cc
 800f66e:	250c      	movcc	r5, #12
 800f670:	2d00      	cmp	r5, #0
 800f672:	db01      	blt.n	800f678 <_malloc_r+0x1c>
 800f674:	42a9      	cmp	r1, r5
 800f676:	d904      	bls.n	800f682 <_malloc_r+0x26>
 800f678:	230c      	movs	r3, #12
 800f67a:	6033      	str	r3, [r6, #0]
 800f67c:	2000      	movs	r0, #0
 800f67e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f682:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f758 <_malloc_r+0xfc>
 800f686:	f000 f869 	bl	800f75c <__malloc_lock>
 800f68a:	f8d8 3000 	ldr.w	r3, [r8]
 800f68e:	461c      	mov	r4, r3
 800f690:	bb44      	cbnz	r4, 800f6e4 <_malloc_r+0x88>
 800f692:	4629      	mov	r1, r5
 800f694:	4630      	mov	r0, r6
 800f696:	f7ff ffbf 	bl	800f618 <sbrk_aligned>
 800f69a:	1c43      	adds	r3, r0, #1
 800f69c:	4604      	mov	r4, r0
 800f69e:	d158      	bne.n	800f752 <_malloc_r+0xf6>
 800f6a0:	f8d8 4000 	ldr.w	r4, [r8]
 800f6a4:	4627      	mov	r7, r4
 800f6a6:	2f00      	cmp	r7, #0
 800f6a8:	d143      	bne.n	800f732 <_malloc_r+0xd6>
 800f6aa:	2c00      	cmp	r4, #0
 800f6ac:	d04b      	beq.n	800f746 <_malloc_r+0xea>
 800f6ae:	6823      	ldr	r3, [r4, #0]
 800f6b0:	4639      	mov	r1, r7
 800f6b2:	4630      	mov	r0, r6
 800f6b4:	eb04 0903 	add.w	r9, r4, r3
 800f6b8:	f001 fdc8 	bl	801124c <_sbrk_r>
 800f6bc:	4581      	cmp	r9, r0
 800f6be:	d142      	bne.n	800f746 <_malloc_r+0xea>
 800f6c0:	6821      	ldr	r1, [r4, #0]
 800f6c2:	4630      	mov	r0, r6
 800f6c4:	1a6d      	subs	r5, r5, r1
 800f6c6:	4629      	mov	r1, r5
 800f6c8:	f7ff ffa6 	bl	800f618 <sbrk_aligned>
 800f6cc:	3001      	adds	r0, #1
 800f6ce:	d03a      	beq.n	800f746 <_malloc_r+0xea>
 800f6d0:	6823      	ldr	r3, [r4, #0]
 800f6d2:	442b      	add	r3, r5
 800f6d4:	6023      	str	r3, [r4, #0]
 800f6d6:	f8d8 3000 	ldr.w	r3, [r8]
 800f6da:	685a      	ldr	r2, [r3, #4]
 800f6dc:	bb62      	cbnz	r2, 800f738 <_malloc_r+0xdc>
 800f6de:	f8c8 7000 	str.w	r7, [r8]
 800f6e2:	e00f      	b.n	800f704 <_malloc_r+0xa8>
 800f6e4:	6822      	ldr	r2, [r4, #0]
 800f6e6:	1b52      	subs	r2, r2, r5
 800f6e8:	d420      	bmi.n	800f72c <_malloc_r+0xd0>
 800f6ea:	2a0b      	cmp	r2, #11
 800f6ec:	d917      	bls.n	800f71e <_malloc_r+0xc2>
 800f6ee:	1961      	adds	r1, r4, r5
 800f6f0:	42a3      	cmp	r3, r4
 800f6f2:	6025      	str	r5, [r4, #0]
 800f6f4:	bf18      	it	ne
 800f6f6:	6059      	strne	r1, [r3, #4]
 800f6f8:	6863      	ldr	r3, [r4, #4]
 800f6fa:	bf08      	it	eq
 800f6fc:	f8c8 1000 	streq.w	r1, [r8]
 800f700:	5162      	str	r2, [r4, r5]
 800f702:	604b      	str	r3, [r1, #4]
 800f704:	4630      	mov	r0, r6
 800f706:	f000 f82f 	bl	800f768 <__malloc_unlock>
 800f70a:	f104 000b 	add.w	r0, r4, #11
 800f70e:	1d23      	adds	r3, r4, #4
 800f710:	f020 0007 	bic.w	r0, r0, #7
 800f714:	1ac2      	subs	r2, r0, r3
 800f716:	bf1c      	itt	ne
 800f718:	1a1b      	subne	r3, r3, r0
 800f71a:	50a3      	strne	r3, [r4, r2]
 800f71c:	e7af      	b.n	800f67e <_malloc_r+0x22>
 800f71e:	6862      	ldr	r2, [r4, #4]
 800f720:	42a3      	cmp	r3, r4
 800f722:	bf0c      	ite	eq
 800f724:	f8c8 2000 	streq.w	r2, [r8]
 800f728:	605a      	strne	r2, [r3, #4]
 800f72a:	e7eb      	b.n	800f704 <_malloc_r+0xa8>
 800f72c:	4623      	mov	r3, r4
 800f72e:	6864      	ldr	r4, [r4, #4]
 800f730:	e7ae      	b.n	800f690 <_malloc_r+0x34>
 800f732:	463c      	mov	r4, r7
 800f734:	687f      	ldr	r7, [r7, #4]
 800f736:	e7b6      	b.n	800f6a6 <_malloc_r+0x4a>
 800f738:	461a      	mov	r2, r3
 800f73a:	685b      	ldr	r3, [r3, #4]
 800f73c:	42a3      	cmp	r3, r4
 800f73e:	d1fb      	bne.n	800f738 <_malloc_r+0xdc>
 800f740:	2300      	movs	r3, #0
 800f742:	6053      	str	r3, [r2, #4]
 800f744:	e7de      	b.n	800f704 <_malloc_r+0xa8>
 800f746:	230c      	movs	r3, #12
 800f748:	4630      	mov	r0, r6
 800f74a:	6033      	str	r3, [r6, #0]
 800f74c:	f000 f80c 	bl	800f768 <__malloc_unlock>
 800f750:	e794      	b.n	800f67c <_malloc_r+0x20>
 800f752:	6005      	str	r5, [r0, #0]
 800f754:	e7d6      	b.n	800f704 <_malloc_r+0xa8>
 800f756:	bf00      	nop
 800f758:	20000694 	.word	0x20000694

0800f75c <__malloc_lock>:
 800f75c:	4801      	ldr	r0, [pc, #4]	@ (800f764 <__malloc_lock+0x8>)
 800f75e:	f7ff b890 	b.w	800e882 <__retarget_lock_acquire_recursive>
 800f762:	bf00      	nop
 800f764:	2000068c 	.word	0x2000068c

0800f768 <__malloc_unlock>:
 800f768:	4801      	ldr	r0, [pc, #4]	@ (800f770 <__malloc_unlock+0x8>)
 800f76a:	f7ff b88b 	b.w	800e884 <__retarget_lock_release_recursive>
 800f76e:	bf00      	nop
 800f770:	2000068c 	.word	0x2000068c

0800f774 <_Balloc>:
 800f774:	b570      	push	{r4, r5, r6, lr}
 800f776:	69c6      	ldr	r6, [r0, #28]
 800f778:	4604      	mov	r4, r0
 800f77a:	460d      	mov	r5, r1
 800f77c:	b976      	cbnz	r6, 800f79c <_Balloc+0x28>
 800f77e:	2010      	movs	r0, #16
 800f780:	f7ff ff42 	bl	800f608 <malloc>
 800f784:	4602      	mov	r2, r0
 800f786:	61e0      	str	r0, [r4, #28]
 800f788:	b920      	cbnz	r0, 800f794 <_Balloc+0x20>
 800f78a:	4b18      	ldr	r3, [pc, #96]	@ (800f7ec <_Balloc+0x78>)
 800f78c:	216b      	movs	r1, #107	@ 0x6b
 800f78e:	4818      	ldr	r0, [pc, #96]	@ (800f7f0 <_Balloc+0x7c>)
 800f790:	f001 fd82 	bl	8011298 <__assert_func>
 800f794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f798:	6006      	str	r6, [r0, #0]
 800f79a:	60c6      	str	r6, [r0, #12]
 800f79c:	69e6      	ldr	r6, [r4, #28]
 800f79e:	68f3      	ldr	r3, [r6, #12]
 800f7a0:	b183      	cbz	r3, 800f7c4 <_Balloc+0x50>
 800f7a2:	69e3      	ldr	r3, [r4, #28]
 800f7a4:	68db      	ldr	r3, [r3, #12]
 800f7a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f7aa:	b9b8      	cbnz	r0, 800f7dc <_Balloc+0x68>
 800f7ac:	2101      	movs	r1, #1
 800f7ae:	4620      	mov	r0, r4
 800f7b0:	fa01 f605 	lsl.w	r6, r1, r5
 800f7b4:	1d72      	adds	r2, r6, #5
 800f7b6:	0092      	lsls	r2, r2, #2
 800f7b8:	f001 fd8c 	bl	80112d4 <_calloc_r>
 800f7bc:	b160      	cbz	r0, 800f7d8 <_Balloc+0x64>
 800f7be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f7c2:	e00e      	b.n	800f7e2 <_Balloc+0x6e>
 800f7c4:	2221      	movs	r2, #33	@ 0x21
 800f7c6:	2104      	movs	r1, #4
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	f001 fd83 	bl	80112d4 <_calloc_r>
 800f7ce:	69e3      	ldr	r3, [r4, #28]
 800f7d0:	60f0      	str	r0, [r6, #12]
 800f7d2:	68db      	ldr	r3, [r3, #12]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1e4      	bne.n	800f7a2 <_Balloc+0x2e>
 800f7d8:	2000      	movs	r0, #0
 800f7da:	bd70      	pop	{r4, r5, r6, pc}
 800f7dc:	6802      	ldr	r2, [r0, #0]
 800f7de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7e8:	e7f7      	b.n	800f7da <_Balloc+0x66>
 800f7ea:	bf00      	nop
 800f7ec:	080120da 	.word	0x080120da
 800f7f0:	0801215a 	.word	0x0801215a

0800f7f4 <_Bfree>:
 800f7f4:	b570      	push	{r4, r5, r6, lr}
 800f7f6:	69c6      	ldr	r6, [r0, #28]
 800f7f8:	4605      	mov	r5, r0
 800f7fa:	460c      	mov	r4, r1
 800f7fc:	b976      	cbnz	r6, 800f81c <_Bfree+0x28>
 800f7fe:	2010      	movs	r0, #16
 800f800:	f7ff ff02 	bl	800f608 <malloc>
 800f804:	4602      	mov	r2, r0
 800f806:	61e8      	str	r0, [r5, #28]
 800f808:	b920      	cbnz	r0, 800f814 <_Bfree+0x20>
 800f80a:	4b09      	ldr	r3, [pc, #36]	@ (800f830 <_Bfree+0x3c>)
 800f80c:	218f      	movs	r1, #143	@ 0x8f
 800f80e:	4809      	ldr	r0, [pc, #36]	@ (800f834 <_Bfree+0x40>)
 800f810:	f001 fd42 	bl	8011298 <__assert_func>
 800f814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f818:	6006      	str	r6, [r0, #0]
 800f81a:	60c6      	str	r6, [r0, #12]
 800f81c:	b13c      	cbz	r4, 800f82e <_Bfree+0x3a>
 800f81e:	69eb      	ldr	r3, [r5, #28]
 800f820:	6862      	ldr	r2, [r4, #4]
 800f822:	68db      	ldr	r3, [r3, #12]
 800f824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f828:	6021      	str	r1, [r4, #0]
 800f82a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f82e:	bd70      	pop	{r4, r5, r6, pc}
 800f830:	080120da 	.word	0x080120da
 800f834:	0801215a 	.word	0x0801215a

0800f838 <__multadd>:
 800f838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f83c:	f101 0c14 	add.w	ip, r1, #20
 800f840:	4607      	mov	r7, r0
 800f842:	460c      	mov	r4, r1
 800f844:	461e      	mov	r6, r3
 800f846:	690d      	ldr	r5, [r1, #16]
 800f848:	2000      	movs	r0, #0
 800f84a:	f8dc 3000 	ldr.w	r3, [ip]
 800f84e:	3001      	adds	r0, #1
 800f850:	b299      	uxth	r1, r3
 800f852:	4285      	cmp	r5, r0
 800f854:	fb02 6101 	mla	r1, r2, r1, r6
 800f858:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f85c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800f860:	b289      	uxth	r1, r1
 800f862:	fb02 3306 	mla	r3, r2, r6, r3
 800f866:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f86a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f86e:	f84c 1b04 	str.w	r1, [ip], #4
 800f872:	dcea      	bgt.n	800f84a <__multadd+0x12>
 800f874:	b30e      	cbz	r6, 800f8ba <__multadd+0x82>
 800f876:	68a3      	ldr	r3, [r4, #8]
 800f878:	42ab      	cmp	r3, r5
 800f87a:	dc19      	bgt.n	800f8b0 <__multadd+0x78>
 800f87c:	6861      	ldr	r1, [r4, #4]
 800f87e:	4638      	mov	r0, r7
 800f880:	3101      	adds	r1, #1
 800f882:	f7ff ff77 	bl	800f774 <_Balloc>
 800f886:	4680      	mov	r8, r0
 800f888:	b928      	cbnz	r0, 800f896 <__multadd+0x5e>
 800f88a:	4602      	mov	r2, r0
 800f88c:	4b0c      	ldr	r3, [pc, #48]	@ (800f8c0 <__multadd+0x88>)
 800f88e:	21ba      	movs	r1, #186	@ 0xba
 800f890:	480c      	ldr	r0, [pc, #48]	@ (800f8c4 <__multadd+0x8c>)
 800f892:	f001 fd01 	bl	8011298 <__assert_func>
 800f896:	6922      	ldr	r2, [r4, #16]
 800f898:	f104 010c 	add.w	r1, r4, #12
 800f89c:	300c      	adds	r0, #12
 800f89e:	3202      	adds	r2, #2
 800f8a0:	0092      	lsls	r2, r2, #2
 800f8a2:	f001 fce3 	bl	801126c <memcpy>
 800f8a6:	4621      	mov	r1, r4
 800f8a8:	4644      	mov	r4, r8
 800f8aa:	4638      	mov	r0, r7
 800f8ac:	f7ff ffa2 	bl	800f7f4 <_Bfree>
 800f8b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f8b4:	3501      	adds	r5, #1
 800f8b6:	615e      	str	r6, [r3, #20]
 800f8b8:	6125      	str	r5, [r4, #16]
 800f8ba:	4620      	mov	r0, r4
 800f8bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8c0:	08012149 	.word	0x08012149
 800f8c4:	0801215a 	.word	0x0801215a

0800f8c8 <__s2b>:
 800f8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8cc:	4615      	mov	r5, r2
 800f8ce:	461f      	mov	r7, r3
 800f8d0:	2209      	movs	r2, #9
 800f8d2:	3308      	adds	r3, #8
 800f8d4:	460c      	mov	r4, r1
 800f8d6:	4606      	mov	r6, r0
 800f8d8:	2100      	movs	r1, #0
 800f8da:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8de:	2201      	movs	r2, #1
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	db09      	blt.n	800f8f8 <__s2b+0x30>
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	f7ff ff45 	bl	800f774 <_Balloc>
 800f8ea:	b940      	cbnz	r0, 800f8fe <__s2b+0x36>
 800f8ec:	4602      	mov	r2, r0
 800f8ee:	4b19      	ldr	r3, [pc, #100]	@ (800f954 <__s2b+0x8c>)
 800f8f0:	21d3      	movs	r1, #211	@ 0xd3
 800f8f2:	4819      	ldr	r0, [pc, #100]	@ (800f958 <__s2b+0x90>)
 800f8f4:	f001 fcd0 	bl	8011298 <__assert_func>
 800f8f8:	0052      	lsls	r2, r2, #1
 800f8fa:	3101      	adds	r1, #1
 800f8fc:	e7f0      	b.n	800f8e0 <__s2b+0x18>
 800f8fe:	9b08      	ldr	r3, [sp, #32]
 800f900:	2d09      	cmp	r5, #9
 800f902:	6143      	str	r3, [r0, #20]
 800f904:	f04f 0301 	mov.w	r3, #1
 800f908:	6103      	str	r3, [r0, #16]
 800f90a:	dd16      	ble.n	800f93a <__s2b+0x72>
 800f90c:	f104 0909 	add.w	r9, r4, #9
 800f910:	442c      	add	r4, r5
 800f912:	46c8      	mov	r8, r9
 800f914:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f918:	4601      	mov	r1, r0
 800f91a:	220a      	movs	r2, #10
 800f91c:	4630      	mov	r0, r6
 800f91e:	3b30      	subs	r3, #48	@ 0x30
 800f920:	f7ff ff8a 	bl	800f838 <__multadd>
 800f924:	45a0      	cmp	r8, r4
 800f926:	d1f5      	bne.n	800f914 <__s2b+0x4c>
 800f928:	f1a5 0408 	sub.w	r4, r5, #8
 800f92c:	444c      	add	r4, r9
 800f92e:	1b2d      	subs	r5, r5, r4
 800f930:	1963      	adds	r3, r4, r5
 800f932:	42bb      	cmp	r3, r7
 800f934:	db04      	blt.n	800f940 <__s2b+0x78>
 800f936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f93a:	340a      	adds	r4, #10
 800f93c:	2509      	movs	r5, #9
 800f93e:	e7f6      	b.n	800f92e <__s2b+0x66>
 800f940:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f944:	4601      	mov	r1, r0
 800f946:	220a      	movs	r2, #10
 800f948:	4630      	mov	r0, r6
 800f94a:	3b30      	subs	r3, #48	@ 0x30
 800f94c:	f7ff ff74 	bl	800f838 <__multadd>
 800f950:	e7ee      	b.n	800f930 <__s2b+0x68>
 800f952:	bf00      	nop
 800f954:	08012149 	.word	0x08012149
 800f958:	0801215a 	.word	0x0801215a

0800f95c <__hi0bits>:
 800f95c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f960:	4603      	mov	r3, r0
 800f962:	bf36      	itet	cc
 800f964:	0403      	lslcc	r3, r0, #16
 800f966:	2000      	movcs	r0, #0
 800f968:	2010      	movcc	r0, #16
 800f96a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f96e:	bf3c      	itt	cc
 800f970:	021b      	lslcc	r3, r3, #8
 800f972:	3008      	addcc	r0, #8
 800f974:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f978:	bf3c      	itt	cc
 800f97a:	011b      	lslcc	r3, r3, #4
 800f97c:	3004      	addcc	r0, #4
 800f97e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f982:	bf3c      	itt	cc
 800f984:	009b      	lslcc	r3, r3, #2
 800f986:	3002      	addcc	r0, #2
 800f988:	2b00      	cmp	r3, #0
 800f98a:	db05      	blt.n	800f998 <__hi0bits+0x3c>
 800f98c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f990:	f100 0001 	add.w	r0, r0, #1
 800f994:	bf08      	it	eq
 800f996:	2020      	moveq	r0, #32
 800f998:	4770      	bx	lr

0800f99a <__lo0bits>:
 800f99a:	6803      	ldr	r3, [r0, #0]
 800f99c:	4602      	mov	r2, r0
 800f99e:	f013 0007 	ands.w	r0, r3, #7
 800f9a2:	d00b      	beq.n	800f9bc <__lo0bits+0x22>
 800f9a4:	07d9      	lsls	r1, r3, #31
 800f9a6:	d421      	bmi.n	800f9ec <__lo0bits+0x52>
 800f9a8:	0798      	lsls	r0, r3, #30
 800f9aa:	bf47      	ittee	mi
 800f9ac:	085b      	lsrmi	r3, r3, #1
 800f9ae:	2001      	movmi	r0, #1
 800f9b0:	089b      	lsrpl	r3, r3, #2
 800f9b2:	2002      	movpl	r0, #2
 800f9b4:	bf4c      	ite	mi
 800f9b6:	6013      	strmi	r3, [r2, #0]
 800f9b8:	6013      	strpl	r3, [r2, #0]
 800f9ba:	4770      	bx	lr
 800f9bc:	b299      	uxth	r1, r3
 800f9be:	b909      	cbnz	r1, 800f9c4 <__lo0bits+0x2a>
 800f9c0:	0c1b      	lsrs	r3, r3, #16
 800f9c2:	2010      	movs	r0, #16
 800f9c4:	b2d9      	uxtb	r1, r3
 800f9c6:	b909      	cbnz	r1, 800f9cc <__lo0bits+0x32>
 800f9c8:	3008      	adds	r0, #8
 800f9ca:	0a1b      	lsrs	r3, r3, #8
 800f9cc:	0719      	lsls	r1, r3, #28
 800f9ce:	bf04      	itt	eq
 800f9d0:	091b      	lsreq	r3, r3, #4
 800f9d2:	3004      	addeq	r0, #4
 800f9d4:	0799      	lsls	r1, r3, #30
 800f9d6:	bf04      	itt	eq
 800f9d8:	089b      	lsreq	r3, r3, #2
 800f9da:	3002      	addeq	r0, #2
 800f9dc:	07d9      	lsls	r1, r3, #31
 800f9de:	d403      	bmi.n	800f9e8 <__lo0bits+0x4e>
 800f9e0:	085b      	lsrs	r3, r3, #1
 800f9e2:	f100 0001 	add.w	r0, r0, #1
 800f9e6:	d003      	beq.n	800f9f0 <__lo0bits+0x56>
 800f9e8:	6013      	str	r3, [r2, #0]
 800f9ea:	4770      	bx	lr
 800f9ec:	2000      	movs	r0, #0
 800f9ee:	4770      	bx	lr
 800f9f0:	2020      	movs	r0, #32
 800f9f2:	4770      	bx	lr

0800f9f4 <__i2b>:
 800f9f4:	b510      	push	{r4, lr}
 800f9f6:	460c      	mov	r4, r1
 800f9f8:	2101      	movs	r1, #1
 800f9fa:	f7ff febb 	bl	800f774 <_Balloc>
 800f9fe:	4602      	mov	r2, r0
 800fa00:	b928      	cbnz	r0, 800fa0e <__i2b+0x1a>
 800fa02:	4b05      	ldr	r3, [pc, #20]	@ (800fa18 <__i2b+0x24>)
 800fa04:	f240 1145 	movw	r1, #325	@ 0x145
 800fa08:	4804      	ldr	r0, [pc, #16]	@ (800fa1c <__i2b+0x28>)
 800fa0a:	f001 fc45 	bl	8011298 <__assert_func>
 800fa0e:	2301      	movs	r3, #1
 800fa10:	6144      	str	r4, [r0, #20]
 800fa12:	6103      	str	r3, [r0, #16]
 800fa14:	bd10      	pop	{r4, pc}
 800fa16:	bf00      	nop
 800fa18:	08012149 	.word	0x08012149
 800fa1c:	0801215a 	.word	0x0801215a

0800fa20 <__multiply>:
 800fa20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa24:	4617      	mov	r7, r2
 800fa26:	690a      	ldr	r2, [r1, #16]
 800fa28:	4689      	mov	r9, r1
 800fa2a:	b085      	sub	sp, #20
 800fa2c:	693b      	ldr	r3, [r7, #16]
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	bfa2      	ittt	ge
 800fa32:	463b      	movge	r3, r7
 800fa34:	460f      	movge	r7, r1
 800fa36:	4699      	movge	r9, r3
 800fa38:	693d      	ldr	r5, [r7, #16]
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fa40:	6879      	ldr	r1, [r7, #4]
 800fa42:	eb05 060a 	add.w	r6, r5, sl
 800fa46:	42b3      	cmp	r3, r6
 800fa48:	bfb8      	it	lt
 800fa4a:	3101      	addlt	r1, #1
 800fa4c:	f7ff fe92 	bl	800f774 <_Balloc>
 800fa50:	b930      	cbnz	r0, 800fa60 <__multiply+0x40>
 800fa52:	4602      	mov	r2, r0
 800fa54:	4b42      	ldr	r3, [pc, #264]	@ (800fb60 <__multiply+0x140>)
 800fa56:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fa5a:	4842      	ldr	r0, [pc, #264]	@ (800fb64 <__multiply+0x144>)
 800fa5c:	f001 fc1c 	bl	8011298 <__assert_func>
 800fa60:	f100 0414 	add.w	r4, r0, #20
 800fa64:	2200      	movs	r2, #0
 800fa66:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fa6a:	4623      	mov	r3, r4
 800fa6c:	4573      	cmp	r3, lr
 800fa6e:	d320      	bcc.n	800fab2 <__multiply+0x92>
 800fa70:	f107 0814 	add.w	r8, r7, #20
 800fa74:	f109 0114 	add.w	r1, r9, #20
 800fa78:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fa7c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fa80:	9302      	str	r3, [sp, #8]
 800fa82:	1beb      	subs	r3, r5, r7
 800fa84:	3715      	adds	r7, #21
 800fa86:	3b15      	subs	r3, #21
 800fa88:	f023 0303 	bic.w	r3, r3, #3
 800fa8c:	3304      	adds	r3, #4
 800fa8e:	42bd      	cmp	r5, r7
 800fa90:	bf38      	it	cc
 800fa92:	2304      	movcc	r3, #4
 800fa94:	9301      	str	r3, [sp, #4]
 800fa96:	9b02      	ldr	r3, [sp, #8]
 800fa98:	9103      	str	r1, [sp, #12]
 800fa9a:	428b      	cmp	r3, r1
 800fa9c:	d80c      	bhi.n	800fab8 <__multiply+0x98>
 800fa9e:	2e00      	cmp	r6, #0
 800faa0:	dd03      	ble.n	800faaa <__multiply+0x8a>
 800faa2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d057      	beq.n	800fb5a <__multiply+0x13a>
 800faaa:	6106      	str	r6, [r0, #16]
 800faac:	b005      	add	sp, #20
 800faae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab2:	f843 2b04 	str.w	r2, [r3], #4
 800fab6:	e7d9      	b.n	800fa6c <__multiply+0x4c>
 800fab8:	f8b1 a000 	ldrh.w	sl, [r1]
 800fabc:	f1ba 0f00 	cmp.w	sl, #0
 800fac0:	d021      	beq.n	800fb06 <__multiply+0xe6>
 800fac2:	46c4      	mov	ip, r8
 800fac4:	46a1      	mov	r9, r4
 800fac6:	2700      	movs	r7, #0
 800fac8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800facc:	f8d9 3000 	ldr.w	r3, [r9]
 800fad0:	fa1f fb82 	uxth.w	fp, r2
 800fad4:	4565      	cmp	r5, ip
 800fad6:	b29b      	uxth	r3, r3
 800fad8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800fadc:	fb0a 330b 	mla	r3, sl, fp, r3
 800fae0:	443b      	add	r3, r7
 800fae2:	f8d9 7000 	ldr.w	r7, [r9]
 800fae6:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800faea:	fb0a 7202 	mla	r2, sl, r2, r7
 800faee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800faf2:	b29b      	uxth	r3, r3
 800faf4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800faf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fafc:	f849 3b04 	str.w	r3, [r9], #4
 800fb00:	d8e2      	bhi.n	800fac8 <__multiply+0xa8>
 800fb02:	9b01      	ldr	r3, [sp, #4]
 800fb04:	50e7      	str	r7, [r4, r3]
 800fb06:	9b03      	ldr	r3, [sp, #12]
 800fb08:	3104      	adds	r1, #4
 800fb0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fb0e:	f1b9 0f00 	cmp.w	r9, #0
 800fb12:	d020      	beq.n	800fb56 <__multiply+0x136>
 800fb14:	6823      	ldr	r3, [r4, #0]
 800fb16:	4647      	mov	r7, r8
 800fb18:	46a4      	mov	ip, r4
 800fb1a:	f04f 0a00 	mov.w	sl, #0
 800fb1e:	f8b7 b000 	ldrh.w	fp, [r7]
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fb28:	fb09 220b 	mla	r2, r9, fp, r2
 800fb2c:	4452      	add	r2, sl
 800fb2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb32:	f84c 3b04 	str.w	r3, [ip], #4
 800fb36:	f857 3b04 	ldr.w	r3, [r7], #4
 800fb3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb3e:	f8bc 3000 	ldrh.w	r3, [ip]
 800fb42:	42bd      	cmp	r5, r7
 800fb44:	fb09 330a 	mla	r3, r9, sl, r3
 800fb48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fb4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb50:	d8e5      	bhi.n	800fb1e <__multiply+0xfe>
 800fb52:	9a01      	ldr	r2, [sp, #4]
 800fb54:	50a3      	str	r3, [r4, r2]
 800fb56:	3404      	adds	r4, #4
 800fb58:	e79d      	b.n	800fa96 <__multiply+0x76>
 800fb5a:	3e01      	subs	r6, #1
 800fb5c:	e79f      	b.n	800fa9e <__multiply+0x7e>
 800fb5e:	bf00      	nop
 800fb60:	08012149 	.word	0x08012149
 800fb64:	0801215a 	.word	0x0801215a

0800fb68 <__pow5mult>:
 800fb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb6c:	4615      	mov	r5, r2
 800fb6e:	f012 0203 	ands.w	r2, r2, #3
 800fb72:	4607      	mov	r7, r0
 800fb74:	460e      	mov	r6, r1
 800fb76:	d007      	beq.n	800fb88 <__pow5mult+0x20>
 800fb78:	3a01      	subs	r2, #1
 800fb7a:	4c25      	ldr	r4, [pc, #148]	@ (800fc10 <__pow5mult+0xa8>)
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb82:	f7ff fe59 	bl	800f838 <__multadd>
 800fb86:	4606      	mov	r6, r0
 800fb88:	10ad      	asrs	r5, r5, #2
 800fb8a:	d03d      	beq.n	800fc08 <__pow5mult+0xa0>
 800fb8c:	69fc      	ldr	r4, [r7, #28]
 800fb8e:	b97c      	cbnz	r4, 800fbb0 <__pow5mult+0x48>
 800fb90:	2010      	movs	r0, #16
 800fb92:	f7ff fd39 	bl	800f608 <malloc>
 800fb96:	4602      	mov	r2, r0
 800fb98:	61f8      	str	r0, [r7, #28]
 800fb9a:	b928      	cbnz	r0, 800fba8 <__pow5mult+0x40>
 800fb9c:	4b1d      	ldr	r3, [pc, #116]	@ (800fc14 <__pow5mult+0xac>)
 800fb9e:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fba2:	481d      	ldr	r0, [pc, #116]	@ (800fc18 <__pow5mult+0xb0>)
 800fba4:	f001 fb78 	bl	8011298 <__assert_func>
 800fba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fbac:	6004      	str	r4, [r0, #0]
 800fbae:	60c4      	str	r4, [r0, #12]
 800fbb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fbb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fbb8:	b94c      	cbnz	r4, 800fbce <__pow5mult+0x66>
 800fbba:	f240 2171 	movw	r1, #625	@ 0x271
 800fbbe:	4638      	mov	r0, r7
 800fbc0:	f7ff ff18 	bl	800f9f4 <__i2b>
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	4604      	mov	r4, r0
 800fbc8:	f8c8 0008 	str.w	r0, [r8, #8]
 800fbcc:	6003      	str	r3, [r0, #0]
 800fbce:	f04f 0900 	mov.w	r9, #0
 800fbd2:	07eb      	lsls	r3, r5, #31
 800fbd4:	d50a      	bpl.n	800fbec <__pow5mult+0x84>
 800fbd6:	4631      	mov	r1, r6
 800fbd8:	4622      	mov	r2, r4
 800fbda:	4638      	mov	r0, r7
 800fbdc:	f7ff ff20 	bl	800fa20 <__multiply>
 800fbe0:	4680      	mov	r8, r0
 800fbe2:	4631      	mov	r1, r6
 800fbe4:	4638      	mov	r0, r7
 800fbe6:	4646      	mov	r6, r8
 800fbe8:	f7ff fe04 	bl	800f7f4 <_Bfree>
 800fbec:	106d      	asrs	r5, r5, #1
 800fbee:	d00b      	beq.n	800fc08 <__pow5mult+0xa0>
 800fbf0:	6820      	ldr	r0, [r4, #0]
 800fbf2:	b938      	cbnz	r0, 800fc04 <__pow5mult+0x9c>
 800fbf4:	4622      	mov	r2, r4
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	4638      	mov	r0, r7
 800fbfa:	f7ff ff11 	bl	800fa20 <__multiply>
 800fbfe:	6020      	str	r0, [r4, #0]
 800fc00:	f8c0 9000 	str.w	r9, [r0]
 800fc04:	4604      	mov	r4, r0
 800fc06:	e7e4      	b.n	800fbd2 <__pow5mult+0x6a>
 800fc08:	4630      	mov	r0, r6
 800fc0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc0e:	bf00      	nop
 800fc10:	0801226c 	.word	0x0801226c
 800fc14:	080120da 	.word	0x080120da
 800fc18:	0801215a 	.word	0x0801215a

0800fc1c <__lshift>:
 800fc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc20:	460c      	mov	r4, r1
 800fc22:	4607      	mov	r7, r0
 800fc24:	4691      	mov	r9, r2
 800fc26:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc2a:	6923      	ldr	r3, [r4, #16]
 800fc2c:	6849      	ldr	r1, [r1, #4]
 800fc2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fc32:	68a3      	ldr	r3, [r4, #8]
 800fc34:	f108 0601 	add.w	r6, r8, #1
 800fc38:	42b3      	cmp	r3, r6
 800fc3a:	db0b      	blt.n	800fc54 <__lshift+0x38>
 800fc3c:	4638      	mov	r0, r7
 800fc3e:	f7ff fd99 	bl	800f774 <_Balloc>
 800fc42:	4605      	mov	r5, r0
 800fc44:	b948      	cbnz	r0, 800fc5a <__lshift+0x3e>
 800fc46:	4602      	mov	r2, r0
 800fc48:	4b28      	ldr	r3, [pc, #160]	@ (800fcec <__lshift+0xd0>)
 800fc4a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fc4e:	4828      	ldr	r0, [pc, #160]	@ (800fcf0 <__lshift+0xd4>)
 800fc50:	f001 fb22 	bl	8011298 <__assert_func>
 800fc54:	3101      	adds	r1, #1
 800fc56:	005b      	lsls	r3, r3, #1
 800fc58:	e7ee      	b.n	800fc38 <__lshift+0x1c>
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	f100 0114 	add.w	r1, r0, #20
 800fc60:	f100 0210 	add.w	r2, r0, #16
 800fc64:	4618      	mov	r0, r3
 800fc66:	4553      	cmp	r3, sl
 800fc68:	db33      	blt.n	800fcd2 <__lshift+0xb6>
 800fc6a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc6e:	f104 0314 	add.w	r3, r4, #20
 800fc72:	6920      	ldr	r0, [r4, #16]
 800fc74:	f019 091f 	ands.w	r9, r9, #31
 800fc78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc80:	d02b      	beq.n	800fcda <__lshift+0xbe>
 800fc82:	f1c9 0e20 	rsb	lr, r9, #32
 800fc86:	468a      	mov	sl, r1
 800fc88:	2200      	movs	r2, #0
 800fc8a:	6818      	ldr	r0, [r3, #0]
 800fc8c:	fa00 f009 	lsl.w	r0, r0, r9
 800fc90:	4310      	orrs	r0, r2
 800fc92:	f84a 0b04 	str.w	r0, [sl], #4
 800fc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc9a:	459c      	cmp	ip, r3
 800fc9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800fca0:	d8f3      	bhi.n	800fc8a <__lshift+0x6e>
 800fca2:	ebac 0304 	sub.w	r3, ip, r4
 800fca6:	f104 0015 	add.w	r0, r4, #21
 800fcaa:	3b15      	subs	r3, #21
 800fcac:	f023 0303 	bic.w	r3, r3, #3
 800fcb0:	3304      	adds	r3, #4
 800fcb2:	4560      	cmp	r0, ip
 800fcb4:	bf88      	it	hi
 800fcb6:	2304      	movhi	r3, #4
 800fcb8:	50ca      	str	r2, [r1, r3]
 800fcba:	b10a      	cbz	r2, 800fcc0 <__lshift+0xa4>
 800fcbc:	f108 0602 	add.w	r6, r8, #2
 800fcc0:	3e01      	subs	r6, #1
 800fcc2:	4638      	mov	r0, r7
 800fcc4:	4621      	mov	r1, r4
 800fcc6:	612e      	str	r6, [r5, #16]
 800fcc8:	f7ff fd94 	bl	800f7f4 <_Bfree>
 800fccc:	4628      	mov	r0, r5
 800fcce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	f842 0f04 	str.w	r0, [r2, #4]!
 800fcd8:	e7c5      	b.n	800fc66 <__lshift+0x4a>
 800fcda:	3904      	subs	r1, #4
 800fcdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800fce0:	459c      	cmp	ip, r3
 800fce2:	f841 2f04 	str.w	r2, [r1, #4]!
 800fce6:	d8f9      	bhi.n	800fcdc <__lshift+0xc0>
 800fce8:	e7ea      	b.n	800fcc0 <__lshift+0xa4>
 800fcea:	bf00      	nop
 800fcec:	08012149 	.word	0x08012149
 800fcf0:	0801215a 	.word	0x0801215a

0800fcf4 <__mcmp>:
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	690a      	ldr	r2, [r1, #16]
 800fcf8:	6900      	ldr	r0, [r0, #16]
 800fcfa:	1a80      	subs	r0, r0, r2
 800fcfc:	b530      	push	{r4, r5, lr}
 800fcfe:	d10e      	bne.n	800fd1e <__mcmp+0x2a>
 800fd00:	3314      	adds	r3, #20
 800fd02:	3114      	adds	r1, #20
 800fd04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fd08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fd0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fd10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fd14:	4295      	cmp	r5, r2
 800fd16:	d003      	beq.n	800fd20 <__mcmp+0x2c>
 800fd18:	d205      	bcs.n	800fd26 <__mcmp+0x32>
 800fd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd1e:	bd30      	pop	{r4, r5, pc}
 800fd20:	42a3      	cmp	r3, r4
 800fd22:	d3f3      	bcc.n	800fd0c <__mcmp+0x18>
 800fd24:	e7fb      	b.n	800fd1e <__mcmp+0x2a>
 800fd26:	2001      	movs	r0, #1
 800fd28:	e7f9      	b.n	800fd1e <__mcmp+0x2a>
	...

0800fd2c <__mdiff>:
 800fd2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd30:	4689      	mov	r9, r1
 800fd32:	4606      	mov	r6, r0
 800fd34:	4611      	mov	r1, r2
 800fd36:	4614      	mov	r4, r2
 800fd38:	4648      	mov	r0, r9
 800fd3a:	f7ff ffdb 	bl	800fcf4 <__mcmp>
 800fd3e:	1e05      	subs	r5, r0, #0
 800fd40:	d112      	bne.n	800fd68 <__mdiff+0x3c>
 800fd42:	4629      	mov	r1, r5
 800fd44:	4630      	mov	r0, r6
 800fd46:	f7ff fd15 	bl	800f774 <_Balloc>
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	b928      	cbnz	r0, 800fd5a <__mdiff+0x2e>
 800fd4e:	4b41      	ldr	r3, [pc, #260]	@ (800fe54 <__mdiff+0x128>)
 800fd50:	f240 2137 	movw	r1, #567	@ 0x237
 800fd54:	4840      	ldr	r0, [pc, #256]	@ (800fe58 <__mdiff+0x12c>)
 800fd56:	f001 fa9f 	bl	8011298 <__assert_func>
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd60:	4610      	mov	r0, r2
 800fd62:	b003      	add	sp, #12
 800fd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd68:	bfbc      	itt	lt
 800fd6a:	464b      	movlt	r3, r9
 800fd6c:	46a1      	movlt	r9, r4
 800fd6e:	4630      	mov	r0, r6
 800fd70:	bfb8      	it	lt
 800fd72:	2501      	movlt	r5, #1
 800fd74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fd78:	bfb4      	ite	lt
 800fd7a:	461c      	movlt	r4, r3
 800fd7c:	2500      	movge	r5, #0
 800fd7e:	f7ff fcf9 	bl	800f774 <_Balloc>
 800fd82:	4602      	mov	r2, r0
 800fd84:	b918      	cbnz	r0, 800fd8e <__mdiff+0x62>
 800fd86:	4b33      	ldr	r3, [pc, #204]	@ (800fe54 <__mdiff+0x128>)
 800fd88:	f240 2145 	movw	r1, #581	@ 0x245
 800fd8c:	e7e2      	b.n	800fd54 <__mdiff+0x28>
 800fd8e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fd92:	f104 0e14 	add.w	lr, r4, #20
 800fd96:	6926      	ldr	r6, [r4, #16]
 800fd98:	f100 0b14 	add.w	fp, r0, #20
 800fd9c:	60c5      	str	r5, [r0, #12]
 800fd9e:	f109 0514 	add.w	r5, r9, #20
 800fda2:	f109 0310 	add.w	r3, r9, #16
 800fda6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fdaa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fdae:	46d9      	mov	r9, fp
 800fdb0:	f04f 0c00 	mov.w	ip, #0
 800fdb4:	9301      	str	r3, [sp, #4]
 800fdb6:	9b01      	ldr	r3, [sp, #4]
 800fdb8:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fdbc:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fdc0:	4576      	cmp	r6, lr
 800fdc2:	9301      	str	r3, [sp, #4]
 800fdc4:	fa1f f38a 	uxth.w	r3, sl
 800fdc8:	4619      	mov	r1, r3
 800fdca:	b283      	uxth	r3, r0
 800fdcc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800fdd0:	eba1 0303 	sub.w	r3, r1, r3
 800fdd4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fdd8:	4463      	add	r3, ip
 800fdda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fdde:	b29b      	uxth	r3, r3
 800fde0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fde4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fde8:	f849 3b04 	str.w	r3, [r9], #4
 800fdec:	d8e3      	bhi.n	800fdb6 <__mdiff+0x8a>
 800fdee:	1b33      	subs	r3, r6, r4
 800fdf0:	3415      	adds	r4, #21
 800fdf2:	3b15      	subs	r3, #21
 800fdf4:	f023 0303 	bic.w	r3, r3, #3
 800fdf8:	3304      	adds	r3, #4
 800fdfa:	42a6      	cmp	r6, r4
 800fdfc:	bf38      	it	cc
 800fdfe:	2304      	movcc	r3, #4
 800fe00:	441d      	add	r5, r3
 800fe02:	445b      	add	r3, fp
 800fe04:	462c      	mov	r4, r5
 800fe06:	461e      	mov	r6, r3
 800fe08:	4544      	cmp	r4, r8
 800fe0a:	d30e      	bcc.n	800fe2a <__mdiff+0xfe>
 800fe0c:	f108 0103 	add.w	r1, r8, #3
 800fe10:	1b49      	subs	r1, r1, r5
 800fe12:	3d03      	subs	r5, #3
 800fe14:	f021 0103 	bic.w	r1, r1, #3
 800fe18:	45a8      	cmp	r8, r5
 800fe1a:	bf38      	it	cc
 800fe1c:	2100      	movcc	r1, #0
 800fe1e:	440b      	add	r3, r1
 800fe20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fe24:	b199      	cbz	r1, 800fe4e <__mdiff+0x122>
 800fe26:	6117      	str	r7, [r2, #16]
 800fe28:	e79a      	b.n	800fd60 <__mdiff+0x34>
 800fe2a:	f854 1b04 	ldr.w	r1, [r4], #4
 800fe2e:	46e6      	mov	lr, ip
 800fe30:	fa1f fc81 	uxth.w	ip, r1
 800fe34:	0c08      	lsrs	r0, r1, #16
 800fe36:	4471      	add	r1, lr
 800fe38:	44f4      	add	ip, lr
 800fe3a:	b289      	uxth	r1, r1
 800fe3c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fe40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fe44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fe48:	f846 1b04 	str.w	r1, [r6], #4
 800fe4c:	e7dc      	b.n	800fe08 <__mdiff+0xdc>
 800fe4e:	3f01      	subs	r7, #1
 800fe50:	e7e6      	b.n	800fe20 <__mdiff+0xf4>
 800fe52:	bf00      	nop
 800fe54:	08012149 	.word	0x08012149
 800fe58:	0801215a 	.word	0x0801215a

0800fe5c <__ulp>:
 800fe5c:	b082      	sub	sp, #8
 800fe5e:	4b11      	ldr	r3, [pc, #68]	@ (800fea4 <__ulp+0x48>)
 800fe60:	ed8d 0b00 	vstr	d0, [sp]
 800fe64:	9a01      	ldr	r2, [sp, #4]
 800fe66:	4013      	ands	r3, r2
 800fe68:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	dc08      	bgt.n	800fe82 <__ulp+0x26>
 800fe70:	425b      	negs	r3, r3
 800fe72:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fe76:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fe7a:	da04      	bge.n	800fe86 <__ulp+0x2a>
 800fe7c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fe80:	4113      	asrs	r3, r2
 800fe82:	2200      	movs	r2, #0
 800fe84:	e008      	b.n	800fe98 <__ulp+0x3c>
 800fe86:	f1a2 0314 	sub.w	r3, r2, #20
 800fe8a:	2b1e      	cmp	r3, #30
 800fe8c:	bfd6      	itet	le
 800fe8e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fe92:	2201      	movgt	r2, #1
 800fe94:	40da      	lsrle	r2, r3
 800fe96:	2300      	movs	r3, #0
 800fe98:	4619      	mov	r1, r3
 800fe9a:	4610      	mov	r0, r2
 800fe9c:	ec41 0b10 	vmov	d0, r0, r1
 800fea0:	b002      	add	sp, #8
 800fea2:	4770      	bx	lr
 800fea4:	7ff00000 	.word	0x7ff00000

0800fea8 <__b2d>:
 800fea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800feac:	6906      	ldr	r6, [r0, #16]
 800feae:	f100 0814 	add.w	r8, r0, #20
 800feb2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800feb6:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800feba:	1f37      	subs	r7, r6, #4
 800febc:	4610      	mov	r0, r2
 800febe:	f7ff fd4d 	bl	800f95c <__hi0bits>
 800fec2:	f1c0 0320 	rsb	r3, r0, #32
 800fec6:	280a      	cmp	r0, #10
 800fec8:	600b      	str	r3, [r1, #0]
 800feca:	491d      	ldr	r1, [pc, #116]	@ (800ff40 <__b2d+0x98>)
 800fecc:	dc16      	bgt.n	800fefc <__b2d+0x54>
 800fece:	f1c0 0c0b 	rsb	ip, r0, #11
 800fed2:	45b8      	cmp	r8, r7
 800fed4:	f100 0015 	add.w	r0, r0, #21
 800fed8:	fa22 f30c 	lsr.w	r3, r2, ip
 800fedc:	fa02 f000 	lsl.w	r0, r2, r0
 800fee0:	ea43 0501 	orr.w	r5, r3, r1
 800fee4:	bf34      	ite	cc
 800fee6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800feea:	2300      	movcs	r3, #0
 800feec:	fa23 f30c 	lsr.w	r3, r3, ip
 800fef0:	4303      	orrs	r3, r0
 800fef2:	461c      	mov	r4, r3
 800fef4:	ec45 4b10 	vmov	d0, r4, r5
 800fef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fefc:	45b8      	cmp	r8, r7
 800fefe:	bf3a      	itte	cc
 800ff00:	f1a6 0708 	subcc.w	r7, r6, #8
 800ff04:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ff08:	2300      	movcs	r3, #0
 800ff0a:	380b      	subs	r0, #11
 800ff0c:	d014      	beq.n	800ff38 <__b2d+0x90>
 800ff0e:	f1c0 0120 	rsb	r1, r0, #32
 800ff12:	4082      	lsls	r2, r0
 800ff14:	4547      	cmp	r7, r8
 800ff16:	fa23 f401 	lsr.w	r4, r3, r1
 800ff1a:	fa03 f300 	lsl.w	r3, r3, r0
 800ff1e:	ea42 0204 	orr.w	r2, r2, r4
 800ff22:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ff26:	bf8c      	ite	hi
 800ff28:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ff2c:	2200      	movls	r2, #0
 800ff2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ff32:	40ca      	lsrs	r2, r1
 800ff34:	4313      	orrs	r3, r2
 800ff36:	e7dc      	b.n	800fef2 <__b2d+0x4a>
 800ff38:	ea42 0501 	orr.w	r5, r2, r1
 800ff3c:	e7d9      	b.n	800fef2 <__b2d+0x4a>
 800ff3e:	bf00      	nop
 800ff40:	3ff00000 	.word	0x3ff00000

0800ff44 <__d2b>:
 800ff44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ff48:	460f      	mov	r7, r1
 800ff4a:	2101      	movs	r1, #1
 800ff4c:	4616      	mov	r6, r2
 800ff4e:	ec59 8b10 	vmov	r8, r9, d0
 800ff52:	f7ff fc0f 	bl	800f774 <_Balloc>
 800ff56:	4604      	mov	r4, r0
 800ff58:	b930      	cbnz	r0, 800ff68 <__d2b+0x24>
 800ff5a:	4602      	mov	r2, r0
 800ff5c:	4b23      	ldr	r3, [pc, #140]	@ (800ffec <__d2b+0xa8>)
 800ff5e:	f240 310f 	movw	r1, #783	@ 0x30f
 800ff62:	4823      	ldr	r0, [pc, #140]	@ (800fff0 <__d2b+0xac>)
 800ff64:	f001 f998 	bl	8011298 <__assert_func>
 800ff68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ff6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ff70:	b10d      	cbz	r5, 800ff76 <__d2b+0x32>
 800ff72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ff76:	9301      	str	r3, [sp, #4]
 800ff78:	f1b8 0300 	subs.w	r3, r8, #0
 800ff7c:	d023      	beq.n	800ffc6 <__d2b+0x82>
 800ff7e:	4668      	mov	r0, sp
 800ff80:	9300      	str	r3, [sp, #0]
 800ff82:	f7ff fd0a 	bl	800f99a <__lo0bits>
 800ff86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ff8a:	b1d0      	cbz	r0, 800ffc2 <__d2b+0x7e>
 800ff8c:	f1c0 0320 	rsb	r3, r0, #32
 800ff90:	fa02 f303 	lsl.w	r3, r2, r3
 800ff94:	40c2      	lsrs	r2, r0
 800ff96:	430b      	orrs	r3, r1
 800ff98:	9201      	str	r2, [sp, #4]
 800ff9a:	6163      	str	r3, [r4, #20]
 800ff9c:	9b01      	ldr	r3, [sp, #4]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	61a3      	str	r3, [r4, #24]
 800ffa2:	bf0c      	ite	eq
 800ffa4:	2201      	moveq	r2, #1
 800ffa6:	2202      	movne	r2, #2
 800ffa8:	6122      	str	r2, [r4, #16]
 800ffaa:	b1a5      	cbz	r5, 800ffd6 <__d2b+0x92>
 800ffac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ffb0:	4405      	add	r5, r0
 800ffb2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ffb6:	603d      	str	r5, [r7, #0]
 800ffb8:	6030      	str	r0, [r6, #0]
 800ffba:	4620      	mov	r0, r4
 800ffbc:	b003      	add	sp, #12
 800ffbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffc2:	6161      	str	r1, [r4, #20]
 800ffc4:	e7ea      	b.n	800ff9c <__d2b+0x58>
 800ffc6:	a801      	add	r0, sp, #4
 800ffc8:	f7ff fce7 	bl	800f99a <__lo0bits>
 800ffcc:	9b01      	ldr	r3, [sp, #4]
 800ffce:	3020      	adds	r0, #32
 800ffd0:	2201      	movs	r2, #1
 800ffd2:	6163      	str	r3, [r4, #20]
 800ffd4:	e7e8      	b.n	800ffa8 <__d2b+0x64>
 800ffd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ffda:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ffde:	6038      	str	r0, [r7, #0]
 800ffe0:	6918      	ldr	r0, [r3, #16]
 800ffe2:	f7ff fcbb 	bl	800f95c <__hi0bits>
 800ffe6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ffea:	e7e5      	b.n	800ffb8 <__d2b+0x74>
 800ffec:	08012149 	.word	0x08012149
 800fff0:	0801215a 	.word	0x0801215a

0800fff4 <__ratio>:
 800fff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff8:	b085      	sub	sp, #20
 800fffa:	e9cd 1000 	strd	r1, r0, [sp]
 800fffe:	a902      	add	r1, sp, #8
 8010000:	f7ff ff52 	bl	800fea8 <__b2d>
 8010004:	a903      	add	r1, sp, #12
 8010006:	9800      	ldr	r0, [sp, #0]
 8010008:	ec55 4b10 	vmov	r4, r5, d0
 801000c:	f7ff ff4c 	bl	800fea8 <__b2d>
 8010010:	9b01      	ldr	r3, [sp, #4]
 8010012:	462f      	mov	r7, r5
 8010014:	4620      	mov	r0, r4
 8010016:	6919      	ldr	r1, [r3, #16]
 8010018:	9b00      	ldr	r3, [sp, #0]
 801001a:	691b      	ldr	r3, [r3, #16]
 801001c:	1ac9      	subs	r1, r1, r3
 801001e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010022:	ec5b ab10 	vmov	sl, fp, d0
 8010026:	1a9b      	subs	r3, r3, r2
 8010028:	46d9      	mov	r9, fp
 801002a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801002e:	2b00      	cmp	r3, #0
 8010030:	bfcd      	iteet	gt
 8010032:	462a      	movgt	r2, r5
 8010034:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010038:	465a      	movle	r2, fp
 801003a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801003e:	bfd8      	it	le
 8010040:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010044:	4652      	mov	r2, sl
 8010046:	4639      	mov	r1, r7
 8010048:	464b      	mov	r3, r9
 801004a:	f7f0 fc0f 	bl	800086c <__aeabi_ddiv>
 801004e:	ec41 0b10 	vmov	d0, r0, r1
 8010052:	b005      	add	sp, #20
 8010054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010058 <__copybits>:
 8010058:	3901      	subs	r1, #1
 801005a:	f102 0314 	add.w	r3, r2, #20
 801005e:	1149      	asrs	r1, r1, #5
 8010060:	b570      	push	{r4, r5, r6, lr}
 8010062:	3101      	adds	r1, #1
 8010064:	6914      	ldr	r4, [r2, #16]
 8010066:	1f05      	subs	r5, r0, #4
 8010068:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801006c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010070:	42a3      	cmp	r3, r4
 8010072:	d30c      	bcc.n	801008e <__copybits+0x36>
 8010074:	1aa3      	subs	r3, r4, r2
 8010076:	3211      	adds	r2, #17
 8010078:	3b11      	subs	r3, #17
 801007a:	f023 0303 	bic.w	r3, r3, #3
 801007e:	42a2      	cmp	r2, r4
 8010080:	bf88      	it	hi
 8010082:	2300      	movhi	r3, #0
 8010084:	4418      	add	r0, r3
 8010086:	2300      	movs	r3, #0
 8010088:	4288      	cmp	r0, r1
 801008a:	d305      	bcc.n	8010098 <__copybits+0x40>
 801008c:	bd70      	pop	{r4, r5, r6, pc}
 801008e:	f853 6b04 	ldr.w	r6, [r3], #4
 8010092:	f845 6f04 	str.w	r6, [r5, #4]!
 8010096:	e7eb      	b.n	8010070 <__copybits+0x18>
 8010098:	f840 3b04 	str.w	r3, [r0], #4
 801009c:	e7f4      	b.n	8010088 <__copybits+0x30>

0801009e <__any_on>:
 801009e:	f100 0214 	add.w	r2, r0, #20
 80100a2:	114b      	asrs	r3, r1, #5
 80100a4:	6900      	ldr	r0, [r0, #16]
 80100a6:	4298      	cmp	r0, r3
 80100a8:	b510      	push	{r4, lr}
 80100aa:	db11      	blt.n	80100d0 <__any_on+0x32>
 80100ac:	dd0a      	ble.n	80100c4 <__any_on+0x26>
 80100ae:	f011 011f 	ands.w	r1, r1, #31
 80100b2:	d007      	beq.n	80100c4 <__any_on+0x26>
 80100b4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80100b8:	fa24 f001 	lsr.w	r0, r4, r1
 80100bc:	fa00 f101 	lsl.w	r1, r0, r1
 80100c0:	428c      	cmp	r4, r1
 80100c2:	d10b      	bne.n	80100dc <__any_on+0x3e>
 80100c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80100c8:	4293      	cmp	r3, r2
 80100ca:	d803      	bhi.n	80100d4 <__any_on+0x36>
 80100cc:	2000      	movs	r0, #0
 80100ce:	bd10      	pop	{r4, pc}
 80100d0:	4603      	mov	r3, r0
 80100d2:	e7f7      	b.n	80100c4 <__any_on+0x26>
 80100d4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80100d8:	2900      	cmp	r1, #0
 80100da:	d0f5      	beq.n	80100c8 <__any_on+0x2a>
 80100dc:	2001      	movs	r0, #1
 80100de:	e7f6      	b.n	80100ce <__any_on+0x30>

080100e0 <sulp>:
 80100e0:	b570      	push	{r4, r5, r6, lr}
 80100e2:	4604      	mov	r4, r0
 80100e4:	460d      	mov	r5, r1
 80100e6:	4616      	mov	r6, r2
 80100e8:	ec45 4b10 	vmov	d0, r4, r5
 80100ec:	f7ff feb6 	bl	800fe5c <__ulp>
 80100f0:	ec51 0b10 	vmov	r0, r1, d0
 80100f4:	b17e      	cbz	r6, 8010116 <sulp+0x36>
 80100f6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80100fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80100fe:	2b00      	cmp	r3, #0
 8010100:	dd09      	ble.n	8010116 <sulp+0x36>
 8010102:	051b      	lsls	r3, r3, #20
 8010104:	2400      	movs	r4, #0
 8010106:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801010a:	4622      	mov	r2, r4
 801010c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010110:	462b      	mov	r3, r5
 8010112:	f7f0 fa81 	bl	8000618 <__aeabi_dmul>
 8010116:	ec41 0b10 	vmov	d0, r0, r1
 801011a:	bd70      	pop	{r4, r5, r6, pc}
 801011c:	0000      	movs	r0, r0
	...

08010120 <_strtod_l>:
 8010120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010124:	b09f      	sub	sp, #124	@ 0x7c
 8010126:	460c      	mov	r4, r1
 8010128:	f04f 0a00 	mov.w	sl, #0
 801012c:	f04f 0b00 	mov.w	fp, #0
 8010130:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010132:	2200      	movs	r2, #0
 8010134:	9005      	str	r0, [sp, #20]
 8010136:	921a      	str	r2, [sp, #104]	@ 0x68
 8010138:	460a      	mov	r2, r1
 801013a:	9219      	str	r2, [sp, #100]	@ 0x64
 801013c:	7811      	ldrb	r1, [r2, #0]
 801013e:	292b      	cmp	r1, #43	@ 0x2b
 8010140:	d04a      	beq.n	80101d8 <_strtod_l+0xb8>
 8010142:	d838      	bhi.n	80101b6 <_strtod_l+0x96>
 8010144:	290d      	cmp	r1, #13
 8010146:	d832      	bhi.n	80101ae <_strtod_l+0x8e>
 8010148:	2908      	cmp	r1, #8
 801014a:	d832      	bhi.n	80101b2 <_strtod_l+0x92>
 801014c:	2900      	cmp	r1, #0
 801014e:	d03b      	beq.n	80101c8 <_strtod_l+0xa8>
 8010150:	2200      	movs	r2, #0
 8010152:	920e      	str	r2, [sp, #56]	@ 0x38
 8010154:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010156:	782a      	ldrb	r2, [r5, #0]
 8010158:	2a30      	cmp	r2, #48	@ 0x30
 801015a:	f040 80b2 	bne.w	80102c2 <_strtod_l+0x1a2>
 801015e:	786a      	ldrb	r2, [r5, #1]
 8010160:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010164:	2a58      	cmp	r2, #88	@ 0x58
 8010166:	d16e      	bne.n	8010246 <_strtod_l+0x126>
 8010168:	9302      	str	r3, [sp, #8]
 801016a:	a919      	add	r1, sp, #100	@ 0x64
 801016c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801016e:	4a90      	ldr	r2, [pc, #576]	@ (80103b0 <_strtod_l+0x290>)
 8010170:	9301      	str	r3, [sp, #4]
 8010172:	ab1a      	add	r3, sp, #104	@ 0x68
 8010174:	9805      	ldr	r0, [sp, #20]
 8010176:	9300      	str	r3, [sp, #0]
 8010178:	ab1b      	add	r3, sp, #108	@ 0x6c
 801017a:	f001 f925 	bl	80113c8 <__gethex>
 801017e:	f010 060f 	ands.w	r6, r0, #15
 8010182:	4604      	mov	r4, r0
 8010184:	d005      	beq.n	8010192 <_strtod_l+0x72>
 8010186:	2e06      	cmp	r6, #6
 8010188:	d128      	bne.n	80101dc <_strtod_l+0xbc>
 801018a:	3501      	adds	r5, #1
 801018c:	2300      	movs	r3, #0
 801018e:	9519      	str	r5, [sp, #100]	@ 0x64
 8010190:	930e      	str	r3, [sp, #56]	@ 0x38
 8010192:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010194:	2b00      	cmp	r3, #0
 8010196:	f040 858e 	bne.w	8010cb6 <_strtod_l+0xb96>
 801019a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801019c:	b1cb      	cbz	r3, 80101d2 <_strtod_l+0xb2>
 801019e:	4652      	mov	r2, sl
 80101a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80101a4:	ec43 2b10 	vmov	d0, r2, r3
 80101a8:	b01f      	add	sp, #124	@ 0x7c
 80101aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ae:	2920      	cmp	r1, #32
 80101b0:	d1ce      	bne.n	8010150 <_strtod_l+0x30>
 80101b2:	3201      	adds	r2, #1
 80101b4:	e7c1      	b.n	801013a <_strtod_l+0x1a>
 80101b6:	292d      	cmp	r1, #45	@ 0x2d
 80101b8:	d1ca      	bne.n	8010150 <_strtod_l+0x30>
 80101ba:	2101      	movs	r1, #1
 80101bc:	910e      	str	r1, [sp, #56]	@ 0x38
 80101be:	1c51      	adds	r1, r2, #1
 80101c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80101c2:	7852      	ldrb	r2, [r2, #1]
 80101c4:	2a00      	cmp	r2, #0
 80101c6:	d1c5      	bne.n	8010154 <_strtod_l+0x34>
 80101c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80101ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	f040 8570 	bne.w	8010cb2 <_strtod_l+0xb92>
 80101d2:	4652      	mov	r2, sl
 80101d4:	465b      	mov	r3, fp
 80101d6:	e7e5      	b.n	80101a4 <_strtod_l+0x84>
 80101d8:	2100      	movs	r1, #0
 80101da:	e7ef      	b.n	80101bc <_strtod_l+0x9c>
 80101dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80101de:	b13a      	cbz	r2, 80101f0 <_strtod_l+0xd0>
 80101e0:	2135      	movs	r1, #53	@ 0x35
 80101e2:	a81c      	add	r0, sp, #112	@ 0x70
 80101e4:	f7ff ff38 	bl	8010058 <__copybits>
 80101e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101ea:	9805      	ldr	r0, [sp, #20]
 80101ec:	f7ff fb02 	bl	800f7f4 <_Bfree>
 80101f0:	3e01      	subs	r6, #1
 80101f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80101f4:	2e04      	cmp	r6, #4
 80101f6:	d806      	bhi.n	8010206 <_strtod_l+0xe6>
 80101f8:	e8df f006 	tbb	[pc, r6]
 80101fc:	201d0314 	.word	0x201d0314
 8010200:	14          	.byte	0x14
 8010201:	00          	.byte	0x00
 8010202:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010206:	05e1      	lsls	r1, r4, #23
 8010208:	bf48      	it	mi
 801020a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801020e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010212:	0d1b      	lsrs	r3, r3, #20
 8010214:	051b      	lsls	r3, r3, #20
 8010216:	2b00      	cmp	r3, #0
 8010218:	d1bb      	bne.n	8010192 <_strtod_l+0x72>
 801021a:	f7fe fb07 	bl	800e82c <__errno>
 801021e:	2322      	movs	r3, #34	@ 0x22
 8010220:	6003      	str	r3, [r0, #0]
 8010222:	e7b6      	b.n	8010192 <_strtod_l+0x72>
 8010224:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010228:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801022c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010230:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010234:	e7e7      	b.n	8010206 <_strtod_l+0xe6>
 8010236:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80103b8 <_strtod_l+0x298>
 801023a:	e7e4      	b.n	8010206 <_strtod_l+0xe6>
 801023c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010240:	f04f 3aff 	mov.w	sl, #4294967295
 8010244:	e7df      	b.n	8010206 <_strtod_l+0xe6>
 8010246:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010248:	1c5a      	adds	r2, r3, #1
 801024a:	9219      	str	r2, [sp, #100]	@ 0x64
 801024c:	785b      	ldrb	r3, [r3, #1]
 801024e:	2b30      	cmp	r3, #48	@ 0x30
 8010250:	d0f9      	beq.n	8010246 <_strtod_l+0x126>
 8010252:	2b00      	cmp	r3, #0
 8010254:	d09d      	beq.n	8010192 <_strtod_l+0x72>
 8010256:	2301      	movs	r3, #1
 8010258:	2700      	movs	r7, #0
 801025a:	9308      	str	r3, [sp, #32]
 801025c:	220a      	movs	r2, #10
 801025e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010260:	46b9      	mov	r9, r7
 8010262:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010264:	930c      	str	r3, [sp, #48]	@ 0x30
 8010266:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010268:	7805      	ldrb	r5, [r0, #0]
 801026a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801026e:	b2d9      	uxtb	r1, r3
 8010270:	2909      	cmp	r1, #9
 8010272:	d928      	bls.n	80102c6 <_strtod_l+0x1a6>
 8010274:	2201      	movs	r2, #1
 8010276:	494f      	ldr	r1, [pc, #316]	@ (80103b4 <_strtod_l+0x294>)
 8010278:	f000 ffd6 	bl	8011228 <strncmp>
 801027c:	2800      	cmp	r0, #0
 801027e:	d032      	beq.n	80102e6 <_strtod_l+0x1c6>
 8010280:	2000      	movs	r0, #0
 8010282:	462a      	mov	r2, r5
 8010284:	464d      	mov	r5, r9
 8010286:	4603      	mov	r3, r0
 8010288:	900a      	str	r0, [sp, #40]	@ 0x28
 801028a:	2a65      	cmp	r2, #101	@ 0x65
 801028c:	d001      	beq.n	8010292 <_strtod_l+0x172>
 801028e:	2a45      	cmp	r2, #69	@ 0x45
 8010290:	d114      	bne.n	80102bc <_strtod_l+0x19c>
 8010292:	b91d      	cbnz	r5, 801029c <_strtod_l+0x17c>
 8010294:	9a08      	ldr	r2, [sp, #32]
 8010296:	4302      	orrs	r2, r0
 8010298:	d096      	beq.n	80101c8 <_strtod_l+0xa8>
 801029a:	2500      	movs	r5, #0
 801029c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801029e:	1c62      	adds	r2, r4, #1
 80102a0:	9219      	str	r2, [sp, #100]	@ 0x64
 80102a2:	7862      	ldrb	r2, [r4, #1]
 80102a4:	2a2b      	cmp	r2, #43	@ 0x2b
 80102a6:	d079      	beq.n	801039c <_strtod_l+0x27c>
 80102a8:	2a2d      	cmp	r2, #45	@ 0x2d
 80102aa:	d07d      	beq.n	80103a8 <_strtod_l+0x288>
 80102ac:	f04f 0c00 	mov.w	ip, #0
 80102b0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80102b4:	2909      	cmp	r1, #9
 80102b6:	f240 8085 	bls.w	80103c4 <_strtod_l+0x2a4>
 80102ba:	9419      	str	r4, [sp, #100]	@ 0x64
 80102bc:	f04f 0800 	mov.w	r8, #0
 80102c0:	e0a5      	b.n	801040e <_strtod_l+0x2ee>
 80102c2:	2300      	movs	r3, #0
 80102c4:	e7c8      	b.n	8010258 <_strtod_l+0x138>
 80102c6:	f1b9 0f08 	cmp.w	r9, #8
 80102ca:	f100 0001 	add.w	r0, r0, #1
 80102ce:	f109 0901 	add.w	r9, r9, #1
 80102d2:	bfd4      	ite	le
 80102d4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80102d6:	fb02 3707 	mlagt	r7, r2, r7, r3
 80102da:	9019      	str	r0, [sp, #100]	@ 0x64
 80102dc:	bfdc      	itt	le
 80102de:	fb02 3301 	mlale	r3, r2, r1, r3
 80102e2:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80102e4:	e7bf      	b.n	8010266 <_strtod_l+0x146>
 80102e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102e8:	1c5a      	adds	r2, r3, #1
 80102ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80102ec:	785a      	ldrb	r2, [r3, #1]
 80102ee:	f1b9 0f00 	cmp.w	r9, #0
 80102f2:	d03a      	beq.n	801036a <_strtod_l+0x24a>
 80102f4:	464d      	mov	r5, r9
 80102f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80102f8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80102fc:	2b09      	cmp	r3, #9
 80102fe:	d912      	bls.n	8010326 <_strtod_l+0x206>
 8010300:	2301      	movs	r3, #1
 8010302:	e7c2      	b.n	801028a <_strtod_l+0x16a>
 8010304:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010306:	3001      	adds	r0, #1
 8010308:	1c5a      	adds	r2, r3, #1
 801030a:	9219      	str	r2, [sp, #100]	@ 0x64
 801030c:	785a      	ldrb	r2, [r3, #1]
 801030e:	2a30      	cmp	r2, #48	@ 0x30
 8010310:	d0f8      	beq.n	8010304 <_strtod_l+0x1e4>
 8010312:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010316:	2b08      	cmp	r3, #8
 8010318:	f200 84d2 	bhi.w	8010cc0 <_strtod_l+0xba0>
 801031c:	900a      	str	r0, [sp, #40]	@ 0x28
 801031e:	2000      	movs	r0, #0
 8010320:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010322:	4605      	mov	r5, r0
 8010324:	930c      	str	r3, [sp, #48]	@ 0x30
 8010326:	3a30      	subs	r2, #48	@ 0x30
 8010328:	f100 0301 	add.w	r3, r0, #1
 801032c:	d017      	beq.n	801035e <_strtod_l+0x23e>
 801032e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010330:	462e      	mov	r6, r5
 8010332:	f04f 0e0a 	mov.w	lr, #10
 8010336:	4419      	add	r1, r3
 8010338:	910a      	str	r1, [sp, #40]	@ 0x28
 801033a:	1c71      	adds	r1, r6, #1
 801033c:	eba1 0c05 	sub.w	ip, r1, r5
 8010340:	4563      	cmp	r3, ip
 8010342:	dc14      	bgt.n	801036e <_strtod_l+0x24e>
 8010344:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010348:	182b      	adds	r3, r5, r0
 801034a:	3501      	adds	r5, #1
 801034c:	2b08      	cmp	r3, #8
 801034e:	4405      	add	r5, r0
 8010350:	dc1a      	bgt.n	8010388 <_strtod_l+0x268>
 8010352:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010354:	230a      	movs	r3, #10
 8010356:	fb03 2301 	mla	r3, r3, r1, r2
 801035a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801035c:	2300      	movs	r3, #0
 801035e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010360:	4618      	mov	r0, r3
 8010362:	1c51      	adds	r1, r2, #1
 8010364:	9119      	str	r1, [sp, #100]	@ 0x64
 8010366:	7852      	ldrb	r2, [r2, #1]
 8010368:	e7c6      	b.n	80102f8 <_strtod_l+0x1d8>
 801036a:	4648      	mov	r0, r9
 801036c:	e7cf      	b.n	801030e <_strtod_l+0x1ee>
 801036e:	2e08      	cmp	r6, #8
 8010370:	dc05      	bgt.n	801037e <_strtod_l+0x25e>
 8010372:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010374:	fb0e f606 	mul.w	r6, lr, r6
 8010378:	960b      	str	r6, [sp, #44]	@ 0x2c
 801037a:	460e      	mov	r6, r1
 801037c:	e7dd      	b.n	801033a <_strtod_l+0x21a>
 801037e:	2910      	cmp	r1, #16
 8010380:	bfd8      	it	le
 8010382:	fb0e f707 	mulle.w	r7, lr, r7
 8010386:	e7f8      	b.n	801037a <_strtod_l+0x25a>
 8010388:	2b0f      	cmp	r3, #15
 801038a:	bfdc      	itt	le
 801038c:	230a      	movle	r3, #10
 801038e:	fb03 2707 	mlale	r7, r3, r7, r2
 8010392:	e7e3      	b.n	801035c <_strtod_l+0x23c>
 8010394:	2300      	movs	r3, #0
 8010396:	930a      	str	r3, [sp, #40]	@ 0x28
 8010398:	2301      	movs	r3, #1
 801039a:	e77b      	b.n	8010294 <_strtod_l+0x174>
 801039c:	f04f 0c00 	mov.w	ip, #0
 80103a0:	1ca2      	adds	r2, r4, #2
 80103a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80103a4:	78a2      	ldrb	r2, [r4, #2]
 80103a6:	e783      	b.n	80102b0 <_strtod_l+0x190>
 80103a8:	f04f 0c01 	mov.w	ip, #1
 80103ac:	e7f8      	b.n	80103a0 <_strtod_l+0x280>
 80103ae:	bf00      	nop
 80103b0:	0801237c 	.word	0x0801237c
 80103b4:	080121b3 	.word	0x080121b3
 80103b8:	7ff00000 	.word	0x7ff00000
 80103bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103be:	1c51      	adds	r1, r2, #1
 80103c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80103c2:	7852      	ldrb	r2, [r2, #1]
 80103c4:	2a30      	cmp	r2, #48	@ 0x30
 80103c6:	d0f9      	beq.n	80103bc <_strtod_l+0x29c>
 80103c8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80103cc:	2908      	cmp	r1, #8
 80103ce:	f63f af75 	bhi.w	80102bc <_strtod_l+0x19c>
 80103d2:	3a30      	subs	r2, #48	@ 0x30
 80103d4:	f04f 080a 	mov.w	r8, #10
 80103d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80103da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103dc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80103de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103e0:	1c56      	adds	r6, r2, #1
 80103e2:	9619      	str	r6, [sp, #100]	@ 0x64
 80103e4:	7852      	ldrb	r2, [r2, #1]
 80103e6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80103ea:	f1be 0f09 	cmp.w	lr, #9
 80103ee:	d939      	bls.n	8010464 <_strtod_l+0x344>
 80103f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80103f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80103f6:	1a76      	subs	r6, r6, r1
 80103f8:	2e08      	cmp	r6, #8
 80103fa:	dc03      	bgt.n	8010404 <_strtod_l+0x2e4>
 80103fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80103fe:	4588      	cmp	r8, r1
 8010400:	bfa8      	it	ge
 8010402:	4688      	movge	r8, r1
 8010404:	f1bc 0f00 	cmp.w	ip, #0
 8010408:	d001      	beq.n	801040e <_strtod_l+0x2ee>
 801040a:	f1c8 0800 	rsb	r8, r8, #0
 801040e:	2d00      	cmp	r5, #0
 8010410:	d14e      	bne.n	80104b0 <_strtod_l+0x390>
 8010412:	9908      	ldr	r1, [sp, #32]
 8010414:	4308      	orrs	r0, r1
 8010416:	f47f aebc 	bne.w	8010192 <_strtod_l+0x72>
 801041a:	2b00      	cmp	r3, #0
 801041c:	f47f aed4 	bne.w	80101c8 <_strtod_l+0xa8>
 8010420:	2a69      	cmp	r2, #105	@ 0x69
 8010422:	d028      	beq.n	8010476 <_strtod_l+0x356>
 8010424:	dc25      	bgt.n	8010472 <_strtod_l+0x352>
 8010426:	2a49      	cmp	r2, #73	@ 0x49
 8010428:	d025      	beq.n	8010476 <_strtod_l+0x356>
 801042a:	2a4e      	cmp	r2, #78	@ 0x4e
 801042c:	f47f aecc 	bne.w	80101c8 <_strtod_l+0xa8>
 8010430:	499a      	ldr	r1, [pc, #616]	@ (801069c <_strtod_l+0x57c>)
 8010432:	a819      	add	r0, sp, #100	@ 0x64
 8010434:	f001 f9e8 	bl	8011808 <__match>
 8010438:	2800      	cmp	r0, #0
 801043a:	f43f aec5 	beq.w	80101c8 <_strtod_l+0xa8>
 801043e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010440:	781b      	ldrb	r3, [r3, #0]
 8010442:	2b28      	cmp	r3, #40	@ 0x28
 8010444:	d12e      	bne.n	80104a4 <_strtod_l+0x384>
 8010446:	aa1c      	add	r2, sp, #112	@ 0x70
 8010448:	4995      	ldr	r1, [pc, #596]	@ (80106a0 <_strtod_l+0x580>)
 801044a:	a819      	add	r0, sp, #100	@ 0x64
 801044c:	f001 f9f0 	bl	8011830 <__hexnan>
 8010450:	2805      	cmp	r0, #5
 8010452:	d127      	bne.n	80104a4 <_strtod_l+0x384>
 8010454:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010456:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801045a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801045e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010462:	e696      	b.n	8010192 <_strtod_l+0x72>
 8010464:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010466:	fb08 2101 	mla	r1, r8, r1, r2
 801046a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801046e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010470:	e7b5      	b.n	80103de <_strtod_l+0x2be>
 8010472:	2a6e      	cmp	r2, #110	@ 0x6e
 8010474:	e7da      	b.n	801042c <_strtod_l+0x30c>
 8010476:	498b      	ldr	r1, [pc, #556]	@ (80106a4 <_strtod_l+0x584>)
 8010478:	a819      	add	r0, sp, #100	@ 0x64
 801047a:	f001 f9c5 	bl	8011808 <__match>
 801047e:	2800      	cmp	r0, #0
 8010480:	f43f aea2 	beq.w	80101c8 <_strtod_l+0xa8>
 8010484:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010486:	a819      	add	r0, sp, #100	@ 0x64
 8010488:	4987      	ldr	r1, [pc, #540]	@ (80106a8 <_strtod_l+0x588>)
 801048a:	3b01      	subs	r3, #1
 801048c:	9319      	str	r3, [sp, #100]	@ 0x64
 801048e:	f001 f9bb 	bl	8011808 <__match>
 8010492:	b910      	cbnz	r0, 801049a <_strtod_l+0x37a>
 8010494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010496:	3301      	adds	r3, #1
 8010498:	9319      	str	r3, [sp, #100]	@ 0x64
 801049a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80106b8 <_strtod_l+0x598>
 801049e:	f04f 0a00 	mov.w	sl, #0
 80104a2:	e676      	b.n	8010192 <_strtod_l+0x72>
 80104a4:	4881      	ldr	r0, [pc, #516]	@ (80106ac <_strtod_l+0x58c>)
 80104a6:	f000 feef 	bl	8011288 <nan>
 80104aa:	ec5b ab10 	vmov	sl, fp, d0
 80104ae:	e670      	b.n	8010192 <_strtod_l+0x72>
 80104b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104b2:	f1b9 0f00 	cmp.w	r9, #0
 80104b6:	bf08      	it	eq
 80104b8:	46a9      	moveq	r9, r5
 80104ba:	2d10      	cmp	r5, #16
 80104bc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80104be:	eba8 0303 	sub.w	r3, r8, r3
 80104c2:	462c      	mov	r4, r5
 80104c4:	bfa8      	it	ge
 80104c6:	2410      	movge	r4, #16
 80104c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80104ca:	f7f0 f82b 	bl	8000524 <__aeabi_ui2d>
 80104ce:	2d09      	cmp	r5, #9
 80104d0:	4682      	mov	sl, r0
 80104d2:	468b      	mov	fp, r1
 80104d4:	dc13      	bgt.n	80104fe <_strtod_l+0x3de>
 80104d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104d8:	2b00      	cmp	r3, #0
 80104da:	f43f ae5a 	beq.w	8010192 <_strtod_l+0x72>
 80104de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104e0:	dd78      	ble.n	80105d4 <_strtod_l+0x4b4>
 80104e2:	2b16      	cmp	r3, #22
 80104e4:	dc5f      	bgt.n	80105a6 <_strtod_l+0x486>
 80104e6:	4972      	ldr	r1, [pc, #456]	@ (80106b0 <_strtod_l+0x590>)
 80104e8:	4652      	mov	r2, sl
 80104ea:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80104ee:	465b      	mov	r3, fp
 80104f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104f4:	f7f0 f890 	bl	8000618 <__aeabi_dmul>
 80104f8:	4682      	mov	sl, r0
 80104fa:	468b      	mov	fp, r1
 80104fc:	e649      	b.n	8010192 <_strtod_l+0x72>
 80104fe:	4b6c      	ldr	r3, [pc, #432]	@ (80106b0 <_strtod_l+0x590>)
 8010500:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010504:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010508:	f7f0 f886 	bl	8000618 <__aeabi_dmul>
 801050c:	4682      	mov	sl, r0
 801050e:	468b      	mov	fp, r1
 8010510:	4638      	mov	r0, r7
 8010512:	f7f0 f807 	bl	8000524 <__aeabi_ui2d>
 8010516:	4602      	mov	r2, r0
 8010518:	460b      	mov	r3, r1
 801051a:	4650      	mov	r0, sl
 801051c:	4659      	mov	r1, fp
 801051e:	f7ef fec5 	bl	80002ac <__adddf3>
 8010522:	2d0f      	cmp	r5, #15
 8010524:	4682      	mov	sl, r0
 8010526:	468b      	mov	fp, r1
 8010528:	ddd5      	ble.n	80104d6 <_strtod_l+0x3b6>
 801052a:	1b2c      	subs	r4, r5, r4
 801052c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801052e:	441c      	add	r4, r3
 8010530:	2c00      	cmp	r4, #0
 8010532:	f340 8093 	ble.w	801065c <_strtod_l+0x53c>
 8010536:	f014 030f 	ands.w	r3, r4, #15
 801053a:	d00a      	beq.n	8010552 <_strtod_l+0x432>
 801053c:	495c      	ldr	r1, [pc, #368]	@ (80106b0 <_strtod_l+0x590>)
 801053e:	4652      	mov	r2, sl
 8010540:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010544:	465b      	mov	r3, fp
 8010546:	e9d1 0100 	ldrd	r0, r1, [r1]
 801054a:	f7f0 f865 	bl	8000618 <__aeabi_dmul>
 801054e:	4682      	mov	sl, r0
 8010550:	468b      	mov	fp, r1
 8010552:	f034 040f 	bics.w	r4, r4, #15
 8010556:	d073      	beq.n	8010640 <_strtod_l+0x520>
 8010558:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801055c:	dd49      	ble.n	80105f2 <_strtod_l+0x4d2>
 801055e:	2400      	movs	r4, #0
 8010560:	46a0      	mov	r8, r4
 8010562:	46a1      	mov	r9, r4
 8010564:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010566:	2322      	movs	r3, #34	@ 0x22
 8010568:	9a05      	ldr	r2, [sp, #20]
 801056a:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80106b8 <_strtod_l+0x598>
 801056e:	f04f 0a00 	mov.w	sl, #0
 8010572:	6013      	str	r3, [r2, #0]
 8010574:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010576:	2b00      	cmp	r3, #0
 8010578:	f43f ae0b 	beq.w	8010192 <_strtod_l+0x72>
 801057c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801057e:	9805      	ldr	r0, [sp, #20]
 8010580:	f7ff f938 	bl	800f7f4 <_Bfree>
 8010584:	4649      	mov	r1, r9
 8010586:	9805      	ldr	r0, [sp, #20]
 8010588:	f7ff f934 	bl	800f7f4 <_Bfree>
 801058c:	4641      	mov	r1, r8
 801058e:	9805      	ldr	r0, [sp, #20]
 8010590:	f7ff f930 	bl	800f7f4 <_Bfree>
 8010594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010596:	9805      	ldr	r0, [sp, #20]
 8010598:	f7ff f92c 	bl	800f7f4 <_Bfree>
 801059c:	4621      	mov	r1, r4
 801059e:	9805      	ldr	r0, [sp, #20]
 80105a0:	f7ff f928 	bl	800f7f4 <_Bfree>
 80105a4:	e5f5      	b.n	8010192 <_strtod_l+0x72>
 80105a6:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80105aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80105ac:	4293      	cmp	r3, r2
 80105ae:	dbbc      	blt.n	801052a <_strtod_l+0x40a>
 80105b0:	f1c5 050f 	rsb	r5, r5, #15
 80105b4:	4c3e      	ldr	r4, [pc, #248]	@ (80106b0 <_strtod_l+0x590>)
 80105b6:	4652      	mov	r2, sl
 80105b8:	465b      	mov	r3, fp
 80105ba:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80105be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105c2:	f7f0 f829 	bl	8000618 <__aeabi_dmul>
 80105c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105c8:	1b5d      	subs	r5, r3, r5
 80105ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80105ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80105d2:	e78f      	b.n	80104f4 <_strtod_l+0x3d4>
 80105d4:	3316      	adds	r3, #22
 80105d6:	dba8      	blt.n	801052a <_strtod_l+0x40a>
 80105d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80105da:	4650      	mov	r0, sl
 80105dc:	4659      	mov	r1, fp
 80105de:	eba3 0808 	sub.w	r8, r3, r8
 80105e2:	4b33      	ldr	r3, [pc, #204]	@ (80106b0 <_strtod_l+0x590>)
 80105e4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80105e8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80105ec:	f7f0 f93e 	bl	800086c <__aeabi_ddiv>
 80105f0:	e782      	b.n	80104f8 <_strtod_l+0x3d8>
 80105f2:	2300      	movs	r3, #0
 80105f4:	1124      	asrs	r4, r4, #4
 80105f6:	4650      	mov	r0, sl
 80105f8:	4659      	mov	r1, fp
 80105fa:	4f2e      	ldr	r7, [pc, #184]	@ (80106b4 <_strtod_l+0x594>)
 80105fc:	461e      	mov	r6, r3
 80105fe:	2c01      	cmp	r4, #1
 8010600:	dc21      	bgt.n	8010646 <_strtod_l+0x526>
 8010602:	b10b      	cbz	r3, 8010608 <_strtod_l+0x4e8>
 8010604:	4682      	mov	sl, r0
 8010606:	468b      	mov	fp, r1
 8010608:	492a      	ldr	r1, [pc, #168]	@ (80106b4 <_strtod_l+0x594>)
 801060a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801060e:	4652      	mov	r2, sl
 8010610:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010614:	465b      	mov	r3, fp
 8010616:	e9d1 0100 	ldrd	r0, r1, [r1]
 801061a:	f7ef fffd 	bl	8000618 <__aeabi_dmul>
 801061e:	4b26      	ldr	r3, [pc, #152]	@ (80106b8 <_strtod_l+0x598>)
 8010620:	460a      	mov	r2, r1
 8010622:	4682      	mov	sl, r0
 8010624:	400b      	ands	r3, r1
 8010626:	4925      	ldr	r1, [pc, #148]	@ (80106bc <_strtod_l+0x59c>)
 8010628:	428b      	cmp	r3, r1
 801062a:	d898      	bhi.n	801055e <_strtod_l+0x43e>
 801062c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010630:	428b      	cmp	r3, r1
 8010632:	bf86      	itte	hi
 8010634:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80106c0 <_strtod_l+0x5a0>
 8010638:	f04f 3aff 	movhi.w	sl, #4294967295
 801063c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010640:	2300      	movs	r3, #0
 8010642:	9308      	str	r3, [sp, #32]
 8010644:	e076      	b.n	8010734 <_strtod_l+0x614>
 8010646:	07e2      	lsls	r2, r4, #31
 8010648:	d504      	bpl.n	8010654 <_strtod_l+0x534>
 801064a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801064e:	f7ef ffe3 	bl	8000618 <__aeabi_dmul>
 8010652:	2301      	movs	r3, #1
 8010654:	3601      	adds	r6, #1
 8010656:	1064      	asrs	r4, r4, #1
 8010658:	3708      	adds	r7, #8
 801065a:	e7d0      	b.n	80105fe <_strtod_l+0x4de>
 801065c:	d0f0      	beq.n	8010640 <_strtod_l+0x520>
 801065e:	4264      	negs	r4, r4
 8010660:	f014 020f 	ands.w	r2, r4, #15
 8010664:	d00a      	beq.n	801067c <_strtod_l+0x55c>
 8010666:	4b12      	ldr	r3, [pc, #72]	@ (80106b0 <_strtod_l+0x590>)
 8010668:	4650      	mov	r0, sl
 801066a:	4659      	mov	r1, fp
 801066c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010674:	f7f0 f8fa 	bl	800086c <__aeabi_ddiv>
 8010678:	4682      	mov	sl, r0
 801067a:	468b      	mov	fp, r1
 801067c:	1124      	asrs	r4, r4, #4
 801067e:	d0df      	beq.n	8010640 <_strtod_l+0x520>
 8010680:	2c1f      	cmp	r4, #31
 8010682:	dd1f      	ble.n	80106c4 <_strtod_l+0x5a4>
 8010684:	2400      	movs	r4, #0
 8010686:	46a0      	mov	r8, r4
 8010688:	46a1      	mov	r9, r4
 801068a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801068c:	2322      	movs	r3, #34	@ 0x22
 801068e:	9a05      	ldr	r2, [sp, #20]
 8010690:	f04f 0a00 	mov.w	sl, #0
 8010694:	f04f 0b00 	mov.w	fp, #0
 8010698:	6013      	str	r3, [r2, #0]
 801069a:	e76b      	b.n	8010574 <_strtod_l+0x454>
 801069c:	080120a1 	.word	0x080120a1
 80106a0:	08012368 	.word	0x08012368
 80106a4:	08012099 	.word	0x08012099
 80106a8:	080120d0 	.word	0x080120d0
 80106ac:	08012209 	.word	0x08012209
 80106b0:	080122a0 	.word	0x080122a0
 80106b4:	08012278 	.word	0x08012278
 80106b8:	7ff00000 	.word	0x7ff00000
 80106bc:	7ca00000 	.word	0x7ca00000
 80106c0:	7fefffff 	.word	0x7fefffff
 80106c4:	f014 0310 	ands.w	r3, r4, #16
 80106c8:	4650      	mov	r0, sl
 80106ca:	4659      	mov	r1, fp
 80106cc:	4ea9      	ldr	r6, [pc, #676]	@ (8010974 <_strtod_l+0x854>)
 80106ce:	bf18      	it	ne
 80106d0:	236a      	movne	r3, #106	@ 0x6a
 80106d2:	9308      	str	r3, [sp, #32]
 80106d4:	2300      	movs	r3, #0
 80106d6:	07e7      	lsls	r7, r4, #31
 80106d8:	d504      	bpl.n	80106e4 <_strtod_l+0x5c4>
 80106da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80106de:	f7ef ff9b 	bl	8000618 <__aeabi_dmul>
 80106e2:	2301      	movs	r3, #1
 80106e4:	1064      	asrs	r4, r4, #1
 80106e6:	f106 0608 	add.w	r6, r6, #8
 80106ea:	d1f4      	bne.n	80106d6 <_strtod_l+0x5b6>
 80106ec:	b10b      	cbz	r3, 80106f2 <_strtod_l+0x5d2>
 80106ee:	4682      	mov	sl, r0
 80106f0:	468b      	mov	fp, r1
 80106f2:	9b08      	ldr	r3, [sp, #32]
 80106f4:	b1b3      	cbz	r3, 8010724 <_strtod_l+0x604>
 80106f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80106fa:	4659      	mov	r1, fp
 80106fc:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010700:	2b00      	cmp	r3, #0
 8010702:	dd0f      	ble.n	8010724 <_strtod_l+0x604>
 8010704:	2b1f      	cmp	r3, #31
 8010706:	dd56      	ble.n	80107b6 <_strtod_l+0x696>
 8010708:	2b34      	cmp	r3, #52	@ 0x34
 801070a:	f04f 0a00 	mov.w	sl, #0
 801070e:	bfdb      	ittet	le
 8010710:	f04f 33ff 	movle.w	r3, #4294967295
 8010714:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8010718:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801071c:	4093      	lslle	r3, r2
 801071e:	bfd8      	it	le
 8010720:	ea03 0b01 	andle.w	fp, r3, r1
 8010724:	2200      	movs	r2, #0
 8010726:	2300      	movs	r3, #0
 8010728:	4650      	mov	r0, sl
 801072a:	4659      	mov	r1, fp
 801072c:	f7f0 f9dc 	bl	8000ae8 <__aeabi_dcmpeq>
 8010730:	2800      	cmp	r0, #0
 8010732:	d1a7      	bne.n	8010684 <_strtod_l+0x564>
 8010734:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010736:	464a      	mov	r2, r9
 8010738:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801073a:	9300      	str	r3, [sp, #0]
 801073c:	462b      	mov	r3, r5
 801073e:	9805      	ldr	r0, [sp, #20]
 8010740:	f7ff f8c2 	bl	800f8c8 <__s2b>
 8010744:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010746:	2800      	cmp	r0, #0
 8010748:	f43f af09 	beq.w	801055e <_strtod_l+0x43e>
 801074c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801074e:	2400      	movs	r4, #0
 8010750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010752:	2a00      	cmp	r2, #0
 8010754:	eba3 0308 	sub.w	r3, r3, r8
 8010758:	46a0      	mov	r8, r4
 801075a:	bfa8      	it	ge
 801075c:	2300      	movge	r3, #0
 801075e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010760:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010764:	9316      	str	r3, [sp, #88]	@ 0x58
 8010766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010768:	9805      	ldr	r0, [sp, #20]
 801076a:	6859      	ldr	r1, [r3, #4]
 801076c:	f7ff f802 	bl	800f774 <_Balloc>
 8010770:	4681      	mov	r9, r0
 8010772:	2800      	cmp	r0, #0
 8010774:	f43f aef7 	beq.w	8010566 <_strtod_l+0x446>
 8010778:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801077a:	300c      	adds	r0, #12
 801077c:	691a      	ldr	r2, [r3, #16]
 801077e:	f103 010c 	add.w	r1, r3, #12
 8010782:	3202      	adds	r2, #2
 8010784:	0092      	lsls	r2, r2, #2
 8010786:	f000 fd71 	bl	801126c <memcpy>
 801078a:	aa1c      	add	r2, sp, #112	@ 0x70
 801078c:	a91b      	add	r1, sp, #108	@ 0x6c
 801078e:	9805      	ldr	r0, [sp, #20]
 8010790:	ec4b ab10 	vmov	d0, sl, fp
 8010794:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010798:	f7ff fbd4 	bl	800ff44 <__d2b>
 801079c:	901a      	str	r0, [sp, #104]	@ 0x68
 801079e:	2800      	cmp	r0, #0
 80107a0:	f43f aee1 	beq.w	8010566 <_strtod_l+0x446>
 80107a4:	2101      	movs	r1, #1
 80107a6:	9805      	ldr	r0, [sp, #20]
 80107a8:	f7ff f924 	bl	800f9f4 <__i2b>
 80107ac:	4680      	mov	r8, r0
 80107ae:	b948      	cbnz	r0, 80107c4 <_strtod_l+0x6a4>
 80107b0:	f04f 0800 	mov.w	r8, #0
 80107b4:	e6d7      	b.n	8010566 <_strtod_l+0x446>
 80107b6:	f04f 32ff 	mov.w	r2, #4294967295
 80107ba:	fa02 f303 	lsl.w	r3, r2, r3
 80107be:	ea03 0a0a 	and.w	sl, r3, sl
 80107c2:	e7af      	b.n	8010724 <_strtod_l+0x604>
 80107c4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80107c6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80107c8:	2d00      	cmp	r5, #0
 80107ca:	bfa9      	itett	ge
 80107cc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80107ce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80107d0:	18ef      	addge	r7, r5, r3
 80107d2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80107d4:	bfb8      	it	lt
 80107d6:	1b5e      	sublt	r6, r3, r5
 80107d8:	9b08      	ldr	r3, [sp, #32]
 80107da:	bfb8      	it	lt
 80107dc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80107de:	1aed      	subs	r5, r5, r3
 80107e0:	4b65      	ldr	r3, [pc, #404]	@ (8010978 <_strtod_l+0x858>)
 80107e2:	4415      	add	r5, r2
 80107e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80107e8:	3d01      	subs	r5, #1
 80107ea:	429d      	cmp	r5, r3
 80107ec:	da4f      	bge.n	801088e <_strtod_l+0x76e>
 80107ee:	1b5b      	subs	r3, r3, r5
 80107f0:	2101      	movs	r1, #1
 80107f2:	2b1f      	cmp	r3, #31
 80107f4:	eba2 0203 	sub.w	r2, r2, r3
 80107f8:	dc3d      	bgt.n	8010876 <_strtod_l+0x756>
 80107fa:	fa01 f303 	lsl.w	r3, r1, r3
 80107fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010800:	2300      	movs	r3, #0
 8010802:	9310      	str	r3, [sp, #64]	@ 0x40
 8010804:	18bd      	adds	r5, r7, r2
 8010806:	9b08      	ldr	r3, [sp, #32]
 8010808:	4416      	add	r6, r2
 801080a:	42af      	cmp	r7, r5
 801080c:	441e      	add	r6, r3
 801080e:	463b      	mov	r3, r7
 8010810:	bfa8      	it	ge
 8010812:	462b      	movge	r3, r5
 8010814:	42b3      	cmp	r3, r6
 8010816:	bfa8      	it	ge
 8010818:	4633      	movge	r3, r6
 801081a:	2b00      	cmp	r3, #0
 801081c:	bfc2      	ittt	gt
 801081e:	1aed      	subgt	r5, r5, r3
 8010820:	1af6      	subgt	r6, r6, r3
 8010822:	1aff      	subgt	r7, r7, r3
 8010824:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010826:	2b00      	cmp	r3, #0
 8010828:	dd16      	ble.n	8010858 <_strtod_l+0x738>
 801082a:	4641      	mov	r1, r8
 801082c:	461a      	mov	r2, r3
 801082e:	9805      	ldr	r0, [sp, #20]
 8010830:	f7ff f99a 	bl	800fb68 <__pow5mult>
 8010834:	4680      	mov	r8, r0
 8010836:	2800      	cmp	r0, #0
 8010838:	d0ba      	beq.n	80107b0 <_strtod_l+0x690>
 801083a:	4601      	mov	r1, r0
 801083c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801083e:	9805      	ldr	r0, [sp, #20]
 8010840:	f7ff f8ee 	bl	800fa20 <__multiply>
 8010844:	900a      	str	r0, [sp, #40]	@ 0x28
 8010846:	2800      	cmp	r0, #0
 8010848:	f43f ae8d 	beq.w	8010566 <_strtod_l+0x446>
 801084c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801084e:	9805      	ldr	r0, [sp, #20]
 8010850:	f7fe ffd0 	bl	800f7f4 <_Bfree>
 8010854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010856:	931a      	str	r3, [sp, #104]	@ 0x68
 8010858:	2d00      	cmp	r5, #0
 801085a:	dc1d      	bgt.n	8010898 <_strtod_l+0x778>
 801085c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801085e:	2b00      	cmp	r3, #0
 8010860:	dd23      	ble.n	80108aa <_strtod_l+0x78a>
 8010862:	4649      	mov	r1, r9
 8010864:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010866:	9805      	ldr	r0, [sp, #20]
 8010868:	f7ff f97e 	bl	800fb68 <__pow5mult>
 801086c:	4681      	mov	r9, r0
 801086e:	b9e0      	cbnz	r0, 80108aa <_strtod_l+0x78a>
 8010870:	f04f 0900 	mov.w	r9, #0
 8010874:	e677      	b.n	8010566 <_strtod_l+0x446>
 8010876:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801087a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801087c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010880:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010884:	35e2      	adds	r5, #226	@ 0xe2
 8010886:	fa01 f305 	lsl.w	r3, r1, r5
 801088a:	9310      	str	r3, [sp, #64]	@ 0x40
 801088c:	e7ba      	b.n	8010804 <_strtod_l+0x6e4>
 801088e:	2300      	movs	r3, #0
 8010890:	9310      	str	r3, [sp, #64]	@ 0x40
 8010892:	2301      	movs	r3, #1
 8010894:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010896:	e7b5      	b.n	8010804 <_strtod_l+0x6e4>
 8010898:	462a      	mov	r2, r5
 801089a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801089c:	9805      	ldr	r0, [sp, #20]
 801089e:	f7ff f9bd 	bl	800fc1c <__lshift>
 80108a2:	901a      	str	r0, [sp, #104]	@ 0x68
 80108a4:	2800      	cmp	r0, #0
 80108a6:	d1d9      	bne.n	801085c <_strtod_l+0x73c>
 80108a8:	e65d      	b.n	8010566 <_strtod_l+0x446>
 80108aa:	2e00      	cmp	r6, #0
 80108ac:	dd07      	ble.n	80108be <_strtod_l+0x79e>
 80108ae:	4649      	mov	r1, r9
 80108b0:	4632      	mov	r2, r6
 80108b2:	9805      	ldr	r0, [sp, #20]
 80108b4:	f7ff f9b2 	bl	800fc1c <__lshift>
 80108b8:	4681      	mov	r9, r0
 80108ba:	2800      	cmp	r0, #0
 80108bc:	d0d8      	beq.n	8010870 <_strtod_l+0x750>
 80108be:	2f00      	cmp	r7, #0
 80108c0:	dd08      	ble.n	80108d4 <_strtod_l+0x7b4>
 80108c2:	4641      	mov	r1, r8
 80108c4:	463a      	mov	r2, r7
 80108c6:	9805      	ldr	r0, [sp, #20]
 80108c8:	f7ff f9a8 	bl	800fc1c <__lshift>
 80108cc:	4680      	mov	r8, r0
 80108ce:	2800      	cmp	r0, #0
 80108d0:	f43f ae49 	beq.w	8010566 <_strtod_l+0x446>
 80108d4:	464a      	mov	r2, r9
 80108d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80108d8:	9805      	ldr	r0, [sp, #20]
 80108da:	f7ff fa27 	bl	800fd2c <__mdiff>
 80108de:	4604      	mov	r4, r0
 80108e0:	2800      	cmp	r0, #0
 80108e2:	f43f ae40 	beq.w	8010566 <_strtod_l+0x446>
 80108e6:	68c3      	ldr	r3, [r0, #12]
 80108e8:	4641      	mov	r1, r8
 80108ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80108ec:	2300      	movs	r3, #0
 80108ee:	60c3      	str	r3, [r0, #12]
 80108f0:	f7ff fa00 	bl	800fcf4 <__mcmp>
 80108f4:	2800      	cmp	r0, #0
 80108f6:	da45      	bge.n	8010984 <_strtod_l+0x864>
 80108f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80108fa:	ea53 030a 	orrs.w	r3, r3, sl
 80108fe:	d16b      	bne.n	80109d8 <_strtod_l+0x8b8>
 8010900:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010904:	2b00      	cmp	r3, #0
 8010906:	d167      	bne.n	80109d8 <_strtod_l+0x8b8>
 8010908:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801090c:	0d1b      	lsrs	r3, r3, #20
 801090e:	051b      	lsls	r3, r3, #20
 8010910:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010914:	d960      	bls.n	80109d8 <_strtod_l+0x8b8>
 8010916:	6963      	ldr	r3, [r4, #20]
 8010918:	b913      	cbnz	r3, 8010920 <_strtod_l+0x800>
 801091a:	6923      	ldr	r3, [r4, #16]
 801091c:	2b01      	cmp	r3, #1
 801091e:	dd5b      	ble.n	80109d8 <_strtod_l+0x8b8>
 8010920:	4621      	mov	r1, r4
 8010922:	2201      	movs	r2, #1
 8010924:	9805      	ldr	r0, [sp, #20]
 8010926:	f7ff f979 	bl	800fc1c <__lshift>
 801092a:	4641      	mov	r1, r8
 801092c:	4604      	mov	r4, r0
 801092e:	f7ff f9e1 	bl	800fcf4 <__mcmp>
 8010932:	2800      	cmp	r0, #0
 8010934:	dd50      	ble.n	80109d8 <_strtod_l+0x8b8>
 8010936:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801093a:	9a08      	ldr	r2, [sp, #32]
 801093c:	0d1b      	lsrs	r3, r3, #20
 801093e:	051b      	lsls	r3, r3, #20
 8010940:	2a00      	cmp	r2, #0
 8010942:	d06a      	beq.n	8010a1a <_strtod_l+0x8fa>
 8010944:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010948:	d867      	bhi.n	8010a1a <_strtod_l+0x8fa>
 801094a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801094e:	f67f ae9d 	bls.w	801068c <_strtod_l+0x56c>
 8010952:	4b0a      	ldr	r3, [pc, #40]	@ (801097c <_strtod_l+0x85c>)
 8010954:	4650      	mov	r0, sl
 8010956:	4659      	mov	r1, fp
 8010958:	2200      	movs	r2, #0
 801095a:	f7ef fe5d 	bl	8000618 <__aeabi_dmul>
 801095e:	4b08      	ldr	r3, [pc, #32]	@ (8010980 <_strtod_l+0x860>)
 8010960:	4682      	mov	sl, r0
 8010962:	468b      	mov	fp, r1
 8010964:	400b      	ands	r3, r1
 8010966:	2b00      	cmp	r3, #0
 8010968:	f47f ae08 	bne.w	801057c <_strtod_l+0x45c>
 801096c:	2322      	movs	r3, #34	@ 0x22
 801096e:	9a05      	ldr	r2, [sp, #20]
 8010970:	6013      	str	r3, [r2, #0]
 8010972:	e603      	b.n	801057c <_strtod_l+0x45c>
 8010974:	08012390 	.word	0x08012390
 8010978:	fffffc02 	.word	0xfffffc02
 801097c:	39500000 	.word	0x39500000
 8010980:	7ff00000 	.word	0x7ff00000
 8010984:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010988:	d165      	bne.n	8010a56 <_strtod_l+0x936>
 801098a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801098c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010990:	b35a      	cbz	r2, 80109ea <_strtod_l+0x8ca>
 8010992:	4a9f      	ldr	r2, [pc, #636]	@ (8010c10 <_strtod_l+0xaf0>)
 8010994:	4293      	cmp	r3, r2
 8010996:	d12b      	bne.n	80109f0 <_strtod_l+0x8d0>
 8010998:	9b08      	ldr	r3, [sp, #32]
 801099a:	4651      	mov	r1, sl
 801099c:	b303      	cbz	r3, 80109e0 <_strtod_l+0x8c0>
 801099e:	465a      	mov	r2, fp
 80109a0:	4b9c      	ldr	r3, [pc, #624]	@ (8010c14 <_strtod_l+0xaf4>)
 80109a2:	4013      	ands	r3, r2
 80109a4:	f04f 32ff 	mov.w	r2, #4294967295
 80109a8:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80109ac:	d81b      	bhi.n	80109e6 <_strtod_l+0x8c6>
 80109ae:	0d1b      	lsrs	r3, r3, #20
 80109b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80109b4:	fa02 f303 	lsl.w	r3, r2, r3
 80109b8:	4299      	cmp	r1, r3
 80109ba:	d119      	bne.n	80109f0 <_strtod_l+0x8d0>
 80109bc:	4b96      	ldr	r3, [pc, #600]	@ (8010c18 <_strtod_l+0xaf8>)
 80109be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109c0:	429a      	cmp	r2, r3
 80109c2:	d102      	bne.n	80109ca <_strtod_l+0x8aa>
 80109c4:	3101      	adds	r1, #1
 80109c6:	f43f adce 	beq.w	8010566 <_strtod_l+0x446>
 80109ca:	4b92      	ldr	r3, [pc, #584]	@ (8010c14 <_strtod_l+0xaf4>)
 80109cc:	f04f 0a00 	mov.w	sl, #0
 80109d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109d2:	401a      	ands	r2, r3
 80109d4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80109d8:	9b08      	ldr	r3, [sp, #32]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d1b9      	bne.n	8010952 <_strtod_l+0x832>
 80109de:	e5cd      	b.n	801057c <_strtod_l+0x45c>
 80109e0:	f04f 33ff 	mov.w	r3, #4294967295
 80109e4:	e7e8      	b.n	80109b8 <_strtod_l+0x898>
 80109e6:	4613      	mov	r3, r2
 80109e8:	e7e6      	b.n	80109b8 <_strtod_l+0x898>
 80109ea:	ea53 030a 	orrs.w	r3, r3, sl
 80109ee:	d0a2      	beq.n	8010936 <_strtod_l+0x816>
 80109f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80109f2:	b1db      	cbz	r3, 8010a2c <_strtod_l+0x90c>
 80109f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109f6:	4213      	tst	r3, r2
 80109f8:	d0ee      	beq.n	80109d8 <_strtod_l+0x8b8>
 80109fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80109fc:	4650      	mov	r0, sl
 80109fe:	9a08      	ldr	r2, [sp, #32]
 8010a00:	4659      	mov	r1, fp
 8010a02:	b1bb      	cbz	r3, 8010a34 <_strtod_l+0x914>
 8010a04:	f7ff fb6c 	bl	80100e0 <sulp>
 8010a08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a0c:	ec53 2b10 	vmov	r2, r3, d0
 8010a10:	f7ef fc4c 	bl	80002ac <__adddf3>
 8010a14:	4682      	mov	sl, r0
 8010a16:	468b      	mov	fp, r1
 8010a18:	e7de      	b.n	80109d8 <_strtod_l+0x8b8>
 8010a1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010a1e:	f04f 3aff 	mov.w	sl, #4294967295
 8010a22:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a26:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a2a:	e7d5      	b.n	80109d8 <_strtod_l+0x8b8>
 8010a2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010a2e:	ea13 0f0a 	tst.w	r3, sl
 8010a32:	e7e1      	b.n	80109f8 <_strtod_l+0x8d8>
 8010a34:	f7ff fb54 	bl	80100e0 <sulp>
 8010a38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a3c:	ec53 2b10 	vmov	r2, r3, d0
 8010a40:	f7ef fc32 	bl	80002a8 <__aeabi_dsub>
 8010a44:	2200      	movs	r2, #0
 8010a46:	2300      	movs	r3, #0
 8010a48:	4682      	mov	sl, r0
 8010a4a:	468b      	mov	fp, r1
 8010a4c:	f7f0 f84c 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a50:	2800      	cmp	r0, #0
 8010a52:	d0c1      	beq.n	80109d8 <_strtod_l+0x8b8>
 8010a54:	e61a      	b.n	801068c <_strtod_l+0x56c>
 8010a56:	4641      	mov	r1, r8
 8010a58:	4620      	mov	r0, r4
 8010a5a:	f7ff facb 	bl	800fff4 <__ratio>
 8010a5e:	2200      	movs	r2, #0
 8010a60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010a64:	ec57 6b10 	vmov	r6, r7, d0
 8010a68:	4630      	mov	r0, r6
 8010a6a:	4639      	mov	r1, r7
 8010a6c:	f7f0 f850 	bl	8000b10 <__aeabi_dcmple>
 8010a70:	2800      	cmp	r0, #0
 8010a72:	d06f      	beq.n	8010b54 <_strtod_l+0xa34>
 8010a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d17a      	bne.n	8010b70 <_strtod_l+0xa50>
 8010a7a:	f1ba 0f00 	cmp.w	sl, #0
 8010a7e:	d158      	bne.n	8010b32 <_strtod_l+0xa12>
 8010a80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d15a      	bne.n	8010b40 <_strtod_l+0xa20>
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	4b63      	ldr	r3, [pc, #396]	@ (8010c1c <_strtod_l+0xafc>)
 8010a8e:	4630      	mov	r0, r6
 8010a90:	4639      	mov	r1, r7
 8010a92:	f7f0 f833 	bl	8000afc <__aeabi_dcmplt>
 8010a96:	2800      	cmp	r0, #0
 8010a98:	d159      	bne.n	8010b4e <_strtod_l+0xa2e>
 8010a9a:	4630      	mov	r0, r6
 8010a9c:	4639      	mov	r1, r7
 8010a9e:	2200      	movs	r2, #0
 8010aa0:	4b5f      	ldr	r3, [pc, #380]	@ (8010c20 <_strtod_l+0xb00>)
 8010aa2:	f7ef fdb9 	bl	8000618 <__aeabi_dmul>
 8010aa6:	4606      	mov	r6, r0
 8010aa8:	460f      	mov	r7, r1
 8010aaa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010aae:	9606      	str	r6, [sp, #24]
 8010ab0:	9307      	str	r3, [sp, #28]
 8010ab2:	4d58      	ldr	r5, [pc, #352]	@ (8010c14 <_strtod_l+0xaf4>)
 8010ab4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ab8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010abc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010abe:	401d      	ands	r5, r3
 8010ac0:	4b58      	ldr	r3, [pc, #352]	@ (8010c24 <_strtod_l+0xb04>)
 8010ac2:	429d      	cmp	r5, r3
 8010ac4:	f040 80b2 	bne.w	8010c2c <_strtod_l+0xb0c>
 8010ac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010aca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010ace:	ec4b ab10 	vmov	d0, sl, fp
 8010ad2:	f7ff f9c3 	bl	800fe5c <__ulp>
 8010ad6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ada:	ec51 0b10 	vmov	r0, r1, d0
 8010ade:	f7ef fd9b 	bl	8000618 <__aeabi_dmul>
 8010ae2:	4652      	mov	r2, sl
 8010ae4:	465b      	mov	r3, fp
 8010ae6:	f7ef fbe1 	bl	80002ac <__adddf3>
 8010aea:	460b      	mov	r3, r1
 8010aec:	4949      	ldr	r1, [pc, #292]	@ (8010c14 <_strtod_l+0xaf4>)
 8010aee:	4682      	mov	sl, r0
 8010af0:	4a4d      	ldr	r2, [pc, #308]	@ (8010c28 <_strtod_l+0xb08>)
 8010af2:	4019      	ands	r1, r3
 8010af4:	4291      	cmp	r1, r2
 8010af6:	d942      	bls.n	8010b7e <_strtod_l+0xa5e>
 8010af8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010afa:	4b47      	ldr	r3, [pc, #284]	@ (8010c18 <_strtod_l+0xaf8>)
 8010afc:	429a      	cmp	r2, r3
 8010afe:	d103      	bne.n	8010b08 <_strtod_l+0x9e8>
 8010b00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b02:	3301      	adds	r3, #1
 8010b04:	f43f ad2f 	beq.w	8010566 <_strtod_l+0x446>
 8010b08:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010c18 <_strtod_l+0xaf8>
 8010b0c:	f04f 3aff 	mov.w	sl, #4294967295
 8010b10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010b12:	9805      	ldr	r0, [sp, #20]
 8010b14:	f7fe fe6e 	bl	800f7f4 <_Bfree>
 8010b18:	4649      	mov	r1, r9
 8010b1a:	9805      	ldr	r0, [sp, #20]
 8010b1c:	f7fe fe6a 	bl	800f7f4 <_Bfree>
 8010b20:	4641      	mov	r1, r8
 8010b22:	9805      	ldr	r0, [sp, #20]
 8010b24:	f7fe fe66 	bl	800f7f4 <_Bfree>
 8010b28:	4621      	mov	r1, r4
 8010b2a:	9805      	ldr	r0, [sp, #20]
 8010b2c:	f7fe fe62 	bl	800f7f4 <_Bfree>
 8010b30:	e619      	b.n	8010766 <_strtod_l+0x646>
 8010b32:	f1ba 0f01 	cmp.w	sl, #1
 8010b36:	d103      	bne.n	8010b40 <_strtod_l+0xa20>
 8010b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	f43f ada6 	beq.w	801068c <_strtod_l+0x56c>
 8010b40:	2600      	movs	r6, #0
 8010b42:	4f36      	ldr	r7, [pc, #216]	@ (8010c1c <_strtod_l+0xafc>)
 8010b44:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010bf0 <_strtod_l+0xad0>
 8010b48:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b4c:	e7b1      	b.n	8010ab2 <_strtod_l+0x992>
 8010b4e:	2600      	movs	r6, #0
 8010b50:	4f33      	ldr	r7, [pc, #204]	@ (8010c20 <_strtod_l+0xb00>)
 8010b52:	e7aa      	b.n	8010aaa <_strtod_l+0x98a>
 8010b54:	4b32      	ldr	r3, [pc, #200]	@ (8010c20 <_strtod_l+0xb00>)
 8010b56:	4630      	mov	r0, r6
 8010b58:	4639      	mov	r1, r7
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	f7ef fd5c 	bl	8000618 <__aeabi_dmul>
 8010b60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b62:	4606      	mov	r6, r0
 8010b64:	460f      	mov	r7, r1
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d09f      	beq.n	8010aaa <_strtod_l+0x98a>
 8010b6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010b6e:	e7a0      	b.n	8010ab2 <_strtod_l+0x992>
 8010b70:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010bf8 <_strtod_l+0xad8>
 8010b74:	ec57 6b17 	vmov	r6, r7, d7
 8010b78:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b7c:	e799      	b.n	8010ab2 <_strtod_l+0x992>
 8010b7e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010b82:	9b08      	ldr	r3, [sp, #32]
 8010b84:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d1c1      	bne.n	8010b10 <_strtod_l+0x9f0>
 8010b8c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010b90:	0d1b      	lsrs	r3, r3, #20
 8010b92:	051b      	lsls	r3, r3, #20
 8010b94:	429d      	cmp	r5, r3
 8010b96:	d1bb      	bne.n	8010b10 <_strtod_l+0x9f0>
 8010b98:	4630      	mov	r0, r6
 8010b9a:	4639      	mov	r1, r7
 8010b9c:	f7f0 f89c 	bl	8000cd8 <__aeabi_d2lz>
 8010ba0:	f7ef fd0c 	bl	80005bc <__aeabi_l2d>
 8010ba4:	4602      	mov	r2, r0
 8010ba6:	460b      	mov	r3, r1
 8010ba8:	4630      	mov	r0, r6
 8010baa:	4639      	mov	r1, r7
 8010bac:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010bb0:	f7ef fb7a 	bl	80002a8 <__aeabi_dsub>
 8010bb4:	460b      	mov	r3, r1
 8010bb6:	4602      	mov	r2, r0
 8010bb8:	ea46 060a 	orr.w	r6, r6, sl
 8010bbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010bc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010bc2:	431e      	orrs	r6, r3
 8010bc4:	d06f      	beq.n	8010ca6 <_strtod_l+0xb86>
 8010bc6:	a30e      	add	r3, pc, #56	@ (adr r3, 8010c00 <_strtod_l+0xae0>)
 8010bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bcc:	f7ef ff96 	bl	8000afc <__aeabi_dcmplt>
 8010bd0:	2800      	cmp	r0, #0
 8010bd2:	f47f acd3 	bne.w	801057c <_strtod_l+0x45c>
 8010bd6:	a30c      	add	r3, pc, #48	@ (adr r3, 8010c08 <_strtod_l+0xae8>)
 8010bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010be0:	f7ef ffaa 	bl	8000b38 <__aeabi_dcmpgt>
 8010be4:	2800      	cmp	r0, #0
 8010be6:	d093      	beq.n	8010b10 <_strtod_l+0x9f0>
 8010be8:	e4c8      	b.n	801057c <_strtod_l+0x45c>
 8010bea:	bf00      	nop
 8010bec:	f3af 8000 	nop.w
 8010bf0:	00000000 	.word	0x00000000
 8010bf4:	bff00000 	.word	0xbff00000
 8010bf8:	00000000 	.word	0x00000000
 8010bfc:	3ff00000 	.word	0x3ff00000
 8010c00:	94a03595 	.word	0x94a03595
 8010c04:	3fdfffff 	.word	0x3fdfffff
 8010c08:	35afe535 	.word	0x35afe535
 8010c0c:	3fe00000 	.word	0x3fe00000
 8010c10:	000fffff 	.word	0x000fffff
 8010c14:	7ff00000 	.word	0x7ff00000
 8010c18:	7fefffff 	.word	0x7fefffff
 8010c1c:	3ff00000 	.word	0x3ff00000
 8010c20:	3fe00000 	.word	0x3fe00000
 8010c24:	7fe00000 	.word	0x7fe00000
 8010c28:	7c9fffff 	.word	0x7c9fffff
 8010c2c:	9b08      	ldr	r3, [sp, #32]
 8010c2e:	b323      	cbz	r3, 8010c7a <_strtod_l+0xb5a>
 8010c30:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010c34:	d821      	bhi.n	8010c7a <_strtod_l+0xb5a>
 8010c36:	4630      	mov	r0, r6
 8010c38:	4639      	mov	r1, r7
 8010c3a:	a327      	add	r3, pc, #156	@ (adr r3, 8010cd8 <_strtod_l+0xbb8>)
 8010c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c40:	f7ef ff66 	bl	8000b10 <__aeabi_dcmple>
 8010c44:	b1a0      	cbz	r0, 8010c70 <_strtod_l+0xb50>
 8010c46:	4639      	mov	r1, r7
 8010c48:	4630      	mov	r0, r6
 8010c4a:	f7ef ffbd 	bl	8000bc8 <__aeabi_d2uiz>
 8010c4e:	2801      	cmp	r0, #1
 8010c50:	bf38      	it	cc
 8010c52:	2001      	movcc	r0, #1
 8010c54:	f7ef fc66 	bl	8000524 <__aeabi_ui2d>
 8010c58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c5a:	4606      	mov	r6, r0
 8010c5c:	460f      	mov	r7, r1
 8010c5e:	b9fb      	cbnz	r3, 8010ca0 <_strtod_l+0xb80>
 8010c60:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c64:	9014      	str	r0, [sp, #80]	@ 0x50
 8010c66:	9315      	str	r3, [sp, #84]	@ 0x54
 8010c68:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010c6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010c70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c72:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010c76:	1b5b      	subs	r3, r3, r5
 8010c78:	9311      	str	r3, [sp, #68]	@ 0x44
 8010c7a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010c7e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010c82:	f7ff f8eb 	bl	800fe5c <__ulp>
 8010c86:	4650      	mov	r0, sl
 8010c88:	4659      	mov	r1, fp
 8010c8a:	ec53 2b10 	vmov	r2, r3, d0
 8010c8e:	f7ef fcc3 	bl	8000618 <__aeabi_dmul>
 8010c92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010c96:	f7ef fb09 	bl	80002ac <__adddf3>
 8010c9a:	4682      	mov	sl, r0
 8010c9c:	468b      	mov	fp, r1
 8010c9e:	e770      	b.n	8010b82 <_strtod_l+0xa62>
 8010ca0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010ca4:	e7e0      	b.n	8010c68 <_strtod_l+0xb48>
 8010ca6:	a30e      	add	r3, pc, #56	@ (adr r3, 8010ce0 <_strtod_l+0xbc0>)
 8010ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cac:	f7ef ff26 	bl	8000afc <__aeabi_dcmplt>
 8010cb0:	e798      	b.n	8010be4 <_strtod_l+0xac4>
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	930e      	str	r3, [sp, #56]	@ 0x38
 8010cb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010cb8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010cba:	6013      	str	r3, [r2, #0]
 8010cbc:	f7ff ba6d 	b.w	801019a <_strtod_l+0x7a>
 8010cc0:	2a65      	cmp	r2, #101	@ 0x65
 8010cc2:	f43f ab67 	beq.w	8010394 <_strtod_l+0x274>
 8010cc6:	2a45      	cmp	r2, #69	@ 0x45
 8010cc8:	f43f ab64 	beq.w	8010394 <_strtod_l+0x274>
 8010ccc:	2301      	movs	r3, #1
 8010cce:	f7ff bba0 	b.w	8010412 <_strtod_l+0x2f2>
 8010cd2:	bf00      	nop
 8010cd4:	f3af 8000 	nop.w
 8010cd8:	ffc00000 	.word	0xffc00000
 8010cdc:	41dfffff 	.word	0x41dfffff
 8010ce0:	94a03595 	.word	0x94a03595
 8010ce4:	3fcfffff 	.word	0x3fcfffff

08010ce8 <_strtod_r>:
 8010ce8:	4b01      	ldr	r3, [pc, #4]	@ (8010cf0 <_strtod_r+0x8>)
 8010cea:	f7ff ba19 	b.w	8010120 <_strtod_l>
 8010cee:	bf00      	nop
 8010cf0:	20000068 	.word	0x20000068

08010cf4 <_strtol_l.isra.0>:
 8010cf4:	2b24      	cmp	r3, #36	@ 0x24
 8010cf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cfa:	4686      	mov	lr, r0
 8010cfc:	4690      	mov	r8, r2
 8010cfe:	d801      	bhi.n	8010d04 <_strtol_l.isra.0+0x10>
 8010d00:	2b01      	cmp	r3, #1
 8010d02:	d106      	bne.n	8010d12 <_strtol_l.isra.0+0x1e>
 8010d04:	f7fd fd92 	bl	800e82c <__errno>
 8010d08:	2316      	movs	r3, #22
 8010d0a:	6003      	str	r3, [r0, #0]
 8010d0c:	2000      	movs	r0, #0
 8010d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d12:	460d      	mov	r5, r1
 8010d14:	4833      	ldr	r0, [pc, #204]	@ (8010de4 <_strtol_l.isra.0+0xf0>)
 8010d16:	462a      	mov	r2, r5
 8010d18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d1c:	5d06      	ldrb	r6, [r0, r4]
 8010d1e:	f016 0608 	ands.w	r6, r6, #8
 8010d22:	d1f8      	bne.n	8010d16 <_strtol_l.isra.0+0x22>
 8010d24:	2c2d      	cmp	r4, #45	@ 0x2d
 8010d26:	d110      	bne.n	8010d4a <_strtol_l.isra.0+0x56>
 8010d28:	782c      	ldrb	r4, [r5, #0]
 8010d2a:	2601      	movs	r6, #1
 8010d2c:	1c95      	adds	r5, r2, #2
 8010d2e:	f033 0210 	bics.w	r2, r3, #16
 8010d32:	d115      	bne.n	8010d60 <_strtol_l.isra.0+0x6c>
 8010d34:	2c30      	cmp	r4, #48	@ 0x30
 8010d36:	d10d      	bne.n	8010d54 <_strtol_l.isra.0+0x60>
 8010d38:	782a      	ldrb	r2, [r5, #0]
 8010d3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010d3e:	2a58      	cmp	r2, #88	@ 0x58
 8010d40:	d108      	bne.n	8010d54 <_strtol_l.isra.0+0x60>
 8010d42:	786c      	ldrb	r4, [r5, #1]
 8010d44:	3502      	adds	r5, #2
 8010d46:	2310      	movs	r3, #16
 8010d48:	e00a      	b.n	8010d60 <_strtol_l.isra.0+0x6c>
 8010d4a:	2c2b      	cmp	r4, #43	@ 0x2b
 8010d4c:	bf04      	itt	eq
 8010d4e:	782c      	ldrbeq	r4, [r5, #0]
 8010d50:	1c95      	addeq	r5, r2, #2
 8010d52:	e7ec      	b.n	8010d2e <_strtol_l.isra.0+0x3a>
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d1f6      	bne.n	8010d46 <_strtol_l.isra.0+0x52>
 8010d58:	2c30      	cmp	r4, #48	@ 0x30
 8010d5a:	bf14      	ite	ne
 8010d5c:	230a      	movne	r3, #10
 8010d5e:	2308      	moveq	r3, #8
 8010d60:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010d64:	2200      	movs	r2, #0
 8010d66:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	fbbc f9f3 	udiv	r9, ip, r3
 8010d70:	fb03 ca19 	mls	sl, r3, r9, ip
 8010d74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010d78:	2f09      	cmp	r7, #9
 8010d7a:	d80f      	bhi.n	8010d9c <_strtol_l.isra.0+0xa8>
 8010d7c:	463c      	mov	r4, r7
 8010d7e:	42a3      	cmp	r3, r4
 8010d80:	dd1b      	ble.n	8010dba <_strtol_l.isra.0+0xc6>
 8010d82:	1c57      	adds	r7, r2, #1
 8010d84:	d007      	beq.n	8010d96 <_strtol_l.isra.0+0xa2>
 8010d86:	4581      	cmp	r9, r0
 8010d88:	d314      	bcc.n	8010db4 <_strtol_l.isra.0+0xc0>
 8010d8a:	d101      	bne.n	8010d90 <_strtol_l.isra.0+0x9c>
 8010d8c:	45a2      	cmp	sl, r4
 8010d8e:	db11      	blt.n	8010db4 <_strtol_l.isra.0+0xc0>
 8010d90:	fb00 4003 	mla	r0, r0, r3, r4
 8010d94:	2201      	movs	r2, #1
 8010d96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d9a:	e7eb      	b.n	8010d74 <_strtol_l.isra.0+0x80>
 8010d9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010da0:	2f19      	cmp	r7, #25
 8010da2:	d801      	bhi.n	8010da8 <_strtol_l.isra.0+0xb4>
 8010da4:	3c37      	subs	r4, #55	@ 0x37
 8010da6:	e7ea      	b.n	8010d7e <_strtol_l.isra.0+0x8a>
 8010da8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010dac:	2f19      	cmp	r7, #25
 8010dae:	d804      	bhi.n	8010dba <_strtol_l.isra.0+0xc6>
 8010db0:	3c57      	subs	r4, #87	@ 0x57
 8010db2:	e7e4      	b.n	8010d7e <_strtol_l.isra.0+0x8a>
 8010db4:	f04f 32ff 	mov.w	r2, #4294967295
 8010db8:	e7ed      	b.n	8010d96 <_strtol_l.isra.0+0xa2>
 8010dba:	1c53      	adds	r3, r2, #1
 8010dbc:	d108      	bne.n	8010dd0 <_strtol_l.isra.0+0xdc>
 8010dbe:	2322      	movs	r3, #34	@ 0x22
 8010dc0:	4660      	mov	r0, ip
 8010dc2:	f8ce 3000 	str.w	r3, [lr]
 8010dc6:	f1b8 0f00 	cmp.w	r8, #0
 8010dca:	d0a0      	beq.n	8010d0e <_strtol_l.isra.0+0x1a>
 8010dcc:	1e69      	subs	r1, r5, #1
 8010dce:	e006      	b.n	8010dde <_strtol_l.isra.0+0xea>
 8010dd0:	b106      	cbz	r6, 8010dd4 <_strtol_l.isra.0+0xe0>
 8010dd2:	4240      	negs	r0, r0
 8010dd4:	f1b8 0f00 	cmp.w	r8, #0
 8010dd8:	d099      	beq.n	8010d0e <_strtol_l.isra.0+0x1a>
 8010dda:	2a00      	cmp	r2, #0
 8010ddc:	d1f6      	bne.n	8010dcc <_strtol_l.isra.0+0xd8>
 8010dde:	f8c8 1000 	str.w	r1, [r8]
 8010de2:	e794      	b.n	8010d0e <_strtol_l.isra.0+0x1a>
 8010de4:	080123b9 	.word	0x080123b9

08010de8 <_strtol_r>:
 8010de8:	f7ff bf84 	b.w	8010cf4 <_strtol_l.isra.0>

08010dec <__ssputs_r>:
 8010dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010df0:	461f      	mov	r7, r3
 8010df2:	688e      	ldr	r6, [r1, #8]
 8010df4:	4682      	mov	sl, r0
 8010df6:	460c      	mov	r4, r1
 8010df8:	42be      	cmp	r6, r7
 8010dfa:	4690      	mov	r8, r2
 8010dfc:	680b      	ldr	r3, [r1, #0]
 8010dfe:	d82d      	bhi.n	8010e5c <__ssputs_r+0x70>
 8010e00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010e04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010e08:	d026      	beq.n	8010e58 <__ssputs_r+0x6c>
 8010e0a:	6965      	ldr	r5, [r4, #20]
 8010e0c:	6909      	ldr	r1, [r1, #16]
 8010e0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010e12:	eba3 0901 	sub.w	r9, r3, r1
 8010e16:	1c7b      	adds	r3, r7, #1
 8010e18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010e1c:	444b      	add	r3, r9
 8010e1e:	106d      	asrs	r5, r5, #1
 8010e20:	429d      	cmp	r5, r3
 8010e22:	bf38      	it	cc
 8010e24:	461d      	movcc	r5, r3
 8010e26:	0553      	lsls	r3, r2, #21
 8010e28:	d527      	bpl.n	8010e7a <__ssputs_r+0x8e>
 8010e2a:	4629      	mov	r1, r5
 8010e2c:	f7fe fc16 	bl	800f65c <_malloc_r>
 8010e30:	4606      	mov	r6, r0
 8010e32:	b360      	cbz	r0, 8010e8e <__ssputs_r+0xa2>
 8010e34:	464a      	mov	r2, r9
 8010e36:	6921      	ldr	r1, [r4, #16]
 8010e38:	f000 fa18 	bl	801126c <memcpy>
 8010e3c:	89a3      	ldrh	r3, [r4, #12]
 8010e3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e46:	81a3      	strh	r3, [r4, #12]
 8010e48:	6126      	str	r6, [r4, #16]
 8010e4a:	444e      	add	r6, r9
 8010e4c:	6165      	str	r5, [r4, #20]
 8010e4e:	eba5 0509 	sub.w	r5, r5, r9
 8010e52:	6026      	str	r6, [r4, #0]
 8010e54:	463e      	mov	r6, r7
 8010e56:	60a5      	str	r5, [r4, #8]
 8010e58:	42be      	cmp	r6, r7
 8010e5a:	d900      	bls.n	8010e5e <__ssputs_r+0x72>
 8010e5c:	463e      	mov	r6, r7
 8010e5e:	4632      	mov	r2, r6
 8010e60:	4641      	mov	r1, r8
 8010e62:	6820      	ldr	r0, [r4, #0]
 8010e64:	f000 f9c6 	bl	80111f4 <memmove>
 8010e68:	68a3      	ldr	r3, [r4, #8]
 8010e6a:	2000      	movs	r0, #0
 8010e6c:	1b9b      	subs	r3, r3, r6
 8010e6e:	60a3      	str	r3, [r4, #8]
 8010e70:	6823      	ldr	r3, [r4, #0]
 8010e72:	4433      	add	r3, r6
 8010e74:	6023      	str	r3, [r4, #0]
 8010e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e7a:	462a      	mov	r2, r5
 8010e7c:	f000 fd85 	bl	801198a <_realloc_r>
 8010e80:	4606      	mov	r6, r0
 8010e82:	2800      	cmp	r0, #0
 8010e84:	d1e0      	bne.n	8010e48 <__ssputs_r+0x5c>
 8010e86:	6921      	ldr	r1, [r4, #16]
 8010e88:	4650      	mov	r0, sl
 8010e8a:	f7fe fb73 	bl	800f574 <_free_r>
 8010e8e:	230c      	movs	r3, #12
 8010e90:	f04f 30ff 	mov.w	r0, #4294967295
 8010e94:	f8ca 3000 	str.w	r3, [sl]
 8010e98:	89a3      	ldrh	r3, [r4, #12]
 8010e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e9e:	81a3      	strh	r3, [r4, #12]
 8010ea0:	e7e9      	b.n	8010e76 <__ssputs_r+0x8a>
	...

08010ea4 <_svfiprintf_r>:
 8010ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ea8:	4698      	mov	r8, r3
 8010eaa:	898b      	ldrh	r3, [r1, #12]
 8010eac:	b09d      	sub	sp, #116	@ 0x74
 8010eae:	4607      	mov	r7, r0
 8010eb0:	061b      	lsls	r3, r3, #24
 8010eb2:	460d      	mov	r5, r1
 8010eb4:	4614      	mov	r4, r2
 8010eb6:	d510      	bpl.n	8010eda <_svfiprintf_r+0x36>
 8010eb8:	690b      	ldr	r3, [r1, #16]
 8010eba:	b973      	cbnz	r3, 8010eda <_svfiprintf_r+0x36>
 8010ebc:	2140      	movs	r1, #64	@ 0x40
 8010ebe:	f7fe fbcd 	bl	800f65c <_malloc_r>
 8010ec2:	6028      	str	r0, [r5, #0]
 8010ec4:	6128      	str	r0, [r5, #16]
 8010ec6:	b930      	cbnz	r0, 8010ed6 <_svfiprintf_r+0x32>
 8010ec8:	230c      	movs	r3, #12
 8010eca:	603b      	str	r3, [r7, #0]
 8010ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed0:	b01d      	add	sp, #116	@ 0x74
 8010ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ed6:	2340      	movs	r3, #64	@ 0x40
 8010ed8:	616b      	str	r3, [r5, #20]
 8010eda:	2300      	movs	r3, #0
 8010edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ee0:	f04f 0901 	mov.w	r9, #1
 8010ee4:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8011088 <_svfiprintf_r+0x1e4>
 8010ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8010eea:	2320      	movs	r3, #32
 8010eec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010ef0:	2330      	movs	r3, #48	@ 0x30
 8010ef2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ef6:	4623      	mov	r3, r4
 8010ef8:	469a      	mov	sl, r3
 8010efa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010efe:	b10a      	cbz	r2, 8010f04 <_svfiprintf_r+0x60>
 8010f00:	2a25      	cmp	r2, #37	@ 0x25
 8010f02:	d1f9      	bne.n	8010ef8 <_svfiprintf_r+0x54>
 8010f04:	ebba 0b04 	subs.w	fp, sl, r4
 8010f08:	d00b      	beq.n	8010f22 <_svfiprintf_r+0x7e>
 8010f0a:	465b      	mov	r3, fp
 8010f0c:	4622      	mov	r2, r4
 8010f0e:	4629      	mov	r1, r5
 8010f10:	4638      	mov	r0, r7
 8010f12:	f7ff ff6b 	bl	8010dec <__ssputs_r>
 8010f16:	3001      	adds	r0, #1
 8010f18:	f000 80a7 	beq.w	801106a <_svfiprintf_r+0x1c6>
 8010f1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f1e:	445a      	add	r2, fp
 8010f20:	9209      	str	r2, [sp, #36]	@ 0x24
 8010f22:	f89a 3000 	ldrb.w	r3, [sl]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	f000 809f 	beq.w	801106a <_svfiprintf_r+0x1c6>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8010f32:	f10a 0a01 	add.w	sl, sl, #1
 8010f36:	9304      	str	r3, [sp, #16]
 8010f38:	9307      	str	r3, [sp, #28]
 8010f3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f44:	4654      	mov	r4, sl
 8010f46:	2205      	movs	r2, #5
 8010f48:	484f      	ldr	r0, [pc, #316]	@ (8011088 <_svfiprintf_r+0x1e4>)
 8010f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f4e:	f7fd fc9a 	bl	800e886 <memchr>
 8010f52:	9a04      	ldr	r2, [sp, #16]
 8010f54:	b9d8      	cbnz	r0, 8010f8e <_svfiprintf_r+0xea>
 8010f56:	06d0      	lsls	r0, r2, #27
 8010f58:	bf44      	itt	mi
 8010f5a:	2320      	movmi	r3, #32
 8010f5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f60:	0711      	lsls	r1, r2, #28
 8010f62:	bf44      	itt	mi
 8010f64:	232b      	movmi	r3, #43	@ 0x2b
 8010f66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8010f6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f70:	d015      	beq.n	8010f9e <_svfiprintf_r+0xfa>
 8010f72:	9a07      	ldr	r2, [sp, #28]
 8010f74:	4654      	mov	r4, sl
 8010f76:	2000      	movs	r0, #0
 8010f78:	f04f 0c0a 	mov.w	ip, #10
 8010f7c:	4621      	mov	r1, r4
 8010f7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f82:	3b30      	subs	r3, #48	@ 0x30
 8010f84:	2b09      	cmp	r3, #9
 8010f86:	d94b      	bls.n	8011020 <_svfiprintf_r+0x17c>
 8010f88:	b1b0      	cbz	r0, 8010fb8 <_svfiprintf_r+0x114>
 8010f8a:	9207      	str	r2, [sp, #28]
 8010f8c:	e014      	b.n	8010fb8 <_svfiprintf_r+0x114>
 8010f8e:	eba0 0308 	sub.w	r3, r0, r8
 8010f92:	46a2      	mov	sl, r4
 8010f94:	fa09 f303 	lsl.w	r3, r9, r3
 8010f98:	4313      	orrs	r3, r2
 8010f9a:	9304      	str	r3, [sp, #16]
 8010f9c:	e7d2      	b.n	8010f44 <_svfiprintf_r+0xa0>
 8010f9e:	9b03      	ldr	r3, [sp, #12]
 8010fa0:	1d19      	adds	r1, r3, #4
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	9103      	str	r1, [sp, #12]
 8010fa8:	bfbb      	ittet	lt
 8010faa:	425b      	neglt	r3, r3
 8010fac:	f042 0202 	orrlt.w	r2, r2, #2
 8010fb0:	9307      	strge	r3, [sp, #28]
 8010fb2:	9307      	strlt	r3, [sp, #28]
 8010fb4:	bfb8      	it	lt
 8010fb6:	9204      	strlt	r2, [sp, #16]
 8010fb8:	7823      	ldrb	r3, [r4, #0]
 8010fba:	2b2e      	cmp	r3, #46	@ 0x2e
 8010fbc:	d10a      	bne.n	8010fd4 <_svfiprintf_r+0x130>
 8010fbe:	7863      	ldrb	r3, [r4, #1]
 8010fc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8010fc2:	d132      	bne.n	801102a <_svfiprintf_r+0x186>
 8010fc4:	9b03      	ldr	r3, [sp, #12]
 8010fc6:	3402      	adds	r4, #2
 8010fc8:	1d1a      	adds	r2, r3, #4
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010fd0:	9203      	str	r2, [sp, #12]
 8010fd2:	9305      	str	r3, [sp, #20]
 8010fd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011098 <_svfiprintf_r+0x1f4>
 8010fd8:	2203      	movs	r2, #3
 8010fda:	7821      	ldrb	r1, [r4, #0]
 8010fdc:	4650      	mov	r0, sl
 8010fde:	f7fd fc52 	bl	800e886 <memchr>
 8010fe2:	b138      	cbz	r0, 8010ff4 <_svfiprintf_r+0x150>
 8010fe4:	eba0 000a 	sub.w	r0, r0, sl
 8010fe8:	2240      	movs	r2, #64	@ 0x40
 8010fea:	9b04      	ldr	r3, [sp, #16]
 8010fec:	3401      	adds	r4, #1
 8010fee:	4082      	lsls	r2, r0
 8010ff0:	4313      	orrs	r3, r2
 8010ff2:	9304      	str	r3, [sp, #16]
 8010ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ff8:	2206      	movs	r2, #6
 8010ffa:	4824      	ldr	r0, [pc, #144]	@ (801108c <_svfiprintf_r+0x1e8>)
 8010ffc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011000:	f7fd fc41 	bl	800e886 <memchr>
 8011004:	2800      	cmp	r0, #0
 8011006:	d036      	beq.n	8011076 <_svfiprintf_r+0x1d2>
 8011008:	4b21      	ldr	r3, [pc, #132]	@ (8011090 <_svfiprintf_r+0x1ec>)
 801100a:	bb1b      	cbnz	r3, 8011054 <_svfiprintf_r+0x1b0>
 801100c:	9b03      	ldr	r3, [sp, #12]
 801100e:	3307      	adds	r3, #7
 8011010:	f023 0307 	bic.w	r3, r3, #7
 8011014:	3308      	adds	r3, #8
 8011016:	9303      	str	r3, [sp, #12]
 8011018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801101a:	4433      	add	r3, r6
 801101c:	9309      	str	r3, [sp, #36]	@ 0x24
 801101e:	e76a      	b.n	8010ef6 <_svfiprintf_r+0x52>
 8011020:	fb0c 3202 	mla	r2, ip, r2, r3
 8011024:	460c      	mov	r4, r1
 8011026:	2001      	movs	r0, #1
 8011028:	e7a8      	b.n	8010f7c <_svfiprintf_r+0xd8>
 801102a:	2300      	movs	r3, #0
 801102c:	3401      	adds	r4, #1
 801102e:	f04f 0c0a 	mov.w	ip, #10
 8011032:	4619      	mov	r1, r3
 8011034:	9305      	str	r3, [sp, #20]
 8011036:	4620      	mov	r0, r4
 8011038:	f810 2b01 	ldrb.w	r2, [r0], #1
 801103c:	3a30      	subs	r2, #48	@ 0x30
 801103e:	2a09      	cmp	r2, #9
 8011040:	d903      	bls.n	801104a <_svfiprintf_r+0x1a6>
 8011042:	2b00      	cmp	r3, #0
 8011044:	d0c6      	beq.n	8010fd4 <_svfiprintf_r+0x130>
 8011046:	9105      	str	r1, [sp, #20]
 8011048:	e7c4      	b.n	8010fd4 <_svfiprintf_r+0x130>
 801104a:	fb0c 2101 	mla	r1, ip, r1, r2
 801104e:	4604      	mov	r4, r0
 8011050:	2301      	movs	r3, #1
 8011052:	e7f0      	b.n	8011036 <_svfiprintf_r+0x192>
 8011054:	ab03      	add	r3, sp, #12
 8011056:	462a      	mov	r2, r5
 8011058:	a904      	add	r1, sp, #16
 801105a:	4638      	mov	r0, r7
 801105c:	9300      	str	r3, [sp, #0]
 801105e:	4b0d      	ldr	r3, [pc, #52]	@ (8011094 <_svfiprintf_r+0x1f0>)
 8011060:	f7fc fc6c 	bl	800d93c <_printf_float>
 8011064:	1c42      	adds	r2, r0, #1
 8011066:	4606      	mov	r6, r0
 8011068:	d1d6      	bne.n	8011018 <_svfiprintf_r+0x174>
 801106a:	89ab      	ldrh	r3, [r5, #12]
 801106c:	065b      	lsls	r3, r3, #25
 801106e:	f53f af2d 	bmi.w	8010ecc <_svfiprintf_r+0x28>
 8011072:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011074:	e72c      	b.n	8010ed0 <_svfiprintf_r+0x2c>
 8011076:	ab03      	add	r3, sp, #12
 8011078:	462a      	mov	r2, r5
 801107a:	a904      	add	r1, sp, #16
 801107c:	4638      	mov	r0, r7
 801107e:	9300      	str	r3, [sp, #0]
 8011080:	4b04      	ldr	r3, [pc, #16]	@ (8011094 <_svfiprintf_r+0x1f0>)
 8011082:	f7fc fef7 	bl	800de74 <_printf_i>
 8011086:	e7ed      	b.n	8011064 <_svfiprintf_r+0x1c0>
 8011088:	080121b5 	.word	0x080121b5
 801108c:	080121bf 	.word	0x080121bf
 8011090:	0800d93d 	.word	0x0800d93d
 8011094:	08010ded 	.word	0x08010ded
 8011098:	080121bb 	.word	0x080121bb

0801109c <__sflush_r>:
 801109c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110a4:	0716      	lsls	r6, r2, #28
 80110a6:	4605      	mov	r5, r0
 80110a8:	460c      	mov	r4, r1
 80110aa:	d454      	bmi.n	8011156 <__sflush_r+0xba>
 80110ac:	684b      	ldr	r3, [r1, #4]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	dc02      	bgt.n	80110b8 <__sflush_r+0x1c>
 80110b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	dd48      	ble.n	801114a <__sflush_r+0xae>
 80110b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110ba:	2e00      	cmp	r6, #0
 80110bc:	d045      	beq.n	801114a <__sflush_r+0xae>
 80110be:	2300      	movs	r3, #0
 80110c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80110c4:	682f      	ldr	r7, [r5, #0]
 80110c6:	6a21      	ldr	r1, [r4, #32]
 80110c8:	602b      	str	r3, [r5, #0]
 80110ca:	d030      	beq.n	801112e <__sflush_r+0x92>
 80110cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80110ce:	89a3      	ldrh	r3, [r4, #12]
 80110d0:	0759      	lsls	r1, r3, #29
 80110d2:	d505      	bpl.n	80110e0 <__sflush_r+0x44>
 80110d4:	6863      	ldr	r3, [r4, #4]
 80110d6:	1ad2      	subs	r2, r2, r3
 80110d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80110da:	b10b      	cbz	r3, 80110e0 <__sflush_r+0x44>
 80110dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80110de:	1ad2      	subs	r2, r2, r3
 80110e0:	2300      	movs	r3, #0
 80110e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110e4:	6a21      	ldr	r1, [r4, #32]
 80110e6:	4628      	mov	r0, r5
 80110e8:	47b0      	blx	r6
 80110ea:	1c43      	adds	r3, r0, #1
 80110ec:	89a3      	ldrh	r3, [r4, #12]
 80110ee:	d106      	bne.n	80110fe <__sflush_r+0x62>
 80110f0:	6829      	ldr	r1, [r5, #0]
 80110f2:	291d      	cmp	r1, #29
 80110f4:	d82b      	bhi.n	801114e <__sflush_r+0xb2>
 80110f6:	4a2a      	ldr	r2, [pc, #168]	@ (80111a0 <__sflush_r+0x104>)
 80110f8:	40ca      	lsrs	r2, r1
 80110fa:	07d6      	lsls	r6, r2, #31
 80110fc:	d527      	bpl.n	801114e <__sflush_r+0xb2>
 80110fe:	2200      	movs	r2, #0
 8011100:	04d9      	lsls	r1, r3, #19
 8011102:	6062      	str	r2, [r4, #4]
 8011104:	6922      	ldr	r2, [r4, #16]
 8011106:	6022      	str	r2, [r4, #0]
 8011108:	d504      	bpl.n	8011114 <__sflush_r+0x78>
 801110a:	1c42      	adds	r2, r0, #1
 801110c:	d101      	bne.n	8011112 <__sflush_r+0x76>
 801110e:	682b      	ldr	r3, [r5, #0]
 8011110:	b903      	cbnz	r3, 8011114 <__sflush_r+0x78>
 8011112:	6560      	str	r0, [r4, #84]	@ 0x54
 8011114:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011116:	602f      	str	r7, [r5, #0]
 8011118:	b1b9      	cbz	r1, 801114a <__sflush_r+0xae>
 801111a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801111e:	4299      	cmp	r1, r3
 8011120:	d002      	beq.n	8011128 <__sflush_r+0x8c>
 8011122:	4628      	mov	r0, r5
 8011124:	f7fe fa26 	bl	800f574 <_free_r>
 8011128:	2300      	movs	r3, #0
 801112a:	6363      	str	r3, [r4, #52]	@ 0x34
 801112c:	e00d      	b.n	801114a <__sflush_r+0xae>
 801112e:	2301      	movs	r3, #1
 8011130:	4628      	mov	r0, r5
 8011132:	47b0      	blx	r6
 8011134:	4602      	mov	r2, r0
 8011136:	1c50      	adds	r0, r2, #1
 8011138:	d1c9      	bne.n	80110ce <__sflush_r+0x32>
 801113a:	682b      	ldr	r3, [r5, #0]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d0c6      	beq.n	80110ce <__sflush_r+0x32>
 8011140:	2b1d      	cmp	r3, #29
 8011142:	d001      	beq.n	8011148 <__sflush_r+0xac>
 8011144:	2b16      	cmp	r3, #22
 8011146:	d11d      	bne.n	8011184 <__sflush_r+0xe8>
 8011148:	602f      	str	r7, [r5, #0]
 801114a:	2000      	movs	r0, #0
 801114c:	e021      	b.n	8011192 <__sflush_r+0xf6>
 801114e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011152:	b21b      	sxth	r3, r3
 8011154:	e01a      	b.n	801118c <__sflush_r+0xf0>
 8011156:	690f      	ldr	r7, [r1, #16]
 8011158:	2f00      	cmp	r7, #0
 801115a:	d0f6      	beq.n	801114a <__sflush_r+0xae>
 801115c:	0793      	lsls	r3, r2, #30
 801115e:	680e      	ldr	r6, [r1, #0]
 8011160:	600f      	str	r7, [r1, #0]
 8011162:	bf0c      	ite	eq
 8011164:	694b      	ldreq	r3, [r1, #20]
 8011166:	2300      	movne	r3, #0
 8011168:	eba6 0807 	sub.w	r8, r6, r7
 801116c:	608b      	str	r3, [r1, #8]
 801116e:	f1b8 0f00 	cmp.w	r8, #0
 8011172:	ddea      	ble.n	801114a <__sflush_r+0xae>
 8011174:	4643      	mov	r3, r8
 8011176:	463a      	mov	r2, r7
 8011178:	6a21      	ldr	r1, [r4, #32]
 801117a:	4628      	mov	r0, r5
 801117c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801117e:	47b0      	blx	r6
 8011180:	2800      	cmp	r0, #0
 8011182:	dc08      	bgt.n	8011196 <__sflush_r+0xfa>
 8011184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801118c:	f04f 30ff 	mov.w	r0, #4294967295
 8011190:	81a3      	strh	r3, [r4, #12]
 8011192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011196:	4407      	add	r7, r0
 8011198:	eba8 0800 	sub.w	r8, r8, r0
 801119c:	e7e7      	b.n	801116e <__sflush_r+0xd2>
 801119e:	bf00      	nop
 80111a0:	20400001 	.word	0x20400001

080111a4 <_fflush_r>:
 80111a4:	b538      	push	{r3, r4, r5, lr}
 80111a6:	690b      	ldr	r3, [r1, #16]
 80111a8:	4605      	mov	r5, r0
 80111aa:	460c      	mov	r4, r1
 80111ac:	b913      	cbnz	r3, 80111b4 <_fflush_r+0x10>
 80111ae:	2500      	movs	r5, #0
 80111b0:	4628      	mov	r0, r5
 80111b2:	bd38      	pop	{r3, r4, r5, pc}
 80111b4:	b118      	cbz	r0, 80111be <_fflush_r+0x1a>
 80111b6:	6a03      	ldr	r3, [r0, #32]
 80111b8:	b90b      	cbnz	r3, 80111be <_fflush_r+0x1a>
 80111ba:	f7fd fa13 	bl	800e5e4 <__sinit>
 80111be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d0f3      	beq.n	80111ae <_fflush_r+0xa>
 80111c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80111c8:	07d0      	lsls	r0, r2, #31
 80111ca:	d404      	bmi.n	80111d6 <_fflush_r+0x32>
 80111cc:	0599      	lsls	r1, r3, #22
 80111ce:	d402      	bmi.n	80111d6 <_fflush_r+0x32>
 80111d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111d2:	f7fd fb56 	bl	800e882 <__retarget_lock_acquire_recursive>
 80111d6:	4628      	mov	r0, r5
 80111d8:	4621      	mov	r1, r4
 80111da:	f7ff ff5f 	bl	801109c <__sflush_r>
 80111de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80111e0:	4605      	mov	r5, r0
 80111e2:	07da      	lsls	r2, r3, #31
 80111e4:	d4e4      	bmi.n	80111b0 <_fflush_r+0xc>
 80111e6:	89a3      	ldrh	r3, [r4, #12]
 80111e8:	059b      	lsls	r3, r3, #22
 80111ea:	d4e1      	bmi.n	80111b0 <_fflush_r+0xc>
 80111ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111ee:	f7fd fb49 	bl	800e884 <__retarget_lock_release_recursive>
 80111f2:	e7dd      	b.n	80111b0 <_fflush_r+0xc>

080111f4 <memmove>:
 80111f4:	4288      	cmp	r0, r1
 80111f6:	b510      	push	{r4, lr}
 80111f8:	eb01 0402 	add.w	r4, r1, r2
 80111fc:	d902      	bls.n	8011204 <memmove+0x10>
 80111fe:	4284      	cmp	r4, r0
 8011200:	4623      	mov	r3, r4
 8011202:	d807      	bhi.n	8011214 <memmove+0x20>
 8011204:	1e43      	subs	r3, r0, #1
 8011206:	42a1      	cmp	r1, r4
 8011208:	d008      	beq.n	801121c <memmove+0x28>
 801120a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801120e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011212:	e7f8      	b.n	8011206 <memmove+0x12>
 8011214:	4402      	add	r2, r0
 8011216:	4601      	mov	r1, r0
 8011218:	428a      	cmp	r2, r1
 801121a:	d100      	bne.n	801121e <memmove+0x2a>
 801121c:	bd10      	pop	{r4, pc}
 801121e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011222:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011226:	e7f7      	b.n	8011218 <memmove+0x24>

08011228 <strncmp>:
 8011228:	b510      	push	{r4, lr}
 801122a:	b16a      	cbz	r2, 8011248 <strncmp+0x20>
 801122c:	3901      	subs	r1, #1
 801122e:	1884      	adds	r4, r0, r2
 8011230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011234:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011238:	429a      	cmp	r2, r3
 801123a:	d103      	bne.n	8011244 <strncmp+0x1c>
 801123c:	42a0      	cmp	r0, r4
 801123e:	d001      	beq.n	8011244 <strncmp+0x1c>
 8011240:	2a00      	cmp	r2, #0
 8011242:	d1f5      	bne.n	8011230 <strncmp+0x8>
 8011244:	1ad0      	subs	r0, r2, r3
 8011246:	bd10      	pop	{r4, pc}
 8011248:	4610      	mov	r0, r2
 801124a:	e7fc      	b.n	8011246 <strncmp+0x1e>

0801124c <_sbrk_r>:
 801124c:	b538      	push	{r3, r4, r5, lr}
 801124e:	2300      	movs	r3, #0
 8011250:	4d05      	ldr	r5, [pc, #20]	@ (8011268 <_sbrk_r+0x1c>)
 8011252:	4604      	mov	r4, r0
 8011254:	4608      	mov	r0, r1
 8011256:	602b      	str	r3, [r5, #0]
 8011258:	f7f0 ff12 	bl	8002080 <_sbrk>
 801125c:	1c43      	adds	r3, r0, #1
 801125e:	d102      	bne.n	8011266 <_sbrk_r+0x1a>
 8011260:	682b      	ldr	r3, [r5, #0]
 8011262:	b103      	cbz	r3, 8011266 <_sbrk_r+0x1a>
 8011264:	6023      	str	r3, [r4, #0]
 8011266:	bd38      	pop	{r3, r4, r5, pc}
 8011268:	20000688 	.word	0x20000688

0801126c <memcpy>:
 801126c:	440a      	add	r2, r1
 801126e:	1e43      	subs	r3, r0, #1
 8011270:	4291      	cmp	r1, r2
 8011272:	d100      	bne.n	8011276 <memcpy+0xa>
 8011274:	4770      	bx	lr
 8011276:	b510      	push	{r4, lr}
 8011278:	f811 4b01 	ldrb.w	r4, [r1], #1
 801127c:	4291      	cmp	r1, r2
 801127e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011282:	d1f9      	bne.n	8011278 <memcpy+0xc>
 8011284:	bd10      	pop	{r4, pc}
	...

08011288 <nan>:
 8011288:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011290 <nan+0x8>
 801128c:	4770      	bx	lr
 801128e:	bf00      	nop
 8011290:	00000000 	.word	0x00000000
 8011294:	7ff80000 	.word	0x7ff80000

08011298 <__assert_func>:
 8011298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801129a:	4614      	mov	r4, r2
 801129c:	461a      	mov	r2, r3
 801129e:	4b09      	ldr	r3, [pc, #36]	@ (80112c4 <__assert_func+0x2c>)
 80112a0:	4605      	mov	r5, r0
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	68d8      	ldr	r0, [r3, #12]
 80112a6:	b14c      	cbz	r4, 80112bc <__assert_func+0x24>
 80112a8:	4b07      	ldr	r3, [pc, #28]	@ (80112c8 <__assert_func+0x30>)
 80112aa:	9100      	str	r1, [sp, #0]
 80112ac:	4907      	ldr	r1, [pc, #28]	@ (80112cc <__assert_func+0x34>)
 80112ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112b2:	462b      	mov	r3, r5
 80112b4:	f000 fba4 	bl	8011a00 <fiprintf>
 80112b8:	f000 fbb4 	bl	8011a24 <abort>
 80112bc:	4b04      	ldr	r3, [pc, #16]	@ (80112d0 <__assert_func+0x38>)
 80112be:	461c      	mov	r4, r3
 80112c0:	e7f3      	b.n	80112aa <__assert_func+0x12>
 80112c2:	bf00      	nop
 80112c4:	20000018 	.word	0x20000018
 80112c8:	080121ce 	.word	0x080121ce
 80112cc:	080121db 	.word	0x080121db
 80112d0:	08012209 	.word	0x08012209

080112d4 <_calloc_r>:
 80112d4:	b570      	push	{r4, r5, r6, lr}
 80112d6:	fba1 5402 	umull	r5, r4, r1, r2
 80112da:	b934      	cbnz	r4, 80112ea <_calloc_r+0x16>
 80112dc:	4629      	mov	r1, r5
 80112de:	f7fe f9bd 	bl	800f65c <_malloc_r>
 80112e2:	4606      	mov	r6, r0
 80112e4:	b928      	cbnz	r0, 80112f2 <_calloc_r+0x1e>
 80112e6:	4630      	mov	r0, r6
 80112e8:	bd70      	pop	{r4, r5, r6, pc}
 80112ea:	220c      	movs	r2, #12
 80112ec:	2600      	movs	r6, #0
 80112ee:	6002      	str	r2, [r0, #0]
 80112f0:	e7f9      	b.n	80112e6 <_calloc_r+0x12>
 80112f2:	462a      	mov	r2, r5
 80112f4:	4621      	mov	r1, r4
 80112f6:	f7fd fa46 	bl	800e786 <memset>
 80112fa:	e7f4      	b.n	80112e6 <_calloc_r+0x12>

080112fc <rshift>:
 80112fc:	6903      	ldr	r3, [r0, #16]
 80112fe:	114a      	asrs	r2, r1, #5
 8011300:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011308:	f100 0414 	add.w	r4, r0, #20
 801130c:	dd45      	ble.n	801139a <rshift+0x9e>
 801130e:	f011 011f 	ands.w	r1, r1, #31
 8011312:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011316:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801131a:	d10c      	bne.n	8011336 <rshift+0x3a>
 801131c:	f100 0710 	add.w	r7, r0, #16
 8011320:	4629      	mov	r1, r5
 8011322:	42b1      	cmp	r1, r6
 8011324:	d334      	bcc.n	8011390 <rshift+0x94>
 8011326:	1a9b      	subs	r3, r3, r2
 8011328:	1eea      	subs	r2, r5, #3
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4296      	cmp	r6, r2
 801132e:	bf38      	it	cc
 8011330:	2300      	movcc	r3, #0
 8011332:	4423      	add	r3, r4
 8011334:	e015      	b.n	8011362 <rshift+0x66>
 8011336:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801133a:	f1c1 0820 	rsb	r8, r1, #32
 801133e:	f105 0e04 	add.w	lr, r5, #4
 8011342:	46a1      	mov	r9, r4
 8011344:	40cf      	lsrs	r7, r1
 8011346:	4576      	cmp	r6, lr
 8011348:	46f4      	mov	ip, lr
 801134a:	d815      	bhi.n	8011378 <rshift+0x7c>
 801134c:	1a9a      	subs	r2, r3, r2
 801134e:	3501      	adds	r5, #1
 8011350:	0092      	lsls	r2, r2, #2
 8011352:	3a04      	subs	r2, #4
 8011354:	42ae      	cmp	r6, r5
 8011356:	bf38      	it	cc
 8011358:	2200      	movcc	r2, #0
 801135a:	18a3      	adds	r3, r4, r2
 801135c:	50a7      	str	r7, [r4, r2]
 801135e:	b107      	cbz	r7, 8011362 <rshift+0x66>
 8011360:	3304      	adds	r3, #4
 8011362:	1b1a      	subs	r2, r3, r4
 8011364:	42a3      	cmp	r3, r4
 8011366:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801136a:	bf08      	it	eq
 801136c:	2300      	moveq	r3, #0
 801136e:	6102      	str	r2, [r0, #16]
 8011370:	bf08      	it	eq
 8011372:	6143      	streq	r3, [r0, #20]
 8011374:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011378:	f8dc c000 	ldr.w	ip, [ip]
 801137c:	fa0c fc08 	lsl.w	ip, ip, r8
 8011380:	ea4c 0707 	orr.w	r7, ip, r7
 8011384:	f849 7b04 	str.w	r7, [r9], #4
 8011388:	f85e 7b04 	ldr.w	r7, [lr], #4
 801138c:	40cf      	lsrs	r7, r1
 801138e:	e7da      	b.n	8011346 <rshift+0x4a>
 8011390:	f851 cb04 	ldr.w	ip, [r1], #4
 8011394:	f847 cf04 	str.w	ip, [r7, #4]!
 8011398:	e7c3      	b.n	8011322 <rshift+0x26>
 801139a:	4623      	mov	r3, r4
 801139c:	e7e1      	b.n	8011362 <rshift+0x66>

0801139e <__hexdig_fun>:
 801139e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80113a2:	2b09      	cmp	r3, #9
 80113a4:	d802      	bhi.n	80113ac <__hexdig_fun+0xe>
 80113a6:	3820      	subs	r0, #32
 80113a8:	b2c0      	uxtb	r0, r0
 80113aa:	4770      	bx	lr
 80113ac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80113b0:	2b05      	cmp	r3, #5
 80113b2:	d801      	bhi.n	80113b8 <__hexdig_fun+0x1a>
 80113b4:	3847      	subs	r0, #71	@ 0x47
 80113b6:	e7f7      	b.n	80113a8 <__hexdig_fun+0xa>
 80113b8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80113bc:	2b05      	cmp	r3, #5
 80113be:	d801      	bhi.n	80113c4 <__hexdig_fun+0x26>
 80113c0:	3827      	subs	r0, #39	@ 0x27
 80113c2:	e7f1      	b.n	80113a8 <__hexdig_fun+0xa>
 80113c4:	2000      	movs	r0, #0
 80113c6:	4770      	bx	lr

080113c8 <__gethex>:
 80113c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113cc:	b085      	sub	sp, #20
 80113ce:	468a      	mov	sl, r1
 80113d0:	4690      	mov	r8, r2
 80113d2:	9302      	str	r3, [sp, #8]
 80113d4:	680b      	ldr	r3, [r1, #0]
 80113d6:	9001      	str	r0, [sp, #4]
 80113d8:	1c9c      	adds	r4, r3, #2
 80113da:	46a1      	mov	r9, r4
 80113dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80113e0:	2830      	cmp	r0, #48	@ 0x30
 80113e2:	d0fa      	beq.n	80113da <__gethex+0x12>
 80113e4:	eba9 0303 	sub.w	r3, r9, r3
 80113e8:	f1a3 0b02 	sub.w	fp, r3, #2
 80113ec:	f7ff ffd7 	bl	801139e <__hexdig_fun>
 80113f0:	4605      	mov	r5, r0
 80113f2:	2800      	cmp	r0, #0
 80113f4:	d166      	bne.n	80114c4 <__gethex+0xfc>
 80113f6:	2201      	movs	r2, #1
 80113f8:	499e      	ldr	r1, [pc, #632]	@ (8011674 <__gethex+0x2ac>)
 80113fa:	4648      	mov	r0, r9
 80113fc:	f7ff ff14 	bl	8011228 <strncmp>
 8011400:	4607      	mov	r7, r0
 8011402:	2800      	cmp	r0, #0
 8011404:	d165      	bne.n	80114d2 <__gethex+0x10a>
 8011406:	f899 0001 	ldrb.w	r0, [r9, #1]
 801140a:	4626      	mov	r6, r4
 801140c:	f7ff ffc7 	bl	801139e <__hexdig_fun>
 8011410:	2800      	cmp	r0, #0
 8011412:	d060      	beq.n	80114d6 <__gethex+0x10e>
 8011414:	4623      	mov	r3, r4
 8011416:	7818      	ldrb	r0, [r3, #0]
 8011418:	4699      	mov	r9, r3
 801141a:	3301      	adds	r3, #1
 801141c:	2830      	cmp	r0, #48	@ 0x30
 801141e:	d0fa      	beq.n	8011416 <__gethex+0x4e>
 8011420:	f7ff ffbd 	bl	801139e <__hexdig_fun>
 8011424:	fab0 f580 	clz	r5, r0
 8011428:	f04f 0b01 	mov.w	fp, #1
 801142c:	096d      	lsrs	r5, r5, #5
 801142e:	464a      	mov	r2, r9
 8011430:	4616      	mov	r6, r2
 8011432:	3201      	adds	r2, #1
 8011434:	7830      	ldrb	r0, [r6, #0]
 8011436:	f7ff ffb2 	bl	801139e <__hexdig_fun>
 801143a:	2800      	cmp	r0, #0
 801143c:	d1f8      	bne.n	8011430 <__gethex+0x68>
 801143e:	2201      	movs	r2, #1
 8011440:	498c      	ldr	r1, [pc, #560]	@ (8011674 <__gethex+0x2ac>)
 8011442:	4630      	mov	r0, r6
 8011444:	f7ff fef0 	bl	8011228 <strncmp>
 8011448:	2800      	cmp	r0, #0
 801144a:	d13e      	bne.n	80114ca <__gethex+0x102>
 801144c:	b944      	cbnz	r4, 8011460 <__gethex+0x98>
 801144e:	1c74      	adds	r4, r6, #1
 8011450:	4622      	mov	r2, r4
 8011452:	4616      	mov	r6, r2
 8011454:	3201      	adds	r2, #1
 8011456:	7830      	ldrb	r0, [r6, #0]
 8011458:	f7ff ffa1 	bl	801139e <__hexdig_fun>
 801145c:	2800      	cmp	r0, #0
 801145e:	d1f8      	bne.n	8011452 <__gethex+0x8a>
 8011460:	1ba4      	subs	r4, r4, r6
 8011462:	00a7      	lsls	r7, r4, #2
 8011464:	7833      	ldrb	r3, [r6, #0]
 8011466:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801146a:	2b50      	cmp	r3, #80	@ 0x50
 801146c:	d13d      	bne.n	80114ea <__gethex+0x122>
 801146e:	7873      	ldrb	r3, [r6, #1]
 8011470:	2b2b      	cmp	r3, #43	@ 0x2b
 8011472:	d032      	beq.n	80114da <__gethex+0x112>
 8011474:	2b2d      	cmp	r3, #45	@ 0x2d
 8011476:	d033      	beq.n	80114e0 <__gethex+0x118>
 8011478:	1c71      	adds	r1, r6, #1
 801147a:	2400      	movs	r4, #0
 801147c:	7808      	ldrb	r0, [r1, #0]
 801147e:	f7ff ff8e 	bl	801139e <__hexdig_fun>
 8011482:	1e43      	subs	r3, r0, #1
 8011484:	b2db      	uxtb	r3, r3
 8011486:	2b18      	cmp	r3, #24
 8011488:	d82f      	bhi.n	80114ea <__gethex+0x122>
 801148a:	f1a0 0210 	sub.w	r2, r0, #16
 801148e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011492:	f7ff ff84 	bl	801139e <__hexdig_fun>
 8011496:	f100 3cff 	add.w	ip, r0, #4294967295
 801149a:	230a      	movs	r3, #10
 801149c:	fa5f fc8c 	uxtb.w	ip, ip
 80114a0:	f1bc 0f18 	cmp.w	ip, #24
 80114a4:	d91e      	bls.n	80114e4 <__gethex+0x11c>
 80114a6:	b104      	cbz	r4, 80114aa <__gethex+0xe2>
 80114a8:	4252      	negs	r2, r2
 80114aa:	4417      	add	r7, r2
 80114ac:	f8ca 1000 	str.w	r1, [sl]
 80114b0:	b1ed      	cbz	r5, 80114ee <__gethex+0x126>
 80114b2:	f1bb 0f00 	cmp.w	fp, #0
 80114b6:	bf0c      	ite	eq
 80114b8:	2506      	moveq	r5, #6
 80114ba:	2500      	movne	r5, #0
 80114bc:	4628      	mov	r0, r5
 80114be:	b005      	add	sp, #20
 80114c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114c4:	2500      	movs	r5, #0
 80114c6:	462c      	mov	r4, r5
 80114c8:	e7b1      	b.n	801142e <__gethex+0x66>
 80114ca:	2c00      	cmp	r4, #0
 80114cc:	d1c8      	bne.n	8011460 <__gethex+0x98>
 80114ce:	4627      	mov	r7, r4
 80114d0:	e7c8      	b.n	8011464 <__gethex+0x9c>
 80114d2:	464e      	mov	r6, r9
 80114d4:	462f      	mov	r7, r5
 80114d6:	2501      	movs	r5, #1
 80114d8:	e7c4      	b.n	8011464 <__gethex+0x9c>
 80114da:	2400      	movs	r4, #0
 80114dc:	1cb1      	adds	r1, r6, #2
 80114de:	e7cd      	b.n	801147c <__gethex+0xb4>
 80114e0:	2401      	movs	r4, #1
 80114e2:	e7fb      	b.n	80114dc <__gethex+0x114>
 80114e4:	fb03 0002 	mla	r0, r3, r2, r0
 80114e8:	e7cf      	b.n	801148a <__gethex+0xc2>
 80114ea:	4631      	mov	r1, r6
 80114ec:	e7de      	b.n	80114ac <__gethex+0xe4>
 80114ee:	eba6 0309 	sub.w	r3, r6, r9
 80114f2:	4629      	mov	r1, r5
 80114f4:	3b01      	subs	r3, #1
 80114f6:	2b07      	cmp	r3, #7
 80114f8:	dc0a      	bgt.n	8011510 <__gethex+0x148>
 80114fa:	9801      	ldr	r0, [sp, #4]
 80114fc:	f7fe f93a 	bl	800f774 <_Balloc>
 8011500:	4604      	mov	r4, r0
 8011502:	b940      	cbnz	r0, 8011516 <__gethex+0x14e>
 8011504:	4b5c      	ldr	r3, [pc, #368]	@ (8011678 <__gethex+0x2b0>)
 8011506:	4602      	mov	r2, r0
 8011508:	21e4      	movs	r1, #228	@ 0xe4
 801150a:	485c      	ldr	r0, [pc, #368]	@ (801167c <__gethex+0x2b4>)
 801150c:	f7ff fec4 	bl	8011298 <__assert_func>
 8011510:	3101      	adds	r1, #1
 8011512:	105b      	asrs	r3, r3, #1
 8011514:	e7ef      	b.n	80114f6 <__gethex+0x12e>
 8011516:	f100 0a14 	add.w	sl, r0, #20
 801151a:	2300      	movs	r3, #0
 801151c:	4655      	mov	r5, sl
 801151e:	469b      	mov	fp, r3
 8011520:	45b1      	cmp	r9, r6
 8011522:	d337      	bcc.n	8011594 <__gethex+0x1cc>
 8011524:	f845 bb04 	str.w	fp, [r5], #4
 8011528:	eba5 050a 	sub.w	r5, r5, sl
 801152c:	4658      	mov	r0, fp
 801152e:	10ad      	asrs	r5, r5, #2
 8011530:	6125      	str	r5, [r4, #16]
 8011532:	016d      	lsls	r5, r5, #5
 8011534:	f7fe fa12 	bl	800f95c <__hi0bits>
 8011538:	f8d8 6000 	ldr.w	r6, [r8]
 801153c:	1a2d      	subs	r5, r5, r0
 801153e:	42b5      	cmp	r5, r6
 8011540:	dd54      	ble.n	80115ec <__gethex+0x224>
 8011542:	1bad      	subs	r5, r5, r6
 8011544:	4620      	mov	r0, r4
 8011546:	4629      	mov	r1, r5
 8011548:	f7fe fda9 	bl	801009e <__any_on>
 801154c:	4681      	mov	r9, r0
 801154e:	b178      	cbz	r0, 8011570 <__gethex+0x1a8>
 8011550:	1e6b      	subs	r3, r5, #1
 8011552:	f04f 0901 	mov.w	r9, #1
 8011556:	1159      	asrs	r1, r3, #5
 8011558:	f003 021f 	and.w	r2, r3, #31
 801155c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011560:	fa09 f202 	lsl.w	r2, r9, r2
 8011564:	420a      	tst	r2, r1
 8011566:	d003      	beq.n	8011570 <__gethex+0x1a8>
 8011568:	454b      	cmp	r3, r9
 801156a:	dc36      	bgt.n	80115da <__gethex+0x212>
 801156c:	f04f 0902 	mov.w	r9, #2
 8011570:	442f      	add	r7, r5
 8011572:	4629      	mov	r1, r5
 8011574:	4620      	mov	r0, r4
 8011576:	f7ff fec1 	bl	80112fc <rshift>
 801157a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801157e:	42bb      	cmp	r3, r7
 8011580:	da42      	bge.n	8011608 <__gethex+0x240>
 8011582:	4621      	mov	r1, r4
 8011584:	9801      	ldr	r0, [sp, #4]
 8011586:	f7fe f935 	bl	800f7f4 <_Bfree>
 801158a:	2300      	movs	r3, #0
 801158c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801158e:	25a3      	movs	r5, #163	@ 0xa3
 8011590:	6013      	str	r3, [r2, #0]
 8011592:	e793      	b.n	80114bc <__gethex+0xf4>
 8011594:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011598:	2a2e      	cmp	r2, #46	@ 0x2e
 801159a:	d012      	beq.n	80115c2 <__gethex+0x1fa>
 801159c:	2b20      	cmp	r3, #32
 801159e:	d104      	bne.n	80115aa <__gethex+0x1e2>
 80115a0:	f845 bb04 	str.w	fp, [r5], #4
 80115a4:	f04f 0b00 	mov.w	fp, #0
 80115a8:	465b      	mov	r3, fp
 80115aa:	7830      	ldrb	r0, [r6, #0]
 80115ac:	9303      	str	r3, [sp, #12]
 80115ae:	f7ff fef6 	bl	801139e <__hexdig_fun>
 80115b2:	9b03      	ldr	r3, [sp, #12]
 80115b4:	f000 000f 	and.w	r0, r0, #15
 80115b8:	4098      	lsls	r0, r3
 80115ba:	3304      	adds	r3, #4
 80115bc:	ea4b 0b00 	orr.w	fp, fp, r0
 80115c0:	e7ae      	b.n	8011520 <__gethex+0x158>
 80115c2:	45b1      	cmp	r9, r6
 80115c4:	d8ea      	bhi.n	801159c <__gethex+0x1d4>
 80115c6:	2201      	movs	r2, #1
 80115c8:	492a      	ldr	r1, [pc, #168]	@ (8011674 <__gethex+0x2ac>)
 80115ca:	4630      	mov	r0, r6
 80115cc:	9303      	str	r3, [sp, #12]
 80115ce:	f7ff fe2b 	bl	8011228 <strncmp>
 80115d2:	9b03      	ldr	r3, [sp, #12]
 80115d4:	2800      	cmp	r0, #0
 80115d6:	d1e1      	bne.n	801159c <__gethex+0x1d4>
 80115d8:	e7a2      	b.n	8011520 <__gethex+0x158>
 80115da:	1ea9      	subs	r1, r5, #2
 80115dc:	4620      	mov	r0, r4
 80115de:	f7fe fd5e 	bl	801009e <__any_on>
 80115e2:	2800      	cmp	r0, #0
 80115e4:	d0c2      	beq.n	801156c <__gethex+0x1a4>
 80115e6:	f04f 0903 	mov.w	r9, #3
 80115ea:	e7c1      	b.n	8011570 <__gethex+0x1a8>
 80115ec:	da09      	bge.n	8011602 <__gethex+0x23a>
 80115ee:	1b75      	subs	r5, r6, r5
 80115f0:	4621      	mov	r1, r4
 80115f2:	9801      	ldr	r0, [sp, #4]
 80115f4:	462a      	mov	r2, r5
 80115f6:	1b7f      	subs	r7, r7, r5
 80115f8:	f7fe fb10 	bl	800fc1c <__lshift>
 80115fc:	4604      	mov	r4, r0
 80115fe:	f100 0a14 	add.w	sl, r0, #20
 8011602:	f04f 0900 	mov.w	r9, #0
 8011606:	e7b8      	b.n	801157a <__gethex+0x1b2>
 8011608:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801160c:	42bd      	cmp	r5, r7
 801160e:	dd6f      	ble.n	80116f0 <__gethex+0x328>
 8011610:	1bed      	subs	r5, r5, r7
 8011612:	42ae      	cmp	r6, r5
 8011614:	dc34      	bgt.n	8011680 <__gethex+0x2b8>
 8011616:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801161a:	2b02      	cmp	r3, #2
 801161c:	d022      	beq.n	8011664 <__gethex+0x29c>
 801161e:	2b03      	cmp	r3, #3
 8011620:	d024      	beq.n	801166c <__gethex+0x2a4>
 8011622:	2b01      	cmp	r3, #1
 8011624:	d115      	bne.n	8011652 <__gethex+0x28a>
 8011626:	42ae      	cmp	r6, r5
 8011628:	d113      	bne.n	8011652 <__gethex+0x28a>
 801162a:	2e01      	cmp	r6, #1
 801162c:	d10b      	bne.n	8011646 <__gethex+0x27e>
 801162e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011632:	2562      	movs	r5, #98	@ 0x62
 8011634:	9a02      	ldr	r2, [sp, #8]
 8011636:	6013      	str	r3, [r2, #0]
 8011638:	2301      	movs	r3, #1
 801163a:	6123      	str	r3, [r4, #16]
 801163c:	f8ca 3000 	str.w	r3, [sl]
 8011640:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011642:	601c      	str	r4, [r3, #0]
 8011644:	e73a      	b.n	80114bc <__gethex+0xf4>
 8011646:	1e71      	subs	r1, r6, #1
 8011648:	4620      	mov	r0, r4
 801164a:	f7fe fd28 	bl	801009e <__any_on>
 801164e:	2800      	cmp	r0, #0
 8011650:	d1ed      	bne.n	801162e <__gethex+0x266>
 8011652:	4621      	mov	r1, r4
 8011654:	9801      	ldr	r0, [sp, #4]
 8011656:	f7fe f8cd 	bl	800f7f4 <_Bfree>
 801165a:	2300      	movs	r3, #0
 801165c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801165e:	2550      	movs	r5, #80	@ 0x50
 8011660:	6013      	str	r3, [r2, #0]
 8011662:	e72b      	b.n	80114bc <__gethex+0xf4>
 8011664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011666:	2b00      	cmp	r3, #0
 8011668:	d1f3      	bne.n	8011652 <__gethex+0x28a>
 801166a:	e7e0      	b.n	801162e <__gethex+0x266>
 801166c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801166e:	2b00      	cmp	r3, #0
 8011670:	d1dd      	bne.n	801162e <__gethex+0x266>
 8011672:	e7ee      	b.n	8011652 <__gethex+0x28a>
 8011674:	080121b3 	.word	0x080121b3
 8011678:	08012149 	.word	0x08012149
 801167c:	0801220a 	.word	0x0801220a
 8011680:	1e6f      	subs	r7, r5, #1
 8011682:	f1b9 0f00 	cmp.w	r9, #0
 8011686:	d130      	bne.n	80116ea <__gethex+0x322>
 8011688:	b127      	cbz	r7, 8011694 <__gethex+0x2cc>
 801168a:	4639      	mov	r1, r7
 801168c:	4620      	mov	r0, r4
 801168e:	f7fe fd06 	bl	801009e <__any_on>
 8011692:	4681      	mov	r9, r0
 8011694:	117a      	asrs	r2, r7, #5
 8011696:	2301      	movs	r3, #1
 8011698:	f007 071f 	and.w	r7, r7, #31
 801169c:	4629      	mov	r1, r5
 801169e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80116a2:	4620      	mov	r0, r4
 80116a4:	40bb      	lsls	r3, r7
 80116a6:	1b76      	subs	r6, r6, r5
 80116a8:	2502      	movs	r5, #2
 80116aa:	4213      	tst	r3, r2
 80116ac:	bf18      	it	ne
 80116ae:	f049 0902 	orrne.w	r9, r9, #2
 80116b2:	f7ff fe23 	bl	80112fc <rshift>
 80116b6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80116ba:	f1b9 0f00 	cmp.w	r9, #0
 80116be:	d047      	beq.n	8011750 <__gethex+0x388>
 80116c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116c4:	2b02      	cmp	r3, #2
 80116c6:	d015      	beq.n	80116f4 <__gethex+0x32c>
 80116c8:	2b03      	cmp	r3, #3
 80116ca:	d017      	beq.n	80116fc <__gethex+0x334>
 80116cc:	2b01      	cmp	r3, #1
 80116ce:	d109      	bne.n	80116e4 <__gethex+0x31c>
 80116d0:	f019 0f02 	tst.w	r9, #2
 80116d4:	d006      	beq.n	80116e4 <__gethex+0x31c>
 80116d6:	f8da 3000 	ldr.w	r3, [sl]
 80116da:	ea49 0903 	orr.w	r9, r9, r3
 80116de:	f019 0f01 	tst.w	r9, #1
 80116e2:	d10e      	bne.n	8011702 <__gethex+0x33a>
 80116e4:	f045 0510 	orr.w	r5, r5, #16
 80116e8:	e032      	b.n	8011750 <__gethex+0x388>
 80116ea:	f04f 0901 	mov.w	r9, #1
 80116ee:	e7d1      	b.n	8011694 <__gethex+0x2cc>
 80116f0:	2501      	movs	r5, #1
 80116f2:	e7e2      	b.n	80116ba <__gethex+0x2f2>
 80116f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116f6:	f1c3 0301 	rsb	r3, r3, #1
 80116fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80116fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d0f0      	beq.n	80116e4 <__gethex+0x31c>
 8011702:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011706:	f104 0314 	add.w	r3, r4, #20
 801170a:	f04f 0c00 	mov.w	ip, #0
 801170e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011712:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011716:	4618      	mov	r0, r3
 8011718:	f853 2b04 	ldr.w	r2, [r3], #4
 801171c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011720:	d01b      	beq.n	801175a <__gethex+0x392>
 8011722:	3201      	adds	r2, #1
 8011724:	6002      	str	r2, [r0, #0]
 8011726:	2d02      	cmp	r5, #2
 8011728:	f104 0314 	add.w	r3, r4, #20
 801172c:	d13c      	bne.n	80117a8 <__gethex+0x3e0>
 801172e:	f8d8 2000 	ldr.w	r2, [r8]
 8011732:	3a01      	subs	r2, #1
 8011734:	42b2      	cmp	r2, r6
 8011736:	d109      	bne.n	801174c <__gethex+0x384>
 8011738:	1171      	asrs	r1, r6, #5
 801173a:	2201      	movs	r2, #1
 801173c:	f006 061f 	and.w	r6, r6, #31
 8011740:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011744:	fa02 f606 	lsl.w	r6, r2, r6
 8011748:	421e      	tst	r6, r3
 801174a:	d13a      	bne.n	80117c2 <__gethex+0x3fa>
 801174c:	f045 0520 	orr.w	r5, r5, #32
 8011750:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011752:	601c      	str	r4, [r3, #0]
 8011754:	9b02      	ldr	r3, [sp, #8]
 8011756:	601f      	str	r7, [r3, #0]
 8011758:	e6b0      	b.n	80114bc <__gethex+0xf4>
 801175a:	4299      	cmp	r1, r3
 801175c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011760:	d8d9      	bhi.n	8011716 <__gethex+0x34e>
 8011762:	68a3      	ldr	r3, [r4, #8]
 8011764:	459b      	cmp	fp, r3
 8011766:	db17      	blt.n	8011798 <__gethex+0x3d0>
 8011768:	6861      	ldr	r1, [r4, #4]
 801176a:	9801      	ldr	r0, [sp, #4]
 801176c:	3101      	adds	r1, #1
 801176e:	f7fe f801 	bl	800f774 <_Balloc>
 8011772:	4681      	mov	r9, r0
 8011774:	b918      	cbnz	r0, 801177e <__gethex+0x3b6>
 8011776:	4b1a      	ldr	r3, [pc, #104]	@ (80117e0 <__gethex+0x418>)
 8011778:	4602      	mov	r2, r0
 801177a:	2184      	movs	r1, #132	@ 0x84
 801177c:	e6c5      	b.n	801150a <__gethex+0x142>
 801177e:	6922      	ldr	r2, [r4, #16]
 8011780:	f104 010c 	add.w	r1, r4, #12
 8011784:	300c      	adds	r0, #12
 8011786:	3202      	adds	r2, #2
 8011788:	0092      	lsls	r2, r2, #2
 801178a:	f7ff fd6f 	bl	801126c <memcpy>
 801178e:	4621      	mov	r1, r4
 8011790:	464c      	mov	r4, r9
 8011792:	9801      	ldr	r0, [sp, #4]
 8011794:	f7fe f82e 	bl	800f7f4 <_Bfree>
 8011798:	6923      	ldr	r3, [r4, #16]
 801179a:	1c5a      	adds	r2, r3, #1
 801179c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117a0:	6122      	str	r2, [r4, #16]
 80117a2:	2201      	movs	r2, #1
 80117a4:	615a      	str	r2, [r3, #20]
 80117a6:	e7be      	b.n	8011726 <__gethex+0x35e>
 80117a8:	6922      	ldr	r2, [r4, #16]
 80117aa:	455a      	cmp	r2, fp
 80117ac:	dd0b      	ble.n	80117c6 <__gethex+0x3fe>
 80117ae:	2101      	movs	r1, #1
 80117b0:	4620      	mov	r0, r4
 80117b2:	f7ff fda3 	bl	80112fc <rshift>
 80117b6:	3701      	adds	r7, #1
 80117b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117bc:	42bb      	cmp	r3, r7
 80117be:	f6ff aee0 	blt.w	8011582 <__gethex+0x1ba>
 80117c2:	2501      	movs	r5, #1
 80117c4:	e7c2      	b.n	801174c <__gethex+0x384>
 80117c6:	f016 061f 	ands.w	r6, r6, #31
 80117ca:	d0fa      	beq.n	80117c2 <__gethex+0x3fa>
 80117cc:	4453      	add	r3, sl
 80117ce:	f1c6 0620 	rsb	r6, r6, #32
 80117d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80117d6:	f7fe f8c1 	bl	800f95c <__hi0bits>
 80117da:	42b0      	cmp	r0, r6
 80117dc:	dbe7      	blt.n	80117ae <__gethex+0x3e6>
 80117de:	e7f0      	b.n	80117c2 <__gethex+0x3fa>
 80117e0:	08012149 	.word	0x08012149

080117e4 <L_shift>:
 80117e4:	f1c2 0208 	rsb	r2, r2, #8
 80117e8:	0092      	lsls	r2, r2, #2
 80117ea:	b570      	push	{r4, r5, r6, lr}
 80117ec:	f1c2 0620 	rsb	r6, r2, #32
 80117f0:	6843      	ldr	r3, [r0, #4]
 80117f2:	6804      	ldr	r4, [r0, #0]
 80117f4:	fa03 f506 	lsl.w	r5, r3, r6
 80117f8:	40d3      	lsrs	r3, r2
 80117fa:	432c      	orrs	r4, r5
 80117fc:	6004      	str	r4, [r0, #0]
 80117fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8011802:	4288      	cmp	r0, r1
 8011804:	d3f4      	bcc.n	80117f0 <L_shift+0xc>
 8011806:	bd70      	pop	{r4, r5, r6, pc}

08011808 <__match>:
 8011808:	6803      	ldr	r3, [r0, #0]
 801180a:	3301      	adds	r3, #1
 801180c:	b530      	push	{r4, r5, lr}
 801180e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011812:	b914      	cbnz	r4, 801181a <__match+0x12>
 8011814:	6003      	str	r3, [r0, #0]
 8011816:	2001      	movs	r0, #1
 8011818:	bd30      	pop	{r4, r5, pc}
 801181a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801181e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011822:	2d19      	cmp	r5, #25
 8011824:	bf98      	it	ls
 8011826:	3220      	addls	r2, #32
 8011828:	42a2      	cmp	r2, r4
 801182a:	d0f0      	beq.n	801180e <__match+0x6>
 801182c:	2000      	movs	r0, #0
 801182e:	e7f3      	b.n	8011818 <__match+0x10>

08011830 <__hexnan>:
 8011830:	680b      	ldr	r3, [r1, #0]
 8011832:	6801      	ldr	r1, [r0, #0]
 8011834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011838:	115e      	asrs	r6, r3, #5
 801183a:	f013 031f 	ands.w	r3, r3, #31
 801183e:	f04f 0500 	mov.w	r5, #0
 8011842:	b087      	sub	sp, #28
 8011844:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011848:	4682      	mov	sl, r0
 801184a:	4690      	mov	r8, r2
 801184c:	46ab      	mov	fp, r5
 801184e:	bf18      	it	ne
 8011850:	3604      	addne	r6, #4
 8011852:	9301      	str	r3, [sp, #4]
 8011854:	9502      	str	r5, [sp, #8]
 8011856:	1f37      	subs	r7, r6, #4
 8011858:	f846 5c04 	str.w	r5, [r6, #-4]
 801185c:	46b9      	mov	r9, r7
 801185e:	463c      	mov	r4, r7
 8011860:	1c4b      	adds	r3, r1, #1
 8011862:	784a      	ldrb	r2, [r1, #1]
 8011864:	9303      	str	r3, [sp, #12]
 8011866:	b342      	cbz	r2, 80118ba <__hexnan+0x8a>
 8011868:	4610      	mov	r0, r2
 801186a:	9105      	str	r1, [sp, #20]
 801186c:	9204      	str	r2, [sp, #16]
 801186e:	f7ff fd96 	bl	801139e <__hexdig_fun>
 8011872:	2800      	cmp	r0, #0
 8011874:	d151      	bne.n	801191a <__hexnan+0xea>
 8011876:	9a04      	ldr	r2, [sp, #16]
 8011878:	9905      	ldr	r1, [sp, #20]
 801187a:	2a20      	cmp	r2, #32
 801187c:	d818      	bhi.n	80118b0 <__hexnan+0x80>
 801187e:	9b02      	ldr	r3, [sp, #8]
 8011880:	459b      	cmp	fp, r3
 8011882:	dd13      	ble.n	80118ac <__hexnan+0x7c>
 8011884:	454c      	cmp	r4, r9
 8011886:	d206      	bcs.n	8011896 <__hexnan+0x66>
 8011888:	2d07      	cmp	r5, #7
 801188a:	dc04      	bgt.n	8011896 <__hexnan+0x66>
 801188c:	462a      	mov	r2, r5
 801188e:	4649      	mov	r1, r9
 8011890:	4620      	mov	r0, r4
 8011892:	f7ff ffa7 	bl	80117e4 <L_shift>
 8011896:	4544      	cmp	r4, r8
 8011898:	d951      	bls.n	801193e <__hexnan+0x10e>
 801189a:	2300      	movs	r3, #0
 801189c:	f1a4 0904 	sub.w	r9, r4, #4
 80118a0:	f8cd b008 	str.w	fp, [sp, #8]
 80118a4:	f844 3c04 	str.w	r3, [r4, #-4]
 80118a8:	461d      	mov	r5, r3
 80118aa:	464c      	mov	r4, r9
 80118ac:	9903      	ldr	r1, [sp, #12]
 80118ae:	e7d7      	b.n	8011860 <__hexnan+0x30>
 80118b0:	2a29      	cmp	r2, #41	@ 0x29
 80118b2:	d156      	bne.n	8011962 <__hexnan+0x132>
 80118b4:	3102      	adds	r1, #2
 80118b6:	f8ca 1000 	str.w	r1, [sl]
 80118ba:	f1bb 0f00 	cmp.w	fp, #0
 80118be:	d050      	beq.n	8011962 <__hexnan+0x132>
 80118c0:	454c      	cmp	r4, r9
 80118c2:	d206      	bcs.n	80118d2 <__hexnan+0xa2>
 80118c4:	2d07      	cmp	r5, #7
 80118c6:	dc04      	bgt.n	80118d2 <__hexnan+0xa2>
 80118c8:	462a      	mov	r2, r5
 80118ca:	4649      	mov	r1, r9
 80118cc:	4620      	mov	r0, r4
 80118ce:	f7ff ff89 	bl	80117e4 <L_shift>
 80118d2:	4544      	cmp	r4, r8
 80118d4:	d935      	bls.n	8011942 <__hexnan+0x112>
 80118d6:	f1a8 0204 	sub.w	r2, r8, #4
 80118da:	4623      	mov	r3, r4
 80118dc:	f853 1b04 	ldr.w	r1, [r3], #4
 80118e0:	429f      	cmp	r7, r3
 80118e2:	f842 1f04 	str.w	r1, [r2, #4]!
 80118e6:	d2f9      	bcs.n	80118dc <__hexnan+0xac>
 80118e8:	1b3b      	subs	r3, r7, r4
 80118ea:	3e03      	subs	r6, #3
 80118ec:	3401      	adds	r4, #1
 80118ee:	2200      	movs	r2, #0
 80118f0:	f023 0303 	bic.w	r3, r3, #3
 80118f4:	3304      	adds	r3, #4
 80118f6:	42b4      	cmp	r4, r6
 80118f8:	bf88      	it	hi
 80118fa:	2304      	movhi	r3, #4
 80118fc:	4443      	add	r3, r8
 80118fe:	f843 2b04 	str.w	r2, [r3], #4
 8011902:	429f      	cmp	r7, r3
 8011904:	d2fb      	bcs.n	80118fe <__hexnan+0xce>
 8011906:	683b      	ldr	r3, [r7, #0]
 8011908:	b91b      	cbnz	r3, 8011912 <__hexnan+0xe2>
 801190a:	4547      	cmp	r7, r8
 801190c:	d127      	bne.n	801195e <__hexnan+0x12e>
 801190e:	2301      	movs	r3, #1
 8011910:	603b      	str	r3, [r7, #0]
 8011912:	2005      	movs	r0, #5
 8011914:	b007      	add	sp, #28
 8011916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801191a:	3501      	adds	r5, #1
 801191c:	f10b 0b01 	add.w	fp, fp, #1
 8011920:	2d08      	cmp	r5, #8
 8011922:	dd05      	ble.n	8011930 <__hexnan+0x100>
 8011924:	4544      	cmp	r4, r8
 8011926:	d9c1      	bls.n	80118ac <__hexnan+0x7c>
 8011928:	2300      	movs	r3, #0
 801192a:	3c04      	subs	r4, #4
 801192c:	2501      	movs	r5, #1
 801192e:	6023      	str	r3, [r4, #0]
 8011930:	6822      	ldr	r2, [r4, #0]
 8011932:	f000 000f 	and.w	r0, r0, #15
 8011936:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801193a:	6020      	str	r0, [r4, #0]
 801193c:	e7b6      	b.n	80118ac <__hexnan+0x7c>
 801193e:	2508      	movs	r5, #8
 8011940:	e7b4      	b.n	80118ac <__hexnan+0x7c>
 8011942:	9b01      	ldr	r3, [sp, #4]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d0de      	beq.n	8011906 <__hexnan+0xd6>
 8011948:	f1c3 0320 	rsb	r3, r3, #32
 801194c:	f04f 32ff 	mov.w	r2, #4294967295
 8011950:	40da      	lsrs	r2, r3
 8011952:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011956:	4013      	ands	r3, r2
 8011958:	f846 3c04 	str.w	r3, [r6, #-4]
 801195c:	e7d3      	b.n	8011906 <__hexnan+0xd6>
 801195e:	3f04      	subs	r7, #4
 8011960:	e7d1      	b.n	8011906 <__hexnan+0xd6>
 8011962:	2004      	movs	r0, #4
 8011964:	e7d6      	b.n	8011914 <__hexnan+0xe4>

08011966 <__ascii_mbtowc>:
 8011966:	b082      	sub	sp, #8
 8011968:	b901      	cbnz	r1, 801196c <__ascii_mbtowc+0x6>
 801196a:	a901      	add	r1, sp, #4
 801196c:	b142      	cbz	r2, 8011980 <__ascii_mbtowc+0x1a>
 801196e:	b14b      	cbz	r3, 8011984 <__ascii_mbtowc+0x1e>
 8011970:	7813      	ldrb	r3, [r2, #0]
 8011972:	600b      	str	r3, [r1, #0]
 8011974:	7812      	ldrb	r2, [r2, #0]
 8011976:	1e10      	subs	r0, r2, #0
 8011978:	bf18      	it	ne
 801197a:	2001      	movne	r0, #1
 801197c:	b002      	add	sp, #8
 801197e:	4770      	bx	lr
 8011980:	4610      	mov	r0, r2
 8011982:	e7fb      	b.n	801197c <__ascii_mbtowc+0x16>
 8011984:	f06f 0001 	mvn.w	r0, #1
 8011988:	e7f8      	b.n	801197c <__ascii_mbtowc+0x16>

0801198a <_realloc_r>:
 801198a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801198e:	4607      	mov	r7, r0
 8011990:	4614      	mov	r4, r2
 8011992:	460d      	mov	r5, r1
 8011994:	b921      	cbnz	r1, 80119a0 <_realloc_r+0x16>
 8011996:	4611      	mov	r1, r2
 8011998:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801199c:	f7fd be5e 	b.w	800f65c <_malloc_r>
 80119a0:	b92a      	cbnz	r2, 80119ae <_realloc_r+0x24>
 80119a2:	4625      	mov	r5, r4
 80119a4:	f7fd fde6 	bl	800f574 <_free_r>
 80119a8:	4628      	mov	r0, r5
 80119aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119ae:	f000 f840 	bl	8011a32 <_malloc_usable_size_r>
 80119b2:	4284      	cmp	r4, r0
 80119b4:	4606      	mov	r6, r0
 80119b6:	d802      	bhi.n	80119be <_realloc_r+0x34>
 80119b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119bc:	d8f4      	bhi.n	80119a8 <_realloc_r+0x1e>
 80119be:	4621      	mov	r1, r4
 80119c0:	4638      	mov	r0, r7
 80119c2:	f7fd fe4b 	bl	800f65c <_malloc_r>
 80119c6:	4680      	mov	r8, r0
 80119c8:	b908      	cbnz	r0, 80119ce <_realloc_r+0x44>
 80119ca:	4645      	mov	r5, r8
 80119cc:	e7ec      	b.n	80119a8 <_realloc_r+0x1e>
 80119ce:	42b4      	cmp	r4, r6
 80119d0:	4622      	mov	r2, r4
 80119d2:	4629      	mov	r1, r5
 80119d4:	bf28      	it	cs
 80119d6:	4632      	movcs	r2, r6
 80119d8:	f7ff fc48 	bl	801126c <memcpy>
 80119dc:	4629      	mov	r1, r5
 80119de:	4638      	mov	r0, r7
 80119e0:	f7fd fdc8 	bl	800f574 <_free_r>
 80119e4:	e7f1      	b.n	80119ca <_realloc_r+0x40>

080119e6 <__ascii_wctomb>:
 80119e6:	4603      	mov	r3, r0
 80119e8:	4608      	mov	r0, r1
 80119ea:	b141      	cbz	r1, 80119fe <__ascii_wctomb+0x18>
 80119ec:	2aff      	cmp	r2, #255	@ 0xff
 80119ee:	d904      	bls.n	80119fa <__ascii_wctomb+0x14>
 80119f0:	228a      	movs	r2, #138	@ 0x8a
 80119f2:	f04f 30ff 	mov.w	r0, #4294967295
 80119f6:	601a      	str	r2, [r3, #0]
 80119f8:	4770      	bx	lr
 80119fa:	2001      	movs	r0, #1
 80119fc:	700a      	strb	r2, [r1, #0]
 80119fe:	4770      	bx	lr

08011a00 <fiprintf>:
 8011a00:	b40e      	push	{r1, r2, r3}
 8011a02:	b503      	push	{r0, r1, lr}
 8011a04:	ab03      	add	r3, sp, #12
 8011a06:	4601      	mov	r1, r0
 8011a08:	4805      	ldr	r0, [pc, #20]	@ (8011a20 <fiprintf+0x20>)
 8011a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a0e:	6800      	ldr	r0, [r0, #0]
 8011a10:	9301      	str	r3, [sp, #4]
 8011a12:	f000 f83f 	bl	8011a94 <_vfiprintf_r>
 8011a16:	b002      	add	sp, #8
 8011a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a1c:	b003      	add	sp, #12
 8011a1e:	4770      	bx	lr
 8011a20:	20000018 	.word	0x20000018

08011a24 <abort>:
 8011a24:	2006      	movs	r0, #6
 8011a26:	b508      	push	{r3, lr}
 8011a28:	f000 fa08 	bl	8011e3c <raise>
 8011a2c:	2001      	movs	r0, #1
 8011a2e:	f7f0 faaf 	bl	8001f90 <_exit>

08011a32 <_malloc_usable_size_r>:
 8011a32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a36:	1f18      	subs	r0, r3, #4
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	bfbc      	itt	lt
 8011a3c:	580b      	ldrlt	r3, [r1, r0]
 8011a3e:	18c0      	addlt	r0, r0, r3
 8011a40:	4770      	bx	lr

08011a42 <__sfputc_r>:
 8011a42:	6893      	ldr	r3, [r2, #8]
 8011a44:	3b01      	subs	r3, #1
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	b410      	push	{r4}
 8011a4a:	6093      	str	r3, [r2, #8]
 8011a4c:	da08      	bge.n	8011a60 <__sfputc_r+0x1e>
 8011a4e:	6994      	ldr	r4, [r2, #24]
 8011a50:	42a3      	cmp	r3, r4
 8011a52:	db01      	blt.n	8011a58 <__sfputc_r+0x16>
 8011a54:	290a      	cmp	r1, #10
 8011a56:	d103      	bne.n	8011a60 <__sfputc_r+0x1e>
 8011a58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a5c:	f000 b932 	b.w	8011cc4 <__swbuf_r>
 8011a60:	6813      	ldr	r3, [r2, #0]
 8011a62:	1c58      	adds	r0, r3, #1
 8011a64:	6010      	str	r0, [r2, #0]
 8011a66:	4608      	mov	r0, r1
 8011a68:	7019      	strb	r1, [r3, #0]
 8011a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a6e:	4770      	bx	lr

08011a70 <__sfputs_r>:
 8011a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a72:	4606      	mov	r6, r0
 8011a74:	460f      	mov	r7, r1
 8011a76:	4614      	mov	r4, r2
 8011a78:	18d5      	adds	r5, r2, r3
 8011a7a:	42ac      	cmp	r4, r5
 8011a7c:	d101      	bne.n	8011a82 <__sfputs_r+0x12>
 8011a7e:	2000      	movs	r0, #0
 8011a80:	e007      	b.n	8011a92 <__sfputs_r+0x22>
 8011a82:	463a      	mov	r2, r7
 8011a84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a88:	4630      	mov	r0, r6
 8011a8a:	f7ff ffda 	bl	8011a42 <__sfputc_r>
 8011a8e:	1c43      	adds	r3, r0, #1
 8011a90:	d1f3      	bne.n	8011a7a <__sfputs_r+0xa>
 8011a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011a94 <_vfiprintf_r>:
 8011a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a98:	460d      	mov	r5, r1
 8011a9a:	b09d      	sub	sp, #116	@ 0x74
 8011a9c:	4614      	mov	r4, r2
 8011a9e:	4698      	mov	r8, r3
 8011aa0:	4606      	mov	r6, r0
 8011aa2:	b118      	cbz	r0, 8011aac <_vfiprintf_r+0x18>
 8011aa4:	6a03      	ldr	r3, [r0, #32]
 8011aa6:	b90b      	cbnz	r3, 8011aac <_vfiprintf_r+0x18>
 8011aa8:	f7fc fd9c 	bl	800e5e4 <__sinit>
 8011aac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011aae:	07d9      	lsls	r1, r3, #31
 8011ab0:	d405      	bmi.n	8011abe <_vfiprintf_r+0x2a>
 8011ab2:	89ab      	ldrh	r3, [r5, #12]
 8011ab4:	059a      	lsls	r2, r3, #22
 8011ab6:	d402      	bmi.n	8011abe <_vfiprintf_r+0x2a>
 8011ab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011aba:	f7fc fee2 	bl	800e882 <__retarget_lock_acquire_recursive>
 8011abe:	89ab      	ldrh	r3, [r5, #12]
 8011ac0:	071b      	lsls	r3, r3, #28
 8011ac2:	d501      	bpl.n	8011ac8 <_vfiprintf_r+0x34>
 8011ac4:	692b      	ldr	r3, [r5, #16]
 8011ac6:	b99b      	cbnz	r3, 8011af0 <_vfiprintf_r+0x5c>
 8011ac8:	4629      	mov	r1, r5
 8011aca:	4630      	mov	r0, r6
 8011acc:	f000 f938 	bl	8011d40 <__swsetup_r>
 8011ad0:	b170      	cbz	r0, 8011af0 <_vfiprintf_r+0x5c>
 8011ad2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ad4:	07dc      	lsls	r4, r3, #31
 8011ad6:	d504      	bpl.n	8011ae2 <_vfiprintf_r+0x4e>
 8011ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8011adc:	b01d      	add	sp, #116	@ 0x74
 8011ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ae2:	89ab      	ldrh	r3, [r5, #12]
 8011ae4:	0598      	lsls	r0, r3, #22
 8011ae6:	d4f7      	bmi.n	8011ad8 <_vfiprintf_r+0x44>
 8011ae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011aea:	f7fc fecb 	bl	800e884 <__retarget_lock_release_recursive>
 8011aee:	e7f3      	b.n	8011ad8 <_vfiprintf_r+0x44>
 8011af0:	2300      	movs	r3, #0
 8011af2:	f8cd 800c 	str.w	r8, [sp, #12]
 8011af6:	f04f 0901 	mov.w	r9, #1
 8011afa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8011cb0 <_vfiprintf_r+0x21c>
 8011afe:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b00:	2320      	movs	r3, #32
 8011b02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011b06:	2330      	movs	r3, #48	@ 0x30
 8011b08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011b0c:	4623      	mov	r3, r4
 8011b0e:	469a      	mov	sl, r3
 8011b10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b14:	b10a      	cbz	r2, 8011b1a <_vfiprintf_r+0x86>
 8011b16:	2a25      	cmp	r2, #37	@ 0x25
 8011b18:	d1f9      	bne.n	8011b0e <_vfiprintf_r+0x7a>
 8011b1a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b1e:	d00b      	beq.n	8011b38 <_vfiprintf_r+0xa4>
 8011b20:	465b      	mov	r3, fp
 8011b22:	4622      	mov	r2, r4
 8011b24:	4629      	mov	r1, r5
 8011b26:	4630      	mov	r0, r6
 8011b28:	f7ff ffa2 	bl	8011a70 <__sfputs_r>
 8011b2c:	3001      	adds	r0, #1
 8011b2e:	f000 80a7 	beq.w	8011c80 <_vfiprintf_r+0x1ec>
 8011b32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b34:	445a      	add	r2, fp
 8011b36:	9209      	str	r2, [sp, #36]	@ 0x24
 8011b38:	f89a 3000 	ldrb.w	r3, [sl]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	f000 809f 	beq.w	8011c80 <_vfiprintf_r+0x1ec>
 8011b42:	2300      	movs	r3, #0
 8011b44:	f04f 32ff 	mov.w	r2, #4294967295
 8011b48:	f10a 0a01 	add.w	sl, sl, #1
 8011b4c:	9304      	str	r3, [sp, #16]
 8011b4e:	9307      	str	r3, [sp, #28]
 8011b50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b54:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b5a:	4654      	mov	r4, sl
 8011b5c:	2205      	movs	r2, #5
 8011b5e:	4854      	ldr	r0, [pc, #336]	@ (8011cb0 <_vfiprintf_r+0x21c>)
 8011b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b64:	f7fc fe8f 	bl	800e886 <memchr>
 8011b68:	9a04      	ldr	r2, [sp, #16]
 8011b6a:	b9d8      	cbnz	r0, 8011ba4 <_vfiprintf_r+0x110>
 8011b6c:	06d1      	lsls	r1, r2, #27
 8011b6e:	bf44      	itt	mi
 8011b70:	2320      	movmi	r3, #32
 8011b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b76:	0713      	lsls	r3, r2, #28
 8011b78:	bf44      	itt	mi
 8011b7a:	232b      	movmi	r3, #43	@ 0x2b
 8011b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b80:	f89a 3000 	ldrb.w	r3, [sl]
 8011b84:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b86:	d015      	beq.n	8011bb4 <_vfiprintf_r+0x120>
 8011b88:	9a07      	ldr	r2, [sp, #28]
 8011b8a:	4654      	mov	r4, sl
 8011b8c:	2000      	movs	r0, #0
 8011b8e:	f04f 0c0a 	mov.w	ip, #10
 8011b92:	4621      	mov	r1, r4
 8011b94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b98:	3b30      	subs	r3, #48	@ 0x30
 8011b9a:	2b09      	cmp	r3, #9
 8011b9c:	d94b      	bls.n	8011c36 <_vfiprintf_r+0x1a2>
 8011b9e:	b1b0      	cbz	r0, 8011bce <_vfiprintf_r+0x13a>
 8011ba0:	9207      	str	r2, [sp, #28]
 8011ba2:	e014      	b.n	8011bce <_vfiprintf_r+0x13a>
 8011ba4:	eba0 0308 	sub.w	r3, r0, r8
 8011ba8:	46a2      	mov	sl, r4
 8011baa:	fa09 f303 	lsl.w	r3, r9, r3
 8011bae:	4313      	orrs	r3, r2
 8011bb0:	9304      	str	r3, [sp, #16]
 8011bb2:	e7d2      	b.n	8011b5a <_vfiprintf_r+0xc6>
 8011bb4:	9b03      	ldr	r3, [sp, #12]
 8011bb6:	1d19      	adds	r1, r3, #4
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	9103      	str	r1, [sp, #12]
 8011bbe:	bfbb      	ittet	lt
 8011bc0:	425b      	neglt	r3, r3
 8011bc2:	f042 0202 	orrlt.w	r2, r2, #2
 8011bc6:	9307      	strge	r3, [sp, #28]
 8011bc8:	9307      	strlt	r3, [sp, #28]
 8011bca:	bfb8      	it	lt
 8011bcc:	9204      	strlt	r2, [sp, #16]
 8011bce:	7823      	ldrb	r3, [r4, #0]
 8011bd0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011bd2:	d10a      	bne.n	8011bea <_vfiprintf_r+0x156>
 8011bd4:	7863      	ldrb	r3, [r4, #1]
 8011bd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011bd8:	d132      	bne.n	8011c40 <_vfiprintf_r+0x1ac>
 8011bda:	9b03      	ldr	r3, [sp, #12]
 8011bdc:	3402      	adds	r4, #2
 8011bde:	1d1a      	adds	r2, r3, #4
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011be6:	9203      	str	r2, [sp, #12]
 8011be8:	9305      	str	r3, [sp, #20]
 8011bea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011cc0 <_vfiprintf_r+0x22c>
 8011bee:	2203      	movs	r2, #3
 8011bf0:	7821      	ldrb	r1, [r4, #0]
 8011bf2:	4650      	mov	r0, sl
 8011bf4:	f7fc fe47 	bl	800e886 <memchr>
 8011bf8:	b138      	cbz	r0, 8011c0a <_vfiprintf_r+0x176>
 8011bfa:	eba0 000a 	sub.w	r0, r0, sl
 8011bfe:	2240      	movs	r2, #64	@ 0x40
 8011c00:	9b04      	ldr	r3, [sp, #16]
 8011c02:	3401      	adds	r4, #1
 8011c04:	4082      	lsls	r2, r0
 8011c06:	4313      	orrs	r3, r2
 8011c08:	9304      	str	r3, [sp, #16]
 8011c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c0e:	2206      	movs	r2, #6
 8011c10:	4828      	ldr	r0, [pc, #160]	@ (8011cb4 <_vfiprintf_r+0x220>)
 8011c12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011c16:	f7fc fe36 	bl	800e886 <memchr>
 8011c1a:	2800      	cmp	r0, #0
 8011c1c:	d03f      	beq.n	8011c9e <_vfiprintf_r+0x20a>
 8011c1e:	4b26      	ldr	r3, [pc, #152]	@ (8011cb8 <_vfiprintf_r+0x224>)
 8011c20:	bb1b      	cbnz	r3, 8011c6a <_vfiprintf_r+0x1d6>
 8011c22:	9b03      	ldr	r3, [sp, #12]
 8011c24:	3307      	adds	r3, #7
 8011c26:	f023 0307 	bic.w	r3, r3, #7
 8011c2a:	3308      	adds	r3, #8
 8011c2c:	9303      	str	r3, [sp, #12]
 8011c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c30:	443b      	add	r3, r7
 8011c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c34:	e76a      	b.n	8011b0c <_vfiprintf_r+0x78>
 8011c36:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c3a:	460c      	mov	r4, r1
 8011c3c:	2001      	movs	r0, #1
 8011c3e:	e7a8      	b.n	8011b92 <_vfiprintf_r+0xfe>
 8011c40:	2300      	movs	r3, #0
 8011c42:	3401      	adds	r4, #1
 8011c44:	f04f 0c0a 	mov.w	ip, #10
 8011c48:	4619      	mov	r1, r3
 8011c4a:	9305      	str	r3, [sp, #20]
 8011c4c:	4620      	mov	r0, r4
 8011c4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c52:	3a30      	subs	r2, #48	@ 0x30
 8011c54:	2a09      	cmp	r2, #9
 8011c56:	d903      	bls.n	8011c60 <_vfiprintf_r+0x1cc>
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d0c6      	beq.n	8011bea <_vfiprintf_r+0x156>
 8011c5c:	9105      	str	r1, [sp, #20]
 8011c5e:	e7c4      	b.n	8011bea <_vfiprintf_r+0x156>
 8011c60:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c64:	4604      	mov	r4, r0
 8011c66:	2301      	movs	r3, #1
 8011c68:	e7f0      	b.n	8011c4c <_vfiprintf_r+0x1b8>
 8011c6a:	ab03      	add	r3, sp, #12
 8011c6c:	462a      	mov	r2, r5
 8011c6e:	a904      	add	r1, sp, #16
 8011c70:	4630      	mov	r0, r6
 8011c72:	9300      	str	r3, [sp, #0]
 8011c74:	4b11      	ldr	r3, [pc, #68]	@ (8011cbc <_vfiprintf_r+0x228>)
 8011c76:	f7fb fe61 	bl	800d93c <_printf_float>
 8011c7a:	4607      	mov	r7, r0
 8011c7c:	1c78      	adds	r0, r7, #1
 8011c7e:	d1d6      	bne.n	8011c2e <_vfiprintf_r+0x19a>
 8011c80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c82:	07d9      	lsls	r1, r3, #31
 8011c84:	d405      	bmi.n	8011c92 <_vfiprintf_r+0x1fe>
 8011c86:	89ab      	ldrh	r3, [r5, #12]
 8011c88:	059a      	lsls	r2, r3, #22
 8011c8a:	d402      	bmi.n	8011c92 <_vfiprintf_r+0x1fe>
 8011c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c8e:	f7fc fdf9 	bl	800e884 <__retarget_lock_release_recursive>
 8011c92:	89ab      	ldrh	r3, [r5, #12]
 8011c94:	065b      	lsls	r3, r3, #25
 8011c96:	f53f af1f 	bmi.w	8011ad8 <_vfiprintf_r+0x44>
 8011c9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011c9c:	e71e      	b.n	8011adc <_vfiprintf_r+0x48>
 8011c9e:	ab03      	add	r3, sp, #12
 8011ca0:	462a      	mov	r2, r5
 8011ca2:	a904      	add	r1, sp, #16
 8011ca4:	4630      	mov	r0, r6
 8011ca6:	9300      	str	r3, [sp, #0]
 8011ca8:	4b04      	ldr	r3, [pc, #16]	@ (8011cbc <_vfiprintf_r+0x228>)
 8011caa:	f7fc f8e3 	bl	800de74 <_printf_i>
 8011cae:	e7e4      	b.n	8011c7a <_vfiprintf_r+0x1e6>
 8011cb0:	080121b5 	.word	0x080121b5
 8011cb4:	080121bf 	.word	0x080121bf
 8011cb8:	0800d93d 	.word	0x0800d93d
 8011cbc:	08011a71 	.word	0x08011a71
 8011cc0:	080121bb 	.word	0x080121bb

08011cc4 <__swbuf_r>:
 8011cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cc6:	460e      	mov	r6, r1
 8011cc8:	4614      	mov	r4, r2
 8011cca:	4605      	mov	r5, r0
 8011ccc:	b118      	cbz	r0, 8011cd6 <__swbuf_r+0x12>
 8011cce:	6a03      	ldr	r3, [r0, #32]
 8011cd0:	b90b      	cbnz	r3, 8011cd6 <__swbuf_r+0x12>
 8011cd2:	f7fc fc87 	bl	800e5e4 <__sinit>
 8011cd6:	69a3      	ldr	r3, [r4, #24]
 8011cd8:	60a3      	str	r3, [r4, #8]
 8011cda:	89a3      	ldrh	r3, [r4, #12]
 8011cdc:	071a      	lsls	r2, r3, #28
 8011cde:	d501      	bpl.n	8011ce4 <__swbuf_r+0x20>
 8011ce0:	6923      	ldr	r3, [r4, #16]
 8011ce2:	b943      	cbnz	r3, 8011cf6 <__swbuf_r+0x32>
 8011ce4:	4621      	mov	r1, r4
 8011ce6:	4628      	mov	r0, r5
 8011ce8:	f000 f82a 	bl	8011d40 <__swsetup_r>
 8011cec:	b118      	cbz	r0, 8011cf6 <__swbuf_r+0x32>
 8011cee:	f04f 37ff 	mov.w	r7, #4294967295
 8011cf2:	4638      	mov	r0, r7
 8011cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011cf6:	6823      	ldr	r3, [r4, #0]
 8011cf8:	b2f6      	uxtb	r6, r6
 8011cfa:	6922      	ldr	r2, [r4, #16]
 8011cfc:	4637      	mov	r7, r6
 8011cfe:	1a98      	subs	r0, r3, r2
 8011d00:	6963      	ldr	r3, [r4, #20]
 8011d02:	4283      	cmp	r3, r0
 8011d04:	dc05      	bgt.n	8011d12 <__swbuf_r+0x4e>
 8011d06:	4621      	mov	r1, r4
 8011d08:	4628      	mov	r0, r5
 8011d0a:	f7ff fa4b 	bl	80111a4 <_fflush_r>
 8011d0e:	2800      	cmp	r0, #0
 8011d10:	d1ed      	bne.n	8011cee <__swbuf_r+0x2a>
 8011d12:	68a3      	ldr	r3, [r4, #8]
 8011d14:	3b01      	subs	r3, #1
 8011d16:	60a3      	str	r3, [r4, #8]
 8011d18:	6823      	ldr	r3, [r4, #0]
 8011d1a:	1c5a      	adds	r2, r3, #1
 8011d1c:	6022      	str	r2, [r4, #0]
 8011d1e:	701e      	strb	r6, [r3, #0]
 8011d20:	1c43      	adds	r3, r0, #1
 8011d22:	6962      	ldr	r2, [r4, #20]
 8011d24:	429a      	cmp	r2, r3
 8011d26:	d004      	beq.n	8011d32 <__swbuf_r+0x6e>
 8011d28:	89a3      	ldrh	r3, [r4, #12]
 8011d2a:	07db      	lsls	r3, r3, #31
 8011d2c:	d5e1      	bpl.n	8011cf2 <__swbuf_r+0x2e>
 8011d2e:	2e0a      	cmp	r6, #10
 8011d30:	d1df      	bne.n	8011cf2 <__swbuf_r+0x2e>
 8011d32:	4621      	mov	r1, r4
 8011d34:	4628      	mov	r0, r5
 8011d36:	f7ff fa35 	bl	80111a4 <_fflush_r>
 8011d3a:	2800      	cmp	r0, #0
 8011d3c:	d0d9      	beq.n	8011cf2 <__swbuf_r+0x2e>
 8011d3e:	e7d6      	b.n	8011cee <__swbuf_r+0x2a>

08011d40 <__swsetup_r>:
 8011d40:	b538      	push	{r3, r4, r5, lr}
 8011d42:	4b29      	ldr	r3, [pc, #164]	@ (8011de8 <__swsetup_r+0xa8>)
 8011d44:	4605      	mov	r5, r0
 8011d46:	460c      	mov	r4, r1
 8011d48:	6818      	ldr	r0, [r3, #0]
 8011d4a:	b118      	cbz	r0, 8011d54 <__swsetup_r+0x14>
 8011d4c:	6a03      	ldr	r3, [r0, #32]
 8011d4e:	b90b      	cbnz	r3, 8011d54 <__swsetup_r+0x14>
 8011d50:	f7fc fc48 	bl	800e5e4 <__sinit>
 8011d54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d58:	0719      	lsls	r1, r3, #28
 8011d5a:	d422      	bmi.n	8011da2 <__swsetup_r+0x62>
 8011d5c:	06da      	lsls	r2, r3, #27
 8011d5e:	d407      	bmi.n	8011d70 <__swsetup_r+0x30>
 8011d60:	2209      	movs	r2, #9
 8011d62:	602a      	str	r2, [r5, #0]
 8011d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d68:	f04f 30ff 	mov.w	r0, #4294967295
 8011d6c:	81a3      	strh	r3, [r4, #12]
 8011d6e:	e033      	b.n	8011dd8 <__swsetup_r+0x98>
 8011d70:	0758      	lsls	r0, r3, #29
 8011d72:	d512      	bpl.n	8011d9a <__swsetup_r+0x5a>
 8011d74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d76:	b141      	cbz	r1, 8011d8a <__swsetup_r+0x4a>
 8011d78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d7c:	4299      	cmp	r1, r3
 8011d7e:	d002      	beq.n	8011d86 <__swsetup_r+0x46>
 8011d80:	4628      	mov	r0, r5
 8011d82:	f7fd fbf7 	bl	800f574 <_free_r>
 8011d86:	2300      	movs	r3, #0
 8011d88:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011d90:	81a3      	strh	r3, [r4, #12]
 8011d92:	2300      	movs	r3, #0
 8011d94:	6063      	str	r3, [r4, #4]
 8011d96:	6923      	ldr	r3, [r4, #16]
 8011d98:	6023      	str	r3, [r4, #0]
 8011d9a:	89a3      	ldrh	r3, [r4, #12]
 8011d9c:	f043 0308 	orr.w	r3, r3, #8
 8011da0:	81a3      	strh	r3, [r4, #12]
 8011da2:	6923      	ldr	r3, [r4, #16]
 8011da4:	b94b      	cbnz	r3, 8011dba <__swsetup_r+0x7a>
 8011da6:	89a3      	ldrh	r3, [r4, #12]
 8011da8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011db0:	d003      	beq.n	8011dba <__swsetup_r+0x7a>
 8011db2:	4621      	mov	r1, r4
 8011db4:	4628      	mov	r0, r5
 8011db6:	f000 f882 	bl	8011ebe <__smakebuf_r>
 8011dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dbe:	f013 0201 	ands.w	r2, r3, #1
 8011dc2:	d00a      	beq.n	8011dda <__swsetup_r+0x9a>
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	60a2      	str	r2, [r4, #8]
 8011dc8:	6962      	ldr	r2, [r4, #20]
 8011dca:	4252      	negs	r2, r2
 8011dcc:	61a2      	str	r2, [r4, #24]
 8011dce:	6922      	ldr	r2, [r4, #16]
 8011dd0:	b942      	cbnz	r2, 8011de4 <__swsetup_r+0xa4>
 8011dd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011dd6:	d1c5      	bne.n	8011d64 <__swsetup_r+0x24>
 8011dd8:	bd38      	pop	{r3, r4, r5, pc}
 8011dda:	0799      	lsls	r1, r3, #30
 8011ddc:	bf58      	it	pl
 8011dde:	6962      	ldrpl	r2, [r4, #20]
 8011de0:	60a2      	str	r2, [r4, #8]
 8011de2:	e7f4      	b.n	8011dce <__swsetup_r+0x8e>
 8011de4:	2000      	movs	r0, #0
 8011de6:	e7f7      	b.n	8011dd8 <__swsetup_r+0x98>
 8011de8:	20000018 	.word	0x20000018

08011dec <_raise_r>:
 8011dec:	291f      	cmp	r1, #31
 8011dee:	b538      	push	{r3, r4, r5, lr}
 8011df0:	4605      	mov	r5, r0
 8011df2:	460c      	mov	r4, r1
 8011df4:	d904      	bls.n	8011e00 <_raise_r+0x14>
 8011df6:	2316      	movs	r3, #22
 8011df8:	6003      	str	r3, [r0, #0]
 8011dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfe:	bd38      	pop	{r3, r4, r5, pc}
 8011e00:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e02:	b112      	cbz	r2, 8011e0a <_raise_r+0x1e>
 8011e04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e08:	b94b      	cbnz	r3, 8011e1e <_raise_r+0x32>
 8011e0a:	4628      	mov	r0, r5
 8011e0c:	f000 f830 	bl	8011e70 <_getpid_r>
 8011e10:	4622      	mov	r2, r4
 8011e12:	4601      	mov	r1, r0
 8011e14:	4628      	mov	r0, r5
 8011e16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e1a:	f000 b817 	b.w	8011e4c <_kill_r>
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	d00a      	beq.n	8011e38 <_raise_r+0x4c>
 8011e22:	1c59      	adds	r1, r3, #1
 8011e24:	d103      	bne.n	8011e2e <_raise_r+0x42>
 8011e26:	2316      	movs	r3, #22
 8011e28:	6003      	str	r3, [r0, #0]
 8011e2a:	2001      	movs	r0, #1
 8011e2c:	e7e7      	b.n	8011dfe <_raise_r+0x12>
 8011e2e:	2100      	movs	r1, #0
 8011e30:	4620      	mov	r0, r4
 8011e32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e36:	4798      	blx	r3
 8011e38:	2000      	movs	r0, #0
 8011e3a:	e7e0      	b.n	8011dfe <_raise_r+0x12>

08011e3c <raise>:
 8011e3c:	4b02      	ldr	r3, [pc, #8]	@ (8011e48 <raise+0xc>)
 8011e3e:	4601      	mov	r1, r0
 8011e40:	6818      	ldr	r0, [r3, #0]
 8011e42:	f7ff bfd3 	b.w	8011dec <_raise_r>
 8011e46:	bf00      	nop
 8011e48:	20000018 	.word	0x20000018

08011e4c <_kill_r>:
 8011e4c:	b538      	push	{r3, r4, r5, lr}
 8011e4e:	2300      	movs	r3, #0
 8011e50:	4d06      	ldr	r5, [pc, #24]	@ (8011e6c <_kill_r+0x20>)
 8011e52:	4604      	mov	r4, r0
 8011e54:	4608      	mov	r0, r1
 8011e56:	4611      	mov	r1, r2
 8011e58:	602b      	str	r3, [r5, #0]
 8011e5a:	f7f0 f889 	bl	8001f70 <_kill>
 8011e5e:	1c43      	adds	r3, r0, #1
 8011e60:	d102      	bne.n	8011e68 <_kill_r+0x1c>
 8011e62:	682b      	ldr	r3, [r5, #0]
 8011e64:	b103      	cbz	r3, 8011e68 <_kill_r+0x1c>
 8011e66:	6023      	str	r3, [r4, #0]
 8011e68:	bd38      	pop	{r3, r4, r5, pc}
 8011e6a:	bf00      	nop
 8011e6c:	20000688 	.word	0x20000688

08011e70 <_getpid_r>:
 8011e70:	f7f0 b876 	b.w	8001f60 <_getpid>

08011e74 <__swhatbuf_r>:
 8011e74:	b570      	push	{r4, r5, r6, lr}
 8011e76:	460c      	mov	r4, r1
 8011e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e7c:	b096      	sub	sp, #88	@ 0x58
 8011e7e:	4615      	mov	r5, r2
 8011e80:	2900      	cmp	r1, #0
 8011e82:	461e      	mov	r6, r3
 8011e84:	da0c      	bge.n	8011ea0 <__swhatbuf_r+0x2c>
 8011e86:	89a3      	ldrh	r3, [r4, #12]
 8011e88:	2100      	movs	r1, #0
 8011e8a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011e8e:	bf14      	ite	ne
 8011e90:	2340      	movne	r3, #64	@ 0x40
 8011e92:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011e96:	2000      	movs	r0, #0
 8011e98:	6031      	str	r1, [r6, #0]
 8011e9a:	602b      	str	r3, [r5, #0]
 8011e9c:	b016      	add	sp, #88	@ 0x58
 8011e9e:	bd70      	pop	{r4, r5, r6, pc}
 8011ea0:	466a      	mov	r2, sp
 8011ea2:	f000 f849 	bl	8011f38 <_fstat_r>
 8011ea6:	2800      	cmp	r0, #0
 8011ea8:	dbed      	blt.n	8011e86 <__swhatbuf_r+0x12>
 8011eaa:	9901      	ldr	r1, [sp, #4]
 8011eac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011eb0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011eb4:	4259      	negs	r1, r3
 8011eb6:	4159      	adcs	r1, r3
 8011eb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ebc:	e7eb      	b.n	8011e96 <__swhatbuf_r+0x22>

08011ebe <__smakebuf_r>:
 8011ebe:	898b      	ldrh	r3, [r1, #12]
 8011ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ec2:	079d      	lsls	r5, r3, #30
 8011ec4:	4606      	mov	r6, r0
 8011ec6:	460c      	mov	r4, r1
 8011ec8:	d507      	bpl.n	8011eda <__smakebuf_r+0x1c>
 8011eca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ece:	6023      	str	r3, [r4, #0]
 8011ed0:	6123      	str	r3, [r4, #16]
 8011ed2:	2301      	movs	r3, #1
 8011ed4:	6163      	str	r3, [r4, #20]
 8011ed6:	b003      	add	sp, #12
 8011ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011eda:	ab01      	add	r3, sp, #4
 8011edc:	466a      	mov	r2, sp
 8011ede:	f7ff ffc9 	bl	8011e74 <__swhatbuf_r>
 8011ee2:	9f00      	ldr	r7, [sp, #0]
 8011ee4:	4605      	mov	r5, r0
 8011ee6:	4630      	mov	r0, r6
 8011ee8:	4639      	mov	r1, r7
 8011eea:	f7fd fbb7 	bl	800f65c <_malloc_r>
 8011eee:	b948      	cbnz	r0, 8011f04 <__smakebuf_r+0x46>
 8011ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ef4:	059a      	lsls	r2, r3, #22
 8011ef6:	d4ee      	bmi.n	8011ed6 <__smakebuf_r+0x18>
 8011ef8:	f023 0303 	bic.w	r3, r3, #3
 8011efc:	f043 0302 	orr.w	r3, r3, #2
 8011f00:	81a3      	strh	r3, [r4, #12]
 8011f02:	e7e2      	b.n	8011eca <__smakebuf_r+0xc>
 8011f04:	89a3      	ldrh	r3, [r4, #12]
 8011f06:	6020      	str	r0, [r4, #0]
 8011f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f0c:	81a3      	strh	r3, [r4, #12]
 8011f0e:	9b01      	ldr	r3, [sp, #4]
 8011f10:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f14:	b15b      	cbz	r3, 8011f2e <__smakebuf_r+0x70>
 8011f16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f1a:	4630      	mov	r0, r6
 8011f1c:	f000 f81e 	bl	8011f5c <_isatty_r>
 8011f20:	b128      	cbz	r0, 8011f2e <__smakebuf_r+0x70>
 8011f22:	89a3      	ldrh	r3, [r4, #12]
 8011f24:	f023 0303 	bic.w	r3, r3, #3
 8011f28:	f043 0301 	orr.w	r3, r3, #1
 8011f2c:	81a3      	strh	r3, [r4, #12]
 8011f2e:	89a3      	ldrh	r3, [r4, #12]
 8011f30:	431d      	orrs	r5, r3
 8011f32:	81a5      	strh	r5, [r4, #12]
 8011f34:	e7cf      	b.n	8011ed6 <__smakebuf_r+0x18>
	...

08011f38 <_fstat_r>:
 8011f38:	b538      	push	{r3, r4, r5, lr}
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	4d06      	ldr	r5, [pc, #24]	@ (8011f58 <_fstat_r+0x20>)
 8011f3e:	4604      	mov	r4, r0
 8011f40:	4608      	mov	r0, r1
 8011f42:	4611      	mov	r1, r2
 8011f44:	602b      	str	r3, [r5, #0]
 8011f46:	f7f0 f873 	bl	8002030 <_fstat>
 8011f4a:	1c43      	adds	r3, r0, #1
 8011f4c:	d102      	bne.n	8011f54 <_fstat_r+0x1c>
 8011f4e:	682b      	ldr	r3, [r5, #0]
 8011f50:	b103      	cbz	r3, 8011f54 <_fstat_r+0x1c>
 8011f52:	6023      	str	r3, [r4, #0]
 8011f54:	bd38      	pop	{r3, r4, r5, pc}
 8011f56:	bf00      	nop
 8011f58:	20000688 	.word	0x20000688

08011f5c <_isatty_r>:
 8011f5c:	b538      	push	{r3, r4, r5, lr}
 8011f5e:	2300      	movs	r3, #0
 8011f60:	4d05      	ldr	r5, [pc, #20]	@ (8011f78 <_isatty_r+0x1c>)
 8011f62:	4604      	mov	r4, r0
 8011f64:	4608      	mov	r0, r1
 8011f66:	602b      	str	r3, [r5, #0]
 8011f68:	f7f0 f872 	bl	8002050 <_isatty>
 8011f6c:	1c43      	adds	r3, r0, #1
 8011f6e:	d102      	bne.n	8011f76 <_isatty_r+0x1a>
 8011f70:	682b      	ldr	r3, [r5, #0]
 8011f72:	b103      	cbz	r3, 8011f76 <_isatty_r+0x1a>
 8011f74:	6023      	str	r3, [r4, #0]
 8011f76:	bd38      	pop	{r3, r4, r5, pc}
 8011f78:	20000688 	.word	0x20000688

08011f7c <_init>:
 8011f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f7e:	bf00      	nop
 8011f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f82:	bc08      	pop	{r3}
 8011f84:	469e      	mov	lr, r3
 8011f86:	4770      	bx	lr

08011f88 <_fini>:
 8011f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f8a:	bf00      	nop
 8011f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f8e:	bc08      	pop	{r3}
 8011f90:	469e      	mov	lr, r3
 8011f92:	4770      	bx	lr
