/*
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

MODELDATA
DESIGN "cyclone_core_mem";
DATE "Fri Sep  7 12:11:20 PDT 2001";
PROGRAM "None";
MODELDATA_VERSION "1.0";

TIMINGDATA

ARCDATA
  td_portaclk_to_portadataout:
  CELL_RISE(scalar) {
  VALUES("0.0");
  }
  CELL_FALL(scalar) {
  VALUES("0.0");
  }
ENDARCDATA

ARCDATA
  td_portaclk_falling_edge_feedthru_to_portbdataout:
  CELL_RISE(scalar) {
  VALUES("0.0");
  }
  CELL_FALL(scalar) {
  VALUES("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_portadatain:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_portaaddr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_portawe:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_portaena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_for_portabyteenamasks:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portaclk_portaclr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_portadatain:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_portaaddr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_portawe:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_portaena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_for_portabyteenamasks:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portaclk_portaclr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  td_portb_rewe_clk_to_portbdataout:
  CELL_RISE(scalar) {
  VALUES("0.0");
  }
  CELL_FALL(scalar) {
  VALUES("0.0");
  }
ENDARCDATA

ARCDATA
  td_portb_rewe_clk_falling_edge_feedthru_to_portadataout:
  CELL_RISE(scalar) {
  VALUES("0.0");
  }
  CELL_FALL(scalar) {
  VALUES("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_datain_clk_for_portbdatain:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_datain_clk_for_portb_datain_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_addr_clk_for_portbaddr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_addr_clk_for_portb_addr_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_rewe_clk_for_portbrewe:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_rewe_clk_for_portb_rewe_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_byte_enable_clk_for_portbbyteenamasks:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_byte_enable_clk_for_portb_byte_enable_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_datain_clk_for_portb_datain_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_addr_clk_for_portb_addr_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_rewe_clk_for_portb_rewe_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  ts_portb_byte_enable_clk_for_portb_byte_enable_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_datain_clk_for_portbdatain:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_datain_clk_for_portb_datain_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_addr_clk_for_portbaddr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_addr_clk_for_portb_addr_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_rewe_clk_for_portbrewe:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_rewe_clk_for_portb_rewe_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_byte_enable_clk_for_portbbyteenamasks:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_byte_enable_clk_for_portb_byte_enable_ena:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_datain_clk_for_portb_datain_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_addr_clk_for_portb_addr_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_rewe_clk_for_portb_rewe_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  th_portb_byte_enable_clk_for_portb_byte_enable_clr:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  t_period_wc_portaclk:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA

ARCDATA
  t_period_wc_portb_rewe_clk:
  CONSTRAINT(scalar) {
  VALUES ("0.0");
  }
ENDARCDATA


ENDTIMINGDATA

ENDMODELDATA
