

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Jun 16 13:46:25 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_digitrec_update_knn_fu_160  |digitrec_update_knn  |    ?|    ?|    ?|    ?|   none  |
        |grp_digitrec_knn_vote_fu_170    |digitrec_knn_vote    |  121|  121|  121|  121|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT      |   70|   70|         7|          -|          -|    10|    no    |
        | + INIT2    |    5|    5|         1|          -|          -|     5|    no    |
        |- MODIFY1   |    ?|    ?|         ?|          -|          -|  1800|    no    |
        | + MODIFY2  |    ?|    ?|         ?|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     163|    453|
|Memory           |       96|      -|      12|      5|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|     147|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     322|    589|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+---------------------+---------+-------+----+-----+
    |grp_digitrec_knn_vote_fu_170    |digitrec_knn_vote    |        0|      0|  74|  134|
    |grp_digitrec_update_knn_fu_160  |digitrec_update_knn  |        0|      0|  89|  319|
    +--------------------------------+---------------------+---------+-------+----+-----+
    |Total                           |                     |        0|      0| 163|  453|
    +--------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |knn_set_V_U        |digitrec_knn_set_V        |        0|  12|   5|     50|    6|     1|          300|
    |training_data_V_U  |digitrec_training_data_V  |       96|   0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |Total              |                          |       96|  12|   5|  18050|   54|     2|       864300|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_181_p2        |     +    |      0|  0|   4|           4|           1|
    |i_2_fu_245_p2        |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_257_p2        |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_215_p2        |     +    |      0|  0|   3|           3|           1|
    |next_mul_fu_263_p2   |     +    |      0|  0|  15|          15|          11|
    |tmp_2_fu_269_p2      |     +    |      0|  0|  15|          15|          15|
    |tmp_4_fu_203_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_7_fu_225_p2      |     +    |      0|  0|   7|           7|           7|
    |exitcond2_fu_175_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_239_p2  |   icmp   |      0|  0|   4|          11|           9|
    |exitcond4_fu_209_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_251_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  76|          88|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   4|          9|    1|          9|
    |i4_reg_126          |  11|          2|   11|         22|
    |i_reg_104           |   4|          2|    4|          8|
    |j_reg_137           |   4|          2|    4|          8|
    |k_reg_115           |   3|          2|    3|          6|
    |knn_set_V_address0  |   6|          4|    6|         24|
    |knn_set_V_ce0       |   1|          4|    1|          4|
    |knn_set_V_d0        |   6|          3|    6|         18|
    |knn_set_V_we0       |   1|          3|    1|          3|
    |phi_mul_reg_149     |  15|          2|   15|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  55|         33|   52|        132|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_reg_grp_digitrec_knn_vote_fu_170_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_digitrec_update_knn_fu_160_ap_start  |   1|   0|    1|          0|
    |i4_cast3_reg_305                                |  11|   0|   15|          4|
    |i4_reg_126                                      |  11|   0|   11|          0|
    |i_1_reg_287                                     |   4|   0|    4|          0|
    |i_2_reg_313                                     |  11|   0|   11|          0|
    |i_reg_104                                       |   4|   0|    4|          0|
    |j_1_reg_321                                     |   4|   0|    4|          0|
    |j_reg_137                                       |   4|   0|    4|          0|
    |k_reg_115                                       |   3|   0|    3|          0|
    |next_mul_reg_326                                |  15|   0|   15|          0|
    |phi_mul_reg_149                                 |  15|   0|   15|          0|
    |tmp_4_reg_292                                   |   7|   0|    7|          0|
    |training_instance_V_reg_336                     |  48|   0|   48|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 147|   0|  151|          4|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	3  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	8  / (exitcond3)
	5  / (!exitcond3)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_9 [1/1] 0.00ns
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !73

ST_1: stg_10 [1/1] 0.00ns
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !79

ST_1: stg_11 [1/1] 0.00ns
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

ST_1: input_V_read [1/1] 0.00ns
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_V [1/1] 2.39ns
.preheader17.preheader:4  %knn_set_V = alloca [50 x i6], align 1

ST_1: stg_14 [1/1] 1.57ns
.preheader17.preheader:5  br label %.preheader17


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.preheader17:0  %i = phi i4 [ %i_1, %3 ], [ 0, %.preheader17.preheader ]

ST_2: exitcond2 [1/1] 1.88ns
.preheader17:1  %exitcond2 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.preheader17:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_1 [1/1] 0.80ns
.preheader17:3  %i_1 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.57ns
.preheader17:4  br i1 %exitcond2, label %.preheader, label %0

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str)

ST_2: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %i to i7

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
:4  %p_shl_cast = zext i6 %tmp_s to i7

ST_2: tmp_4 [1/1] 1.72ns
:5  %tmp_4 = add i7 %tmp_cast, %p_shl_cast

ST_2: stg_26 [1/1] 1.57ns
:6  br label %1


 <State 3>: 4.11ns
ST_3: k [1/1] 0.00ns
:0  %k = phi i3 [ 0, %0 ], [ %k_1, %2 ]

ST_3: exitcond4 [1/1] 1.62ns
:1  %exitcond4 = icmp eq i3 %k, -3

ST_3: empty_5 [1/1] 0.00ns
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: k_1 [1/1] 0.80ns
:3  %k_1 = add i3 %k, 1

ST_3: stg_31 [1/1] 0.00ns
:4  br i1 %exitcond4, label %3, label %2

ST_3: stg_32 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

ST_3: tmp_cast_6 [1/1] 0.00ns
:1  %tmp_cast_6 = zext i3 %k to i7

ST_3: tmp_7 [1/1] 1.72ns
:2  %tmp_7 = add i7 %tmp_4, %tmp_cast_6

ST_3: tmp_15_cast [1/1] 0.00ns
:3  %tmp_15_cast = zext i7 %tmp_7 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:4  %knn_set_V_addr = getelementptr [50 x i6]* %knn_set_V, i64 0, i64 %tmp_15_cast

ST_3: stg_37 [1/1] 2.39ns
:5  store i6 -14, i6* %knn_set_V_addr, align 1

ST_3: stg_38 [1/1] 0.00ns
:6  br label %1

ST_3: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_5)

ST_3: stg_40 [1/1] 0.00ns
:1  br label %.preheader17


 <State 4>: 2.11ns
ST_4: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i_2, %7 ], [ 0, %.preheader17 ]

ST_4: i4_cast3 [1/1] 0.00ns
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

ST_4: exitcond3 [1/1] 2.11ns
.preheader:2  %exitcond3 = icmp eq i11 %i4, -248

ST_4: empty_8 [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_4: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i11 %i4, 1

ST_4: stg_46 [1/1] 0.00ns
.preheader:5  br i1 %exitcond3, label %8, label %4

ST_4: stg_47 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

ST_4: stg_49 [1/1] 1.57ns
:2  br label %5

ST_4: agg_result_V1 [2/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([50 x i6]* %knn_set_V)


 <State 5>: 4.35ns
ST_5: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %4 ], [ %j_1, %6 ]

ST_5: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %4 ], [ %next_mul, %6 ]

ST_5: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %j, -6

ST_5: empty_9 [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_5: j_1 [1/1] 0.80ns
:4  %j_1 = add i4 %j, 1

ST_5: stg_56 [1/1] 0.00ns
:5  br i1 %exitcond, label %7, label %6

ST_5: next_mul [1/1] 1.96ns
:1  %next_mul = add i15 %phi_mul, 1800

ST_5: tmp_2 [1/1] 1.96ns
:2  %tmp_2 = add i15 %i4_cast3, %phi_mul

ST_5: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i15 %tmp_2 to i64

ST_5: training_data_V_addr [1/1] 0.00ns
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_3

ST_5: training_instance_V [2/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_5: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_6)

ST_5: stg_63 [1/1] 0.00ns
:1  br label %.preheader


 <State 6>: 5.33ns
ST_6: training_instance_V [1/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_6: stg_65 [2/2] 2.94ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [50 x i6]* %knn_set_V, i4 %j)


 <State 7>: 0.00ns
ST_7: stg_66 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_7: stg_67 [1/2] 0.00ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [50 x i6]* %knn_set_V, i4 %j)

ST_7: stg_68 [1/1] 0.00ns
:7  br label %5


 <State 8>: 0.00ns
ST_8: agg_result_V1 [1/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([50 x i6]* %knn_set_V)

ST_8: stg_70 [1/1] 0.00ns
:1  ret i4 %agg_result_V1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specbitsmap      ) [ 000000000]
stg_10               (specbitsmap      ) [ 000000000]
stg_11               (spectopmodule    ) [ 000000000]
input_V_read         (read             ) [ 001111110]
knn_set_V            (alloca           ) [ 001111111]
stg_14               (br               ) [ 011100000]
i                    (phi              ) [ 001000000]
exitcond2            (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_1                  (add              ) [ 011100000]
stg_19               (br               ) [ 001111110]
stg_20               (specloopname     ) [ 000000000]
tmp_5                (specregionbegin  ) [ 000100000]
tmp_cast             (zext             ) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
p_shl_cast           (zext             ) [ 000000000]
tmp_4                (add              ) [ 000100000]
stg_26               (br               ) [ 001100000]
k                    (phi              ) [ 000100000]
exitcond4            (icmp             ) [ 001100000]
empty_5              (speclooptripcount) [ 000000000]
k_1                  (add              ) [ 001100000]
stg_31               (br               ) [ 000000000]
stg_32               (specloopname     ) [ 000000000]
tmp_cast_6           (zext             ) [ 000000000]
tmp_7                (add              ) [ 000000000]
tmp_15_cast          (zext             ) [ 000000000]
knn_set_V_addr       (getelementptr    ) [ 000000000]
stg_37               (store            ) [ 000000000]
stg_38               (br               ) [ 001100000]
empty_7              (specregionend    ) [ 000000000]
stg_40               (br               ) [ 011100000]
i4                   (phi              ) [ 000010000]
i4_cast3             (zext             ) [ 000001110]
exitcond3            (icmp             ) [ 000011110]
empty_8              (speclooptripcount) [ 000000000]
i_2                  (add              ) [ 001011110]
stg_46               (br               ) [ 000000000]
stg_47               (specloopname     ) [ 000000000]
tmp_6                (specregionbegin  ) [ 000001110]
stg_49               (br               ) [ 000011110]
j                    (phi              ) [ 000001110]
phi_mul              (phi              ) [ 000001000]
exitcond             (icmp             ) [ 000011110]
empty_9              (speclooptripcount) [ 000000000]
j_1                  (add              ) [ 000011110]
stg_56               (br               ) [ 000000000]
next_mul             (add              ) [ 000011110]
tmp_2                (add              ) [ 000000000]
tmp_3                (zext             ) [ 000000000]
training_data_V_addr (getelementptr    ) [ 000000100]
empty_10             (specregionend    ) [ 000000000]
stg_63               (br               ) [ 001011110]
training_instance_V  (load             ) [ 000000010]
stg_66               (specloopname     ) [ 000000000]
stg_67               (call             ) [ 000000000]
stg_68               (br               ) [ 000011110]
agg_result_V1        (call             ) [ 000000000]
stg_70               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_knn_vote"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_update_knn"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="knn_set_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="49" slack="0"/>
<pin id="76" dir="0" index="1" bw="49" slack="0"/>
<pin id="77" dir="1" index="2" bw="49" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="knn_set_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_37_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="training_data_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="48" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V/5 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="k_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="k_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i4_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i4_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="1"/>
<pin id="151" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="15" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_digitrec_update_knn_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="49" slack="4"/>
<pin id="163" dir="0" index="2" bw="48" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="4" slack="1"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_65/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_digitrec_knn_vote_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="173" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_shl_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_cast_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_6/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_15_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i4_cast3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast3/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exitcond_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="next_mul_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="1"/>
<pin id="271" dir="0" index="1" bw="15" slack="0"/>
<pin id="272" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="279" class="1005" name="input_V_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="49" slack="4"/>
<pin id="281" dir="1" index="1" bw="49" slack="4"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="k_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i4_cast3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="15" slack="1"/>
<pin id="307" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i4_cast3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="next_mul_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="331" class="1005" name="training_data_V_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="1"/>
<pin id="333" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="training_instance_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="48" slack="1"/>
<pin id="338" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="99" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="137" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="108" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="108" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="108" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="108" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="187" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="119" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="119" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="119" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="238"><net_src comp="130" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="130" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="130" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="141" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="141" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="153" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="153" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="282"><net_src comp="74" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="290"><net_src comp="181" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="295"><net_src comp="203" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="303"><net_src comp="215" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="308"><net_src comp="235" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="316"><net_src comp="245" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="324"><net_src comp="257" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="329"><net_src comp="263" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="334"><net_src comp="92" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="339"><net_src comp="99" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec : input_V | {1 }
	Port: digitrec : training_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_19 : 2
		tmp_cast : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_4 : 3
	State 3
		exitcond4 : 1
		k_1 : 1
		stg_31 : 2
		tmp_cast_6 : 1
		tmp_7 : 2
		tmp_15_cast : 3
		knn_set_V_addr : 4
		stg_37 : 5
	State 4
		i4_cast3 : 1
		exitcond3 : 1
		i_2 : 1
		stg_46 : 2
	State 5
		exitcond : 1
		j_1 : 1
		stg_56 : 2
		next_mul : 1
		tmp_2 : 1
		tmp_3 : 2
		training_data_V_addr : 3
		training_instance_V : 4
	State 6
		stg_65 : 1
	State 7
	State 8
		stg_70 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   | grp_digitrec_update_knn_fu_160 |  7.855  |   204   |   272   |
|          |  grp_digitrec_knn_vote_fu_170  |  7.855  |   117   |   135   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_1_fu_181           |    0    |    0    |    4    |
|          |          tmp_4_fu_203          |    0    |    0    |    6    |
|          |           k_1_fu_215           |    0    |    0    |    3    |
|    add   |          tmp_7_fu_225          |    0    |    0    |    7    |
|          |           i_2_fu_245           |    0    |    0    |    11   |
|          |           j_1_fu_257           |    0    |    0    |    4    |
|          |         next_mul_fu_263        |    0    |    0    |    15   |
|          |          tmp_2_fu_269          |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |        exitcond2_fu_175        |    0    |    0    |    2    |
|   icmp   |        exitcond4_fu_209        |    0    |    0    |    2    |
|          |        exitcond3_fu_239        |    0    |    0    |    4    |
|          |         exitcond_fu_251        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |     input_V_read_read_fu_74    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_187        |    0    |    0    |    0    |
|          |        p_shl_cast_fu_199       |    0    |    0    |    0    |
|   zext   |        tmp_cast_6_fu_221       |    0    |    0    |    0    |
|          |       tmp_15_cast_fu_230       |    0    |    0    |    0    |
|          |         i4_cast3_fu_235        |    0    |    0    |    0    |
|          |          tmp_3_fu_274          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_191          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  15.71  |   321   |   482   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   knn_set_V   |    0   |   12   |    5   |
|training_data_V|   96   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   96   |   12   |    5   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      i4_cast3_reg_305      |   15   |
|         i4_reg_126         |   11   |
|         i_1_reg_287        |    4   |
|         i_2_reg_313        |   11   |
|          i_reg_104         |    4   |
|    input_V_read_reg_279    |   49   |
|         j_1_reg_321        |    4   |
|          j_reg_137         |    4   |
|         k_1_reg_300        |    3   |
|          k_reg_115         |    3   |
|      next_mul_reg_326      |   15   |
|       phi_mul_reg_149      |   15   |
|        tmp_4_reg_292       |    7   |
|training_data_V_addr_reg_331|   15   |
| training_instance_V_reg_336|   48   |
+----------------------------+--------+
|            Total           |   208  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_99        |  p0  |   2  |  15  |   30   ||    15   |
|            j_reg_137           |  p0  |   2  |   4  |    8   ||    4    |
| grp_digitrec_update_knn_fu_160 |  p2  |   2  |  48  |   96   ||    48   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   134  ||  4.713  ||    67   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   15   |   321  |   482  |
|   Memory  |   96   |    -   |   12   |    5   |
|Multiplexer|    -   |    4   |    -   |   67   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   20   |   541  |   554  |
+-----------+--------+--------+--------+--------+
