INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_up_2digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'FREQ_DIV_COUNT' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v:25]
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4_test
