{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652448696519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652448696519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 21:31:36 2022 " "Processing started: Fri May 13 21:31:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652448696519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652448696519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652448696519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652448696653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ela.v 1 1 " "Found 1 design units, including 1 entities, in source file ela.v" { { "Info" "ISGN_ENTITY_NAME" "1 ELA " "Found entity 1: ELA" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652448696678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652448696678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELA " "Elaborating entity \"ELA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652448696691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ELA.v(36) " "Verilog HDL assignment warning at ELA.v(36): truncated value with size 32 to match size of target (16)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696714 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ELA.v(44) " "Verilog HDL Case Statement warning at ELA.v(44): incomplete case statement has no default case item" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1652448696714 "|ELA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ELA.v(44) " "Verilog HDL Case Statement information at ELA.v(44): all case item expressions in this case statement are onehot" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1652448696714 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state ELA.v(44) " "Verilog HDL Always Construct warning at ELA.v(44): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652448696715 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(80) " "Verilog HDL assignment warning at ELA.v(80): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696715 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(88) " "Verilog HDL assignment warning at ELA.v(88): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696750 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(99) " "Verilog HDL assignment warning at ELA.v(99): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696777 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(105) " "Verilog HDL assignment warning at ELA.v(105): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696777 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(111) " "Verilog HDL assignment warning at ELA.v(111): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696802 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(117) " "Verilog HDL assignment warning at ELA.v(117): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696802 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(127) " "Verilog HDL assignment warning at ELA.v(127): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696804 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(131) " "Verilog HDL assignment warning at ELA.v(131): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696805 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(136) " "Verilog HDL assignment warning at ELA.v(136): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696806 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ELA.v(138) " "Verilog HDL assignment warning at ELA.v(138): truncated value with size 16 to match size of target (8)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696806 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(141) " "Verilog HDL assignment warning at ELA.v(141): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696813 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ELA.v(142) " "Verilog HDL assignment warning at ELA.v(142): truncated value with size 16 to match size of target (8)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696813 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(153) " "Verilog HDL assignment warning at ELA.v(153): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696820 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(158) " "Verilog HDL assignment warning at ELA.v(158): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696820 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(159) " "Verilog HDL assignment warning at ELA.v(159): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696820 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(166) " "Verilog HDL assignment warning at ELA.v(166): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696820 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(167) " "Verilog HDL assignment warning at ELA.v(167): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696820 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(168) " "Verilog HDL assignment warning at ELA.v(168): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696821 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(179) " "Verilog HDL assignment warning at ELA.v(179): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696821 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(184) " "Verilog HDL assignment warning at ELA.v(184): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696821 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(185) " "Verilog HDL assignment warning at ELA.v(185): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696821 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(192) " "Verilog HDL assignment warning at ELA.v(192): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696822 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(193) " "Verilog HDL assignment warning at ELA.v(193): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696822 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(199) " "Verilog HDL assignment warning at ELA.v(199): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696822 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ELA.v(204) " "Verilog HDL assignment warning at ELA.v(204): truncated value with size 32 to match size of target (6)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696823 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(205) " "Verilog HDL assignment warning at ELA.v(205): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696823 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(213) " "Verilog HDL assignment warning at ELA.v(213): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696824 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(214) " "Verilog HDL assignment warning at ELA.v(214): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696824 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ELA.v(218) " "Verilog HDL assignment warning at ELA.v(218): truncated value with size 32 to match size of target (10)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652448696824 "|ELA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ELA.v(176) " "Verilog HDL Case Statement information at ELA.v(176): all case item expressions in this case statement are onehot" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1652448696824 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 ELA.v(44) " "Inferred latch for \"next_state.10\" at ELA.v(44)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652448696943 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 ELA.v(44) " "Inferred latch for \"next_state.01\" at ELA.v(44)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652448696943 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 ELA.v(44) " "Inferred latch for \"next_state.00\" at ELA.v(44)" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652448696943 "|ELA"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.00_39899 " "LATCH primitive \"next_state.00_39899\" is permanently enabled" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1652448699396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.01_39891 " "LATCH primitive \"next_state.01_39891\" is permanently enabled" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1652448699396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.10_39883 " "LATCH primitive \"next_state.10_39883\" is permanently enabled" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1652448699396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1652448699792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1652448699792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652448701168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652448701358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701358 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[0\] " "No output dependent on input pin \"data_rd\[0\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[1\] " "No output dependent on input pin \"data_rd\[1\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[2\] " "No output dependent on input pin \"data_rd\[2\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[3\] " "No output dependent on input pin \"data_rd\[3\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[4\] " "No output dependent on input pin \"data_rd\[4\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[5\] " "No output dependent on input pin \"data_rd\[5\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[6\] " "No output dependent on input pin \"data_rd\[6\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[7\] " "No output dependent on input pin \"data_rd\[7\]\"" {  } { { "ELA.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab4/HW4/file/ELA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652448701539 "|ELA|data_rd[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652448701539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2857 " "Implemented 2857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652448701540 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652448701540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2818 " "Implemented 2818 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652448701540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652448701540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652448701554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 21:31:41 2022 " "Processing ended: Fri May 13 21:31:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652448701554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652448701554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652448701554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652448701554 ""}
