#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 19 17:15:45 2016
# Process ID: 6087
# Current directory: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/top.vds
# Journal file: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6095 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.609 ; gain = 131.137 ; free physical = 4502 ; free virtual = 21840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'PacmanWrapper' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25793' bound to instance 'PacmanWrapper_inst' of component 'PacmanWrapper' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'PacmanWrapper' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25793]
INFO: [Synth 8-638] synthesizing module 'AsyncFifo' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1]
INFO: [Synth 8-256] done synthesizing module 'AsyncFifo' (1#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1]
INFO: [Synth 8-638] synthesizing module 'Pacman' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25673]
INFO: [Synth 8-638] synthesizing module 'AToN' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:224]
INFO: [Synth 8-256] done synthesizing module 'AToN' (2#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:224]
INFO: [Synth 8-638] synthesizing module 'CircularPeekBuffer' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:665]
INFO: [Synth 8-638] synthesizing module 'CircularPeekQueue_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:480]
INFO: [Synth 8-638] synthesizing module 'AsyncCounter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:378]
INFO: [Synth 8-256] done synthesizing module 'AsyncCounter_0' (3#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:378]
INFO: [Synth 8-638] synthesizing module 'CounterWithSyncAndAsyncReset_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:418]
INFO: [Synth 8-256] done synthesizing module 'CounterWithSyncAndAsyncReset_0' (4#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:418]
INFO: [Synth 8-638] synthesizing module 'DualPortBRAM' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortBRAM' (5#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
WARNING: [Synth 8-350] instance 'queue' of module 'DualPortBRAM' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
INFO: [Synth 8-256] done synthesizing module 'CircularPeekQueue_0' (6#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:480]
INFO: [Synth 8-638] synthesizing module 'Counter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:567]
INFO: [Synth 8-256] done synthesizing module 'Counter_0' (7#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:567]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:612]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter_0' (8#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:612]
INFO: [Synth 8-256] done synthesizing module 'CircularPeekBuffer' (9#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:665]
INFO: [Synth 8-638] synthesizing module 'Net' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25408]
INFO: [Synth 8-638] synthesizing module 'Warp_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10559]
INFO: [Synth 8-638] synthesizing module 'WarpControl_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:926]
INFO: [Synth 8-638] synthesizing module 'Counter_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:734]
INFO: [Synth 8-256] done synthesizing module 'Counter_2' (10#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:734]
INFO: [Synth 8-638] synthesizing module 'Counter_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:779]
INFO: [Synth 8-256] done synthesizing module 'Counter_3' (11#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:779]
INFO: [Synth 8-638] synthesizing module 'Switch_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:824]
INFO: [Synth 8-256] done synthesizing module 'Switch_0' (12#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:824]
INFO: [Synth 8-638] synthesizing module 'Switch_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:875]
INFO: [Synth 8-256] done synthesizing module 'Switch_1' (13#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:875]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_0' (14#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:926]
INFO: [Synth 8-638] synthesizing module 'Chain_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1269]
INFO: [Synth 8-638] synthesizing module 'ProcessingUnit' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1054]
INFO: [Synth 8-256] done synthesizing module 'ProcessingUnit' (15#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1054]
WARNING: [Synth 8-350] instance 'ProcessingUnit_31' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1938]
INFO: [Synth 8-256] done synthesizing module 'Chain_0' (16#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1269]
INFO: [Synth 8-638] synthesizing module 'Activation_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1949]
INFO: [Synth 8-256] done synthesizing module 'Activation_0' (17#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1949]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10298]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2308]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_0' (18#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2308]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2778]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_1' (19#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2778]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3248]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_2' (20#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3248]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3718]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_3' (21#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3718]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_4' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4188]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_4' (22#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4188]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_5' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4658]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_5' (23#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4658]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_6' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5128]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_6' (24#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5128]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_7' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5598]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_7' (25#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5598]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_8' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6068]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_8' (26#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6068]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_9' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6538]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_9' (27#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6538]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_10' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7008]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_10' (28#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7008]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_11' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7478]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_11' (29#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7478]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_12' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7948]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_12' (30#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7948]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_13' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8418]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_13' (31#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8418]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_14' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8888]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_14' (32#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8888]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_15' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9358]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_15' (33#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9358]
WARNING: [Synth 8-350] instance 'MemoryUnit_15' of module 'MemoryUnit_15' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10547]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_16' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9828]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_16' (34#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9828]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_16' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10552]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_0' (35#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10298]
INFO: [Synth 8-256] done synthesizing module 'Warp_0' (36#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10559]
INFO: [Synth 8-638] synthesizing module 'Warp_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16651]
INFO: [Synth 8-638] synthesizing module 'WarpControl_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12831]
INFO: [Synth 8-638] synthesizing module 'Counter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12741]
INFO: [Synth 8-256] done synthesizing module 'Counter_1' (37#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12741]
INFO: [Synth 8-638] synthesizing module 'Counter_4' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12786]
INFO: [Synth 8-256] done synthesizing module 'Counter_4' (38#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12786]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_1' (39#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12831]
INFO: [Synth 8-638] synthesizing module 'Chain_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12959]
WARNING: [Synth 8-350] instance 'ProcessingUnit_15' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13292]
INFO: [Synth 8-256] done synthesizing module 'Chain_1' (40#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12959]
INFO: [Synth 8-638] synthesizing module 'Activation_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13303]
INFO: [Synth 8-256] done synthesizing module 'Activation_1' (41#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13303]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16510]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_17' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13486]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13521]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_17' (42#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13486]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_18' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13822]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13857]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_18' (43#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13822]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_19' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14158]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14193]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_19' (44#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14158]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_20' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14494]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14529]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_20' (45#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14494]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_21' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14830]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14865]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_21' (46#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14830]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_22' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15166]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15201]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_22' (47#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15166]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_23' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15502]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15537]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_23' (48#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15502]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_24' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15838]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15873]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_24' (49#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15838]
WARNING: [Synth 8-350] instance 'MemoryUnit_7' of module 'MemoryUnit_24' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16639]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_25' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16174]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16209]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_25' (50#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16174]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_25' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16644]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_1' (51#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16510]
INFO: [Synth 8-256] done synthesizing module 'Warp_1' (52#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16651]
INFO: [Synth 8-638] synthesizing module 'Warp_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20678]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20537]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_26' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17513]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17548]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_26' (53#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17513]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_27' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17849]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17884]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_27' (54#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17849]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_28' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18185]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18220]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_28' (55#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18185]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_29' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18521]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18556]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_29' (56#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18521]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_30' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18857]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18892]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_30' (57#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18857]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_31' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19193]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19228]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_31' (58#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19193]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_32' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19529]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19564]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_32' (59#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19529]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_33' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19865]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19900]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_33' (60#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19865]
WARNING: [Synth 8-350] instance 'MemoryUnit_7' of module 'MemoryUnit_33' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20666]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_34' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20201]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20236]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_34' (61#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20201]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_34' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20671]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_2' (62#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20537]
INFO: [Synth 8-256] done synthesizing module 'Warp_2' (63#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20678]
INFO: [Synth 8-638] synthesizing module 'Warp_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22675]
INFO: [Synth 8-638] synthesizing module 'WarpControl_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21540]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_2' (64#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21540]
INFO: [Synth 8-638] synthesizing module 'Chain_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21668]
WARNING: [Synth 8-350] instance 'ProcessingUnit_9' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21875]
INFO: [Synth 8-256] done synthesizing module 'Chain_2' (65#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21668]
INFO: [Synth 8-638] synthesizing module 'Activation_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21886]
INFO: [Synth 8-256] done synthesizing module 'Activation_2' (66#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21886]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22579]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_35' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22003]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22038]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_35' (67#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22003]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_36' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22099]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22134]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_36' (68#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22099]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_37' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22195]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22230]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_37' (69#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22195]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_38' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22291]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22326]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_38' (70#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22291]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_39' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22387]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22422]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_39' (71#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22387]
WARNING: [Synth 8-350] instance 'MemoryUnit_4' of module 'MemoryUnit_39' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22663]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_40' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22483]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22518]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_40' (72#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22483]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_40' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22668]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_3' (73#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22579]
INFO: [Synth 8-256] done synthesizing module 'Warp_3' (74#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22675]
WARNING: [Synth 8-350] instance 'Warp_3' of module 'Warp_3' requires 10 connections, but only 9 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25510]
INFO: [Synth 8-638] synthesizing module 'GearBox_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23784]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23952]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23968]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23993]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24009]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24032]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24048]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24072]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24088]
INFO: [Synth 8-638] synthesizing module 'BitToWord_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22901]
INFO: [Synth 8-256] done synthesizing module 'BitToWord_1' (75#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22901]
INFO: [Synth 8-638] synthesizing module 'AsyncUpDownCounter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23065]
INFO: [Synth 8-256] done synthesizing module 'AsyncUpDownCounter_0' (76#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23065]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23138]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter_1' (77#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23138]
INFO: [Synth 8-638] synthesizing module 'CircularPeekQueue_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23293]
INFO: [Synth 8-638] synthesizing module 'AsyncCounter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23191]
INFO: [Synth 8-256] done synthesizing module 'AsyncCounter_1' (78#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23191]
INFO: [Synth 8-638] synthesizing module 'CounterWithSyncAndAsyncReset_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23231]
INFO: [Synth 8-256] done synthesizing module 'CounterWithSyncAndAsyncReset_1' (79#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23231]
INFO: [Synth 8-638] synthesizing module 'DualPortBRAM__parameterized0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortBRAM__parameterized0' (79#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
WARNING: [Synth 8-350] instance 'queue' of module 'DualPortBRAM' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
INFO: [Synth 8-256] done synthesizing module 'CircularPeekQueue_1' (80#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23293]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23380]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_0' (81#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23380]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23390]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_1' (82#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23390]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23400]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_2' (83#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23400]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23410]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_3' (84#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23410]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_4' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23420]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_4' (85#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23420]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_5' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23472]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_5' (86#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23472]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_6' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23524]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_6' (87#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23524]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_7' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23576]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_7' (88#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23576]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_8' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23628]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_8' (89#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23628]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_9' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23680]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_9' (90#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23680]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_10' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23732]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_10' (91#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23732]
INFO: [Synth 8-4471] merging register 'R2_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24205]
INFO: [Synth 8-4471] merging register 'R3_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24201]
INFO: [Synth 8-4471] merging register 'R4_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24197]
INFO: [Synth 8-4471] merging register 'R52_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24168]
INFO: [Synth 8-4471] merging register 'R53_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24159]
INFO: [Synth 8-256] done synthesizing module 'GearBox_0' (92#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23784]
INFO: [Synth 8-638] synthesizing module 'GearBox_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24411]
INFO: [Synth 8-638] synthesizing module 'AsyncUpDownCounter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24285]
INFO: [Synth 8-256] done synthesizing module 'AsyncUpDownCounter_1' (93#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24285]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24358]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter_2' (94#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24358]
INFO: [Synth 8-4471] merging register 'R2_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24724]
INFO: [Synth 8-4471] merging register 'R3_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24720]
INFO: [Synth 8-4471] merging register 'R34_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24697]
INFO: [Synth 8-4471] merging register 'R35_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24688]
INFO: [Synth 8-256] done synthesizing module 'GearBox_1' (95#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24411]
INFO: [Synth 8-638] synthesizing module 'GearBox_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25056]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24795]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter_3' (96#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24795]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_11' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24848]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_11' (97#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24848]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_12' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24900]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_12' (98#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24900]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_13' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24952]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_13' (99#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:24952]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter_14' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25004]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter_14' (100#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25004]
INFO: [Synth 8-4471] merging register 'R2_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25345]
INFO: [Synth 8-4471] merging register 'R3_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25341]
INFO: [Synth 8-4471] merging register 'R34_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25318]
INFO: [Synth 8-4471] merging register 'R35_reg' into 'R1_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25309]
INFO: [Synth 8-256] done synthesizing module 'GearBox_2' (101#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25056]
INFO: [Synth 8-256] done synthesizing module 'Net' (102#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25408]
INFO: [Synth 8-638] synthesizing module 'BitToWord_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25563]
INFO: [Synth 8-256] done synthesizing module 'BitToWord_0' (103#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25563]
INFO: [Synth 8-256] done synthesizing module 'Pacman' (104#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25673]
INFO: [Synth 8-256] done synthesizing module 'PacmanWrapper' (105#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:25793]
INFO: [Synth 8-638] synthesizing module 'InputBridge' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:76]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'usb_serial' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:67' bound to instance 'usb_serial_inst' of component 'usb_serial' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:114]
INFO: [Synth 8-638] synthesizing module 'usb_serial' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_init' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:24' bound to instance 'usb_init_inst' of component 'usb_init' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:584]
INFO: [Synth 8-638] synthesizing module 'usb_init' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_init' (106#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
INFO: [Synth 8-3491] module 'usb_packet' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:56' bound to instance 'usb_packet_inst' of component 'usb_packet' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:601]
INFO: [Synth 8-638] synthesizing module 'usb_packet' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
INFO: [Synth 8-256] done synthesizing module 'usb_packet' (107#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_transact' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:90' bound to instance 'usb_transact_inst' of component 'usb_transact' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:622]
INFO: [Synth 8-638] synthesizing module 'usb_transact' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_transact' (108#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'usb_control' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:99' bound to instance 'usb_control_inst' of component 'usb_control' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:655]
INFO: [Synth 8-638] synthesizing module 'usb_control' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:318]
INFO: [Synth 8-256] done synthesizing module 'usb_control' (109#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:753]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:754]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:758]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:759]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:761]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:762]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:769]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:772]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:775]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:778]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:786]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:787]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:792]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:793]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:795]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:796]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:851]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:853]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:1137]
INFO: [Synth 8-256] done synthesizing module 'usb_serial' (110#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
INFO: [Synth 8-256] done synthesizing module 'InputBridge' (111#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ulpi_port' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'ulpi_port' (112#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'top' (113#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
WARNING: [Synth 8-3331] design ulpi_port has unconnected port utmi_reset
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OUT
WARNING: [Synth 8-3331] design usb_control has unconnected port T_PING
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OSYNC
WARNING: [Synth 8-3331] design WrappingCounter_2 has unconnected port io_enable
WARNING: [Synth 8-3331] design WrappingCounter_1 has unconnected port io_enable
WARNING: [Synth 8-3331] design WrappingCounter_0 has unconnected port io_enable
WARNING: [Synth 8-3331] design WrappingCounter_3 has unconnected port io_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.047 ; gain = 227.574 ; free physical = 4404 ; free virtual = 21744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[63] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[62] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[61] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[60] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[59] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[58] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[57] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[56] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[55] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[54] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[53] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[52] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[51] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[50] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[49] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[48] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[47] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[46] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[45] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[44] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[43] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[42] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[41] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[40] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[39] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[38] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[37] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[36] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[35] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[34] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[33] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[32] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[31] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[30] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[29] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[28] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[27] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[26] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[25] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[24] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[23] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[22] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[21] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[20] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[19] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[18] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[17] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[16] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[15] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[14] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[13] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[12] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[11] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[10] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[9] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[8] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[7] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[6] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[5] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[4] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[3] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[2] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[1] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[0] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:540]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[15] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[14] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[13] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[12] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[11] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[10] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[9] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[8] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[7] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[6] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[5] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[4] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[3] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[2] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[1] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[0] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:23353]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.047 ; gain = 227.574 ; free physical = 4403 ; free virtual = 21743
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ulpi_clk60_IBUF'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
WARNING: [Vivado 12-507] No nets matched 'PacmanWrapper_inst_n_1'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'n_dat[3]'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'n_dat[2]'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'n_dat[1]'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'n_dat[0]'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ulpi_clk60_IBUF_BUFG'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CLK100MHZ_IBUF_BUFG'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.344 ; gain = 0.000 ; free physical = 4213 ; free virtual = 21553
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4209 ; free virtual = 21549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4209 ; free virtual = 21549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for io_net_result_bits[0]. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 21).
Applied set_property MARK_DEBUG = true for io_net_result_valid. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 25).
Applied set_property MARK_DEBUG = true for PacmanWrapper_inst/AsyncFifo_inst_io_deq_valid. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 27).
Applied set_property MARK_DEBUG = true for PacmanWrapper_inst/Pacman_inst/buffer_io_startOut. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 28).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4209 ; free virtual = 21549
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "v" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_init'
INFO: [Synth 8-5544] ROM "s_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_suspend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_packet'
INFO: [Synth 8-5546] ROM "s_rxgoodpacket" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PHY_DATAOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T_STALL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_confd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_ctlparam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "usbt_nak" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_stall" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_send" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wait_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                        000000001 |                             0000
            st_fullspeed |                        000000010 |                             0010
              st_suspend |                        000000100 |                             0011
            st_suspreset |                        000001000 |                             0100
            st_sendchirp |                        000010000 |                             0101
            st_recvchirp |                        000100000 |                             0110
              st_fsreset |                        001000000 |                             0001
            st_highspeed |                        010000000 |                             0111
             st_hsrevert |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'usb_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_none |                             0000 |                             0000
               st_chirpk |                             0001 |                             0001
               st_tstart |                             0010 |                             0110
                st_tdata |                             0011 |                             0111
                st_tcrc1 |                             0100 |                             1000
                st_tcrc2 |                             0101 |                             1001
               st_rtoken |                             0110 |                             0011
                st_rdata |                             0111 |                             0100
               st_rshake |                             1000 |                             0101
                st_rwait |                             1001 |                             0010
                  iSTATE |                             1010 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'usb_packet'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4200 ; free virtual = 21540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Warp_0             |           1|     28995|
|2     |Net__GB1           |           1|     12323|
|3     |Net__GB2           |           1|     16294|
|4     |Pacman__GC0        |           1|       419|
|5     |PacmanWrapper__GC0 |           1|       119|
|6     |top__GC0           |           1|      5007|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 37    
	   2 Input      8 Bit       Adders := 241   
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 34    
	   2 Input      5 Bit       Adders := 247   
	   2 Input      4 Bit       Adders := 499   
	   2 Input      3 Bit       Adders := 966   
	   2 Input      2 Bit       Adders := 1873  
+---XORs : 
	   2 Input     16 Bit         XORs := 234   
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 132   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 255   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 235   
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 569   
+---RAMs : 
	              16K Bit         RAMs := 2     
	             1024 Bit         RAMs := 11    
	              128 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 35    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 42    
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 35    
	   2 Input      9 Bit        Muxes := 19    
	  16 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 45    
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 34    
	   4 Input      6 Bit        Muxes := 11    
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 16    
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 62    
	   5 Input      4 Bit        Muxes := 10    
	  25 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   9 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 413   
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module Counter_0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ProcessingUnit__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MemoryUnit_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module Warp_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 124   
Module Counter_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ProcessingUnit__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MemoryUnit_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Warp_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 45    
Module BitToWord_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module AsyncUpDownCounter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UpDownCounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AsyncCounter_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module WrappingCounter_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GearBox_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module Counter_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ProcessingUnit__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MemoryUnit_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Warp_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module Counter_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ProcessingUnit__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ProcessingUnit__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MemoryUnit_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Warp_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 45    
Module BitToWord_1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module AsyncUpDownCounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UpDownCounter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncCounter_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module GearBox_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
Module BitToWord_1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module BitToWord_1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module AsyncUpDownCounter_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UpDownCounter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AsyncCounter_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncCounter_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module WrappingCounter_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WrappingCounter_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GearBox_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module AToN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AsyncCounter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module CircularPeekQueue_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module Counter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UpDownCounter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CircularPeekBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BitToWord_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module Pacman 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module usb_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 8     
Module usb_packet 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module usb_transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
Module usb_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module usb_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module InputBridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ulpi_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4199 ; free virtual = 21540
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'biasMemoryUnit/restartRegs_0_reg' into 'MemoryUnit/restartRegs_0_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10269]
INFO: [Synth 8-4471] merging register 'biasMemoryUnit/restartRegs_0_reg' into 'MemoryUnit/restartRegs_0_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16481]
INFO: [Synth 8-4471] merging register 'biasMemoryUnit/restartRegs_0_reg' into 'MemoryUnit/restartRegs_0_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:22550]
INFO: [Synth 8-4471] merging register 'biasMemoryUnit/restartRegs_0_reg' into 'MemoryUnit/restartRegs_0_reg' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20508]
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wait_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4197 ; free virtual = 21538
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4197 ; free virtual = 21538

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Warp_0             |           1|     33321|
|2     |Net__GB1           |           1|     13452|
|3     |Net__GB2           |           1|     17635|
|4     |Pacman__GC0        |           1|       417|
|5     |PacmanWrapper__GC0 |           1|       119|
|6     |top__GC0           |           1|      5145|
+------+-------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM inputBridge_inst/usb_serial_inst/rxbuf_reg to conserve power
warning: Removed RAM inputBridge_inst/usb_serial_inst/txbuf_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM inputBridge_inst/usb_serial_inst/txbuf_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------------------------+---------------+----------------+
|Module Name      | RTL Object                    | Depth x Width | Implemented As | 
+-----------------+-------------------------------+---------------+----------------+
|MemoryUnit_0     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_1     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_2     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_3     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_4     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_5     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_6     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_7     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_8     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_9     | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_10    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_11    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_12    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_13    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_14    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_15    | weightsReg_reg                | 512x32        | Block RAM      | 
|MemoryUnit_16    | weightsReg_reg                | 512x8         | Block RAM      | 
|MemoryUnit_17    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_18    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_19    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_20    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_21    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_22    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_23    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_24    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_25    | weightsReg_reg                | 256x8         | Block RAM      | 
|MemoryUnit_26    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_27    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_28    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_29    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_30    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_31    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_32    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_33    | weightsReg_reg                | 256x32        | Block RAM      | 
|MemoryUnit_34    | weightsReg_reg                | 256x8         | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit/weightsReg_reg     | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_1/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_2/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_3/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_4/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_5/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_6/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_7/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_8/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_9/weightsReg_reg   | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_10/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_11/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_12/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_13/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_14/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | MemoryUnit_15/weightsReg_reg  | 512x32        | Block RAM      | 
|MemoryStreamer_0 | biasMemoryUnit/weightsReg_reg | 512x8         | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit/weightsReg_reg     | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_1/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_2/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_3/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_4/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_5/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_6/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_7/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_1 | biasMemoryUnit/weightsReg_reg | 256x8         | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit/weightsReg_reg     | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_1/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_2/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_3/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_4/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_5/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_6/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_7/weightsReg_reg   | 256x32        | Block RAM      | 
|MemoryStreamer_2 | biasMemoryUnit/weightsReg_reg | 256x8         | Block RAM      | 
+-----------------+-------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM       | mem_reg                                    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CircularPeekBuffer | queue/queue/mem_reg                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top                | inputBridge_inst/usb_serial_inst/rxbuf_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|usb_serial         | txbuf_reg                                  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|AsyncFifo   | mem_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__63.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__62.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__61.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__60.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__59.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__58.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__57.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__56.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__55.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__54.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__53.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__52.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__51.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__50.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__49.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__48.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__47.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__46.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__45.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__44.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__43.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__42.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__41.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__40.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__39.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__38.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__37.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__36.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__35.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__34.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__33.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[15]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[14]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[13]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[12]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[11]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[10]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[9]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[8]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[7]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[6]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[5]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[4]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[3]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[2]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[1]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[0]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (restartReg_reg) is unused and will be removed from module ProcessingUnit__32.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__95.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__94.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__93.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__92.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__91.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__90.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__89.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__88.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__87.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__86.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__85.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__84.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__83.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__82.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__81.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__80.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__79.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__78.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__77.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__76.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__75.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__74.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__73.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__72.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__71.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__70.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__69.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__68.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__67.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__66.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__65.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[15]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[14]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[13]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[12]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[11]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[10]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[9]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[8]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[7]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[6]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[5]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[4]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[3]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[2]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[1]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (xReg_reg[0]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (restartReg_reg) is unused and will be removed from module ProcessingUnit__64.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__127.
WARNING: [Synth 8-3332] Sequential element (yReg_reg[9]) is unused and will be removed from module ProcessingUnit__126.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/net/i_0/\GearBox/fillingBlock/reg__inferred__0 /\GearBox/fillingBlock/reg__reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/net/i_0/\GearBox/fillingBlock/reg__inferred__0 /\GearBox/fillingBlock/reg__reg[1] )
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/i_1/Warp_3/memoryStreamer/biasMemoryUnit/weightsReg_reg[4]' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/i_1/Warp_3/memoryStreamer/biasMemoryUnit/weightsReg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/net/i_1/\Warp_3/memoryStreamer/biasMemoryUnit/weightsReg_reg[5] )
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/i_1/Warp_3/memoryStreamer/biasMemoryUnit/weightsReg_reg[6]' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/i_1/Warp_3/memoryStreamer/biasMemoryUnit/weightsReg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/i_0/AsyncFifo_inst/s1_rst_enq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/i_0/AsyncFifo_inst/s1_rst_deq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/s_halt_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[0]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[1]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[2]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[3]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[4]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/usb_transact_inst/s_sendpid_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[5]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[6]' (FDE) to 'i_0/inputBridge_insti_11/inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/inputBridge_insti_11/\inputBridge_inst/usb_serial_inst/txbuf_rdat_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/ulpi_port_inst/drv_vbus_d_reg' (FD) to 'i_0/ulpi_port_inst/host_datapd_d_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ulpi_port_inst/host_datapd_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\inputBridge_inst/usb_serial_inst/plusOp_inferred /\inputBridge_inst/usb_serial_inst/q_txbuf_head_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/ulpi_port_inst/ulpi_otg_control_reg[1]' (FDE) to 'i_0/ulpi_port_inst/ulpi_otg_control_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/ulpi_port_inst/ulpi_otg_control_reg[2]' (FDE) to 'i_0/ulpi_port_inst/ulpi_otg_control_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ulpi_port_inst/ulpi_otg_control_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_0/led_reg_reg[4]' (FD) to 'i_0/led_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/led_reg_reg[5]' (FD) to 'i_0/led_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/led_reg_reg[6]' (FD) to 'i_0/led_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ulpi_port_inst/otg_control_update_reg )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4138 ; free virtual = 21480
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1494.344 ; gain = 600.871 ; free physical = 4138 ; free virtual = 21480

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Warp_0             |           1|     27126|
|2     |Net__GB1           |           1|     10793|
|3     |Net__GB2           |           1|     13370|
|4     |Pacman__GC0        |           1|       304|
|5     |PacmanWrapper__GC0 |           1|       100|
|6     |top__GC0           |           1|      2977|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1547.617 ; gain = 654.145 ; free physical = 4036 ; free virtual = 21378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1561.617 ; gain = 668.145 ; free physical = 4021 ; free virtual = 21362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Warp_0             |           1|     27126|
|2     |Net__GB1           |           1|     10793|
|3     |Net__GB2           |           1|     13370|
|4     |Pacman__GC0        |           1|       304|
|5     |PacmanWrapper__GC0 |           1|       100|
|6     |top__GC0           |           1|      2977|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[3]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[1]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[0]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[2]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[4]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[5]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[8]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[6]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[7]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[9]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[10]' (FDRE) to 'inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_8/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_8/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_8/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_8/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_1/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_1/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_2/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_2/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_3/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_3/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_8/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_8/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_8/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_8/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_4/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_4/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_6/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_6/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_5/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_7/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_7/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_9/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_9/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_10/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_10/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_11/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_11/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_12/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_9/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_9/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_10/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_10/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_11/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_11/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_12/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_13/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_14/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_1/ProcessingUnit_14/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_9/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_9/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_10/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_11/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_11/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_12/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_12/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_9/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_9/restartReg_reg'
INFO: [Synth 8-3886] merging instance 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_1/ProcessingUnit_10/restartReg_reg' (FDR) to 'PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_10/restartReg_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_8/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_8/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_9/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_9/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_10/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_10/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_12/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_12/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_13/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_13/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_14/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_14/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox/CircularPeekQueue_1/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox/CircularPeekQueue_2/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox/CircularPeekQueue_3/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Warp_2/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_1/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_1/CircularPeekQueue_1/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_1/CircularPeekQueue_2/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_2/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_2/CircularPeekQueue_1/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance GearBox_2/CircularPeekQueue_2/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance queue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputBridge_inst/usb_serial_inst/rxbuf_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3725 ; free virtual = 21066
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3725 ; free virtual = 21066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3725 ; free virtual = 21066
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop led_reg_reg[7] is being inverted and renamed to led_reg_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3725 ; free virtual = 21066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3725 ; free virtual = 21066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3727 ; free virtual = 21068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3724 ; free virtual = 21065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3724 ; free virtual = 21066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3724 ; free virtual = 21066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |  1192|
|3     |LUT1        |   766|
|4     |LUT2        |   733|
|5     |LUT3        |  1747|
|6     |LUT4        |  5762|
|7     |LUT5        |  2172|
|8     |LUT6        |  4997|
|9     |MUXF7       |    96|
|10    |MUXF8       |    32|
|11    |RAM32M      |     2|
|12    |RAMB18E1    |     1|
|13    |RAMB18E1_1  |     1|
|14    |RAMB18E1_10 |     1|
|15    |RAMB18E1_11 |     1|
|16    |RAMB18E1_12 |     1|
|17    |RAMB18E1_13 |     1|
|18    |RAMB18E1_14 |     1|
|19    |RAMB18E1_15 |     1|
|20    |RAMB18E1_16 |     1|
|21    |RAMB18E1_17 |     1|
|22    |RAMB18E1_18 |     1|
|23    |RAMB18E1_19 |     1|
|24    |RAMB18E1_2  |     1|
|25    |RAMB18E1_20 |     1|
|26    |RAMB18E1_21 |     1|
|27    |RAMB18E1_22 |     1|
|28    |RAMB18E1_23 |     1|
|29    |RAMB18E1_24 |     1|
|30    |RAMB18E1_25 |     1|
|31    |RAMB18E1_26 |    10|
|32    |RAMB18E1_27 |     1|
|33    |RAMB18E1_28 |     1|
|34    |RAMB18E1_29 |     1|
|35    |RAMB18E1_3  |     1|
|36    |RAMB18E1_30 |     1|
|37    |RAMB18E1_31 |     1|
|38    |RAMB18E1_32 |     1|
|39    |RAMB18E1_33 |     1|
|40    |RAMB18E1_34 |     1|
|41    |RAMB18E1_35 |     1|
|42    |RAMB18E1_36 |     1|
|43    |RAMB18E1_4  |     1|
|44    |RAMB18E1_5  |     1|
|45    |RAMB18E1_6  |     1|
|46    |RAMB18E1_7  |     1|
|47    |RAMB18E1_8  |     1|
|48    |RAMB18E1_9  |     1|
|49    |RAMB36E1    |     1|
|50    |FDRE        |  7177|
|51    |FDSE        |    61|
|52    |IBUF        |     4|
|53    |IOBUF       |     8|
|54    |OBUF        |    10|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------------+------+
|      |Instance                              |Module                             |Cells |
+------+--------------------------------------+-----------------------------------+------+
|1     |top                                   |                                   | 24808|
|2     |  PacmanWrapper_inst                  |PacmanWrapper                      | 23533|
|3     |    Pacman_inst                       |Pacman                             | 23466|
|4     |      net                             |Net                                | 23281|
|5     |        GearBox                       |GearBox_0                          |   419|
|6     |          BitToWord                   |BitToWord_1_290                    |    16|
|7     |          BitToWord_1                 |BitToWord_1_291                    |    16|
|8     |          BitToWord_2                 |BitToWord_1_292                    |    16|
|9     |          BitToWord_3                 |BitToWord_1_293                    |    16|
|10    |          CircularPeekQueue           |CircularPeekQueue_1_294            |    27|
|11    |            currentBlockOffset        |AsyncCounter_1_308                 |     2|
|12    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_309 |     8|
|13    |            queue                     |DualPortBRAM__parameterized0_310   |     1|
|14    |          CircularPeekQueue_1         |CircularPeekQueue_1_295            |    27|
|15    |            currentBlockOffset        |AsyncCounter_1_305                 |     2|
|16    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_306 |     8|
|17    |            queue                     |DualPortBRAM__parameterized0_307   |     1|
|18    |          CircularPeekQueue_2         |CircularPeekQueue_1_296            |    27|
|19    |            currentBlockOffset        |AsyncCounter_1_302                 |     2|
|20    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_303 |     8|
|21    |            queue                     |DualPortBRAM__parameterized0_304   |     1|
|22    |          CircularPeekQueue_3         |CircularPeekQueue_1_297            |    27|
|23    |            currentBlockOffset        |AsyncCounter_1_299                 |     2|
|24    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_300 |     8|
|25    |            queue                     |DualPortBRAM__parameterized0_301   |     1|
|26    |          bitCounter                  |Counter_1_298                      |    11|
|27    |          blocksReady                 |UpDownCounter_1                    |    11|
|28    |          fillingBlock                |AsyncUpDownCounter_0               |     4|
|29    |          outputSelectCounters        |WrappingCounter_7                  |    11|
|30    |          outputSelectCounters_1      |WrappingCounter_8                  |    11|
|31    |          outputSelectCounters_2      |WrappingCounter_9                  |    11|
|32    |          outputSelectCounters_3      |WrappingCounter_10                 |    11|
|33    |          queueOutputSelectCounters   |WrappingCounter_4                  |    58|
|34    |          queueOutputSelectCounters_1 |WrappingCounter_5                  |    58|
|35    |          queueOutputSelectCounters_2 |WrappingCounter_6                  |    58|
|36    |        GearBox_1                     |GearBox_1                          |   179|
|37    |          BitToWord                   |BitToWord_1_273                    |    16|
|38    |          BitToWord_1                 |BitToWord_1_274                    |    16|
|39    |          BitToWord_2                 |BitToWord_1_275                    |    16|
|40    |          CircularPeekQueue           |CircularPeekQueue_1_276            |    34|
|41    |            currentBlockOffset        |AsyncCounter_1_287                 |     6|
|42    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_288 |    12|
|43    |            queue                     |DualPortBRAM__parameterized0_289   |     1|
|44    |          CircularPeekQueue_1         |CircularPeekQueue_1_277            |    34|
|45    |            currentBlockOffset        |AsyncCounter_1_284                 |     6|
|46    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_285 |    12|
|47    |            queue                     |DualPortBRAM__parameterized0_286   |     1|
|48    |          CircularPeekQueue_2         |CircularPeekQueue_1_278            |    34|
|49    |            currentBlockOffset        |AsyncCounter_1_281                 |     6|
|50    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_282 |    12|
|51    |            queue                     |DualPortBRAM__parameterized0_283   |     1|
|52    |          bitCounter                  |Counter_1_279                      |    11|
|53    |          blocksReady                 |UpDownCounter_2                    |     7|
|54    |          fillingBlock                |AsyncUpDownCounter_1_280           |     8|
|55    |        GearBox_2                     |GearBox_2                          |   263|
|56    |          BitToWord                   |BitToWord_1                        |    16|
|57    |          BitToWord_1                 |BitToWord_1_262                    |    16|
|58    |          BitToWord_2                 |BitToWord_1_263                    |    16|
|59    |          CircularPeekQueue           |CircularPeekQueue_1                |    28|
|60    |            currentBlockOffset        |AsyncCounter_1_270                 |     4|
|61    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_271 |     8|
|62    |            queue                     |DualPortBRAM__parameterized0_272   |     1|
|63    |          CircularPeekQueue_1         |CircularPeekQueue_1_264            |    28|
|64    |            currentBlockOffset        |AsyncCounter_1_267                 |     4|
|65    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1_268 |     8|
|66    |            queue                     |DualPortBRAM__parameterized0_269   |     1|
|67    |          CircularPeekQueue_2         |CircularPeekQueue_1_265            |    28|
|68    |            currentBlockOffset        |AsyncCounter_1                     |     4|
|69    |            inBlockReadOffset         |CounterWithSyncAndAsyncReset_1     |     8|
|70    |            queue                     |DualPortBRAM__parameterized0       |     1|
|71    |          bitCounter                  |Counter_1_266                      |    11|
|72    |          blocksReady                 |UpDownCounter_3                    |    10|
|73    |          fillingBlock                |AsyncUpDownCounter_1               |    10|
|74    |          outputSelectCounters        |WrappingCounter_12                 |    11|
|75    |          outputSelectCounters_1      |WrappingCounter_13                 |    11|
|76    |          outputSelectCounters_2      |WrappingCounter_14                 |    11|
|77    |          queueOutputSelectCounters   |WrappingCounter_11                 |    63|
|78    |        Warp                          |Warp_0                             | 12092|
|79    |          Chain                       |Chain_0                            |   852|
|80    |            ProcessingUnit            |ProcessingUnit_230                 |    28|
|81    |            ProcessingUnit_1          |ProcessingUnit_231                 |    26|
|82    |            ProcessingUnit_10         |ProcessingUnit_232                 |    27|
|83    |            ProcessingUnit_11         |ProcessingUnit_233                 |    26|
|84    |            ProcessingUnit_12         |ProcessingUnit_234                 |    29|
|85    |            ProcessingUnit_13         |ProcessingUnit_235                 |    26|
|86    |            ProcessingUnit_14         |ProcessingUnit_236                 |    27|
|87    |            ProcessingUnit_15         |ProcessingUnit_237                 |    26|
|88    |            ProcessingUnit_16         |ProcessingUnit_238                 |    28|
|89    |            ProcessingUnit_17         |ProcessingUnit_239                 |    26|
|90    |            ProcessingUnit_18         |ProcessingUnit_240                 |    27|
|91    |            ProcessingUnit_19         |ProcessingUnit_241                 |    26|
|92    |            ProcessingUnit_2          |ProcessingUnit_242                 |    27|
|93    |            ProcessingUnit_20         |ProcessingUnit_243                 |    28|
|94    |            ProcessingUnit_21         |ProcessingUnit_244                 |    26|
|95    |            ProcessingUnit_22         |ProcessingUnit_245                 |    27|
|96    |            ProcessingUnit_23         |ProcessingUnit_246                 |    26|
|97    |            ProcessingUnit_24         |ProcessingUnit_247                 |    28|
|98    |            ProcessingUnit_25         |ProcessingUnit_248                 |    26|
|99    |            ProcessingUnit_26         |ProcessingUnit_249                 |    27|
|100   |            ProcessingUnit_27         |ProcessingUnit_250                 |    26|
|101   |            ProcessingUnit_28         |ProcessingUnit_251                 |    30|
|102   |            ProcessingUnit_29         |ProcessingUnit_252                 |    26|
|103   |            ProcessingUnit_3          |ProcessingUnit_253                 |    26|
|104   |            ProcessingUnit_30         |ProcessingUnit_254                 |    27|
|105   |            ProcessingUnit_31         |ProcessingUnit_255                 |    10|
|106   |            ProcessingUnit_4          |ProcessingUnit_256                 |    28|
|107   |            ProcessingUnit_5          |ProcessingUnit_257                 |    26|
|108   |            ProcessingUnit_6          |ProcessingUnit_258                 |    27|
|109   |            ProcessingUnit_7          |ProcessingUnit_259                 |    26|
|110   |            ProcessingUnit_8          |ProcessingUnit_260                 |    28|
|111   |            ProcessingUnit_9          |ProcessingUnit_261                 |    26|
|112   |          Chain_1                     |Chain_0_125                        |   871|
|113   |            ProcessingUnit            |ProcessingUnit_198                 |    45|
|114   |            ProcessingUnit_1          |ProcessingUnit_199                 |    28|
|115   |            ProcessingUnit_10         |ProcessingUnit_200                 |    27|
|116   |            ProcessingUnit_11         |ProcessingUnit_201                 |    26|
|117   |            ProcessingUnit_12         |ProcessingUnit_202                 |    29|
|118   |            ProcessingUnit_13         |ProcessingUnit_203                 |    26|
|119   |            ProcessingUnit_14         |ProcessingUnit_204                 |    27|
|120   |            ProcessingUnit_15         |ProcessingUnit_205                 |    26|
|121   |            ProcessingUnit_16         |ProcessingUnit_206                 |    28|
|122   |            ProcessingUnit_17         |ProcessingUnit_207                 |    26|
|123   |            ProcessingUnit_18         |ProcessingUnit_208                 |    27|
|124   |            ProcessingUnit_19         |ProcessingUnit_209                 |    26|
|125   |            ProcessingUnit_2          |ProcessingUnit_210                 |    27|
|126   |            ProcessingUnit_20         |ProcessingUnit_211                 |    28|
|127   |            ProcessingUnit_21         |ProcessingUnit_212                 |    26|
|128   |            ProcessingUnit_22         |ProcessingUnit_213                 |    27|
|129   |            ProcessingUnit_23         |ProcessingUnit_214                 |    26|
|130   |            ProcessingUnit_24         |ProcessingUnit_215                 |    28|
|131   |            ProcessingUnit_25         |ProcessingUnit_216                 |    26|
|132   |            ProcessingUnit_26         |ProcessingUnit_217                 |    27|
|133   |            ProcessingUnit_27         |ProcessingUnit_218                 |    26|
|134   |            ProcessingUnit_28         |ProcessingUnit_219                 |    30|
|135   |            ProcessingUnit_29         |ProcessingUnit_220                 |    26|
|136   |            ProcessingUnit_3          |ProcessingUnit_221                 |    26|
|137   |            ProcessingUnit_30         |ProcessingUnit_222                 |    27|
|138   |            ProcessingUnit_31         |ProcessingUnit_223                 |    10|
|139   |            ProcessingUnit_4          |ProcessingUnit_224                 |    28|
|140   |            ProcessingUnit_5          |ProcessingUnit_225                 |    26|
|141   |            ProcessingUnit_6          |ProcessingUnit_226                 |    27|
|142   |            ProcessingUnit_7          |ProcessingUnit_227                 |    26|
|143   |            ProcessingUnit_8          |ProcessingUnit_228                 |    28|
|144   |            ProcessingUnit_9          |ProcessingUnit_229                 |    26|
|145   |          Chain_2                     |Chain_0_126                        |  1135|
|146   |            ProcessingUnit            |ProcessingUnit_166                 |    28|
|147   |            ProcessingUnit_1          |ProcessingUnit_167                 |    43|
|148   |            ProcessingUnit_10         |ProcessingUnit_168                 |    29|
|149   |            ProcessingUnit_11         |ProcessingUnit_169                 |    26|
|150   |            ProcessingUnit_12         |ProcessingUnit_170                 |    46|
|151   |            ProcessingUnit_13         |ProcessingUnit_171                 |    28|
|152   |            ProcessingUnit_14         |ProcessingUnit_172                 |    44|
|153   |            ProcessingUnit_15         |ProcessingUnit_173                 |    45|
|154   |            ProcessingUnit_16         |ProcessingUnit_174                 |    30|
|155   |            ProcessingUnit_17         |ProcessingUnit_175                 |    43|
|156   |            ProcessingUnit_18         |ProcessingUnit_176                 |    29|
|157   |            ProcessingUnit_19         |ProcessingUnit_177                 |    26|
|158   |            ProcessingUnit_2          |ProcessingUnit_178                 |    29|
|159   |            ProcessingUnit_20         |ProcessingUnit_179                 |    45|
|160   |            ProcessingUnit_21         |ProcessingUnit_180                 |    28|
|161   |            ProcessingUnit_22         |ProcessingUnit_181                 |    44|
|162   |            ProcessingUnit_23         |ProcessingUnit_182                 |    45|
|163   |            ProcessingUnit_24         |ProcessingUnit_183                 |    30|
|164   |            ProcessingUnit_25         |ProcessingUnit_184                 |    43|
|165   |            ProcessingUnit_26         |ProcessingUnit_185                 |    29|
|166   |            ProcessingUnit_27         |ProcessingUnit_186                 |    26|
|167   |            ProcessingUnit_28         |ProcessingUnit_187                 |    47|
|168   |            ProcessingUnit_29         |ProcessingUnit_188                 |    28|
|169   |            ProcessingUnit_3          |ProcessingUnit_189                 |    26|
|170   |            ProcessingUnit_30         |ProcessingUnit_190                 |    44|
|171   |            ProcessingUnit_31         |ProcessingUnit_191                 |    10|
|172   |            ProcessingUnit_4          |ProcessingUnit_192                 |    45|
|173   |            ProcessingUnit_5          |ProcessingUnit_193                 |    28|
|174   |            ProcessingUnit_6          |ProcessingUnit_194                 |    44|
|175   |            ProcessingUnit_7          |ProcessingUnit_195                 |    45|
|176   |            ProcessingUnit_8          |ProcessingUnit_196                 |    30|
|177   |            ProcessingUnit_9          |ProcessingUnit_197                 |    43|
|178   |          Chain_3                     |Chain_0_127                        |  1137|
|179   |            ProcessingUnit            |ProcessingUnit_134                 |    28|
|180   |            ProcessingUnit_1          |ProcessingUnit_135                 |    26|
|181   |            ProcessingUnit_10         |ProcessingUnit_136                 |    44|
|182   |            ProcessingUnit_11         |ProcessingUnit_137                 |    45|
|183   |            ProcessingUnit_12         |ProcessingUnit_138                 |    31|
|184   |            ProcessingUnit_13         |ProcessingUnit_139                 |    43|
|185   |            ProcessingUnit_14         |ProcessingUnit_140                 |    29|
|186   |            ProcessingUnit_15         |ProcessingUnit_141                 |    26|
|187   |            ProcessingUnit_16         |ProcessingUnit_142                 |    45|
|188   |            ProcessingUnit_17         |ProcessingUnit_143                 |    28|
|189   |            ProcessingUnit_18         |ProcessingUnit_144                 |    44|
|190   |            ProcessingUnit_19         |ProcessingUnit_145                 |    45|
|191   |            ProcessingUnit_2          |ProcessingUnit_146                 |    44|
|192   |            ProcessingUnit_20         |ProcessingUnit_147                 |    30|
|193   |            ProcessingUnit_21         |ProcessingUnit_148                 |    43|
|194   |            ProcessingUnit_22         |ProcessingUnit_149                 |    29|
|195   |            ProcessingUnit_23         |ProcessingUnit_150                 |    26|
|196   |            ProcessingUnit_24         |ProcessingUnit_151                 |    45|
|197   |            ProcessingUnit_25         |ProcessingUnit_152                 |    28|
|198   |            ProcessingUnit_26         |ProcessingUnit_153                 |    44|
|199   |            ProcessingUnit_27         |ProcessingUnit_154                 |    45|
|200   |            ProcessingUnit_28         |ProcessingUnit_155                 |    32|
|201   |            ProcessingUnit_29         |ProcessingUnit_156                 |    43|
|202   |            ProcessingUnit_3          |ProcessingUnit_157                 |    45|
|203   |            ProcessingUnit_30         |ProcessingUnit_158                 |    29|
|204   |            ProcessingUnit_31         |ProcessingUnit_159                 |    10|
|205   |            ProcessingUnit_4          |ProcessingUnit_160                 |    30|
|206   |            ProcessingUnit_5          |ProcessingUnit_161                 |    43|
|207   |            ProcessingUnit_6          |ProcessingUnit_162                 |    29|
|208   |            ProcessingUnit_7          |ProcessingUnit_163                 |    26|
|209   |            ProcessingUnit_8          |ProcessingUnit_164                 |    45|
|210   |            ProcessingUnit_9          |ProcessingUnit_165                 |    28|
|211   |          control                     |WarpControl_0                      |   119|
|212   |            cycle                     |Counter_2                          |    44|
|213   |            cycleInPass               |Counter_0_128                      |    31|
|214   |            isActive                  |Switch_0_129                       |     6|
|215   |            isOutputting              |Switch_0_130                       |     5|
|216   |            isReady                   |Switch_1_131                       |     2|
|217   |            isTailing                 |Switch_0_132                       |     5|
|218   |            selectX                   |Counter_3                          |    11|
|219   |            tailCycle                 |Counter_3_133                      |    13|
|220   |          memoryStreamer              |MemoryStreamer_0                   |  7978|
|221   |            MemoryUnit                |MemoryUnit_0                       |   453|
|222   |            MemoryUnit_1              |MemoryUnit_1                       |   460|
|223   |            MemoryUnit_10             |MemoryUnit_10                      |   460|
|224   |            MemoryUnit_11             |MemoryUnit_11                      |   460|
|225   |            MemoryUnit_12             |MemoryUnit_12                      |   460|
|226   |            MemoryUnit_13             |MemoryUnit_13                      |   460|
|227   |            MemoryUnit_14             |MemoryUnit_14                      |   460|
|228   |            MemoryUnit_15             |MemoryUnit_15                      |   430|
|229   |            MemoryUnit_2              |MemoryUnit_2                       |   460|
|230   |            MemoryUnit_3              |MemoryUnit_3                       |   460|
|231   |            MemoryUnit_4              |MemoryUnit_4                       |   460|
|232   |            MemoryUnit_5              |MemoryUnit_5                       |   460|
|233   |            MemoryUnit_6              |MemoryUnit_6                       |   460|
|234   |            MemoryUnit_7              |MemoryUnit_7                       |   460|
|235   |            MemoryUnit_8              |MemoryUnit_8                       |   460|
|236   |            MemoryUnit_9              |MemoryUnit_9                       |   460|
|237   |            biasMemoryUnit            |MemoryUnit_16                      |   655|
|238   |        Warp_1                        |Warp_1                             |  4533|
|239   |          Chain                       |Chain_1_68                         |   457|
|240   |            ProcessingUnit            |ProcessingUnit_110                 |    26|
|241   |            ProcessingUnit_1          |ProcessingUnit_111                 |    27|
|242   |            ProcessingUnit_10         |ProcessingUnit_112                 |    25|
|243   |            ProcessingUnit_11         |ProcessingUnit_113                 |    26|
|244   |            ProcessingUnit_12         |ProcessingUnit_114                 |    25|
|245   |            ProcessingUnit_13         |ProcessingUnit_115                 |    28|
|246   |            ProcessingUnit_14         |ProcessingUnit_116                 |    26|
|247   |            ProcessingUnit_2          |ProcessingUnit_117                 |    25|
|248   |            ProcessingUnit_3          |ProcessingUnit_118                 |    26|
|249   |            ProcessingUnit_4          |ProcessingUnit_119                 |    25|
|250   |            ProcessingUnit_5          |ProcessingUnit_120                 |    40|
|251   |            ProcessingUnit_6          |ProcessingUnit_121                 |    39|
|252   |            ProcessingUnit_7          |ProcessingUnit_122                 |    40|
|253   |            ProcessingUnit_8          |ProcessingUnit_123                 |    39|
|254   |            ProcessingUnit_9          |ProcessingUnit_124                 |    28|
|255   |          Chain_1                     |Chain_1_69                         |   472|
|256   |            ProcessingUnit            |ProcessingUnit_95                  |    26|
|257   |            ProcessingUnit_1          |ProcessingUnit_96                  |    40|
|258   |            ProcessingUnit_10         |ProcessingUnit_97                  |    25|
|259   |            ProcessingUnit_11         |ProcessingUnit_98                  |    26|
|260   |            ProcessingUnit_12         |ProcessingUnit_99                  |    25|
|261   |            ProcessingUnit_13         |ProcessingUnit_100                 |    41|
|262   |            ProcessingUnit_14         |ProcessingUnit_101                 |    32|
|263   |            ProcessingUnit_2          |ProcessingUnit_102                 |    39|
|264   |            ProcessingUnit_3          |ProcessingUnit_103                 |    40|
|265   |            ProcessingUnit_4          |ProcessingUnit_104                 |    39|
|266   |            ProcessingUnit_5          |ProcessingUnit_105                 |    28|
|267   |            ProcessingUnit_6          |ProcessingUnit_106                 |    25|
|268   |            ProcessingUnit_7          |ProcessingUnit_107                 |    26|
|269   |            ProcessingUnit_8          |ProcessingUnit_108                 |    25|
|270   |            ProcessingUnit_9          |ProcessingUnit_109                 |    27|
|271   |          Chain_2                     |Chain_1_70                         |   471|
|272   |            ProcessingUnit            |ProcessingUnit_80                  |    39|
|273   |            ProcessingUnit_1          |ProcessingUnit_81                  |    28|
|274   |            ProcessingUnit_10         |ProcessingUnit_82                  |    39|
|275   |            ProcessingUnit_11         |ProcessingUnit_83                  |    40|
|276   |            ProcessingUnit_12         |ProcessingUnit_84                  |    39|
|277   |            ProcessingUnit_13         |ProcessingUnit_85                  |    29|
|278   |            ProcessingUnit_14         |ProcessingUnit_86                  |    26|
|279   |            ProcessingUnit_2          |ProcessingUnit_87                  |    25|
|280   |            ProcessingUnit_3          |ProcessingUnit_88                  |    26|
|281   |            ProcessingUnit_4          |ProcessingUnit_89                  |    25|
|282   |            ProcessingUnit_5          |ProcessingUnit_90                  |    27|
|283   |            ProcessingUnit_6          |ProcessingUnit_91                  |    25|
|284   |            ProcessingUnit_7          |ProcessingUnit_92                  |    26|
|285   |            ProcessingUnit_8          |ProcessingUnit_93                  |    25|
|286   |            ProcessingUnit_9          |ProcessingUnit_94                  |    40|
|287   |          control                     |WarpControl_1_71                   |   123|
|288   |            cycle                     |Counter_4_72                       |    41|
|289   |            cycleInPass               |Counter_1_73                       |    45|
|290   |            isActive                  |Switch_0_74                        |     3|
|291   |            isOutputting              |Switch_0_75                        |     3|
|292   |            isReady                   |Switch_1_76                        |     2|
|293   |            isTailing                 |Switch_0_77                        |     2|
|294   |            selectX                   |Counter_1_78                       |    11|
|295   |            tailCycle                 |Counter_1_79                       |    14|
|296   |          memoryStreamer              |MemoryStreamer_1                   |  3010|
|297   |            MemoryUnit                |MemoryUnit_17                      |   233|
|298   |            MemoryUnit_1              |MemoryUnit_18                      |   363|
|299   |            MemoryUnit_2              |MemoryUnit_19                      |   363|
|300   |            MemoryUnit_3              |MemoryUnit_20                      |   363|
|301   |            MemoryUnit_4              |MemoryUnit_21                      |   363|
|302   |            MemoryUnit_5              |MemoryUnit_22                      |   363|
|303   |            MemoryUnit_6              |MemoryUnit_23                      |   363|
|304   |            MemoryUnit_7              |MemoryUnit_24                      |   342|
|305   |            biasMemoryUnit            |MemoryUnit_25                      |   257|
|306   |        Warp_2                        |Warp_2                             |  4533|
|307   |          Chain                       |Chain_1                            |   461|
|308   |            ProcessingUnit            |ProcessingUnit_53                  |    25|
|309   |            ProcessingUnit_1          |ProcessingUnit_54                  |    27|
|310   |            ProcessingUnit_10         |ProcessingUnit_55                  |    25|
|311   |            ProcessingUnit_11         |ProcessingUnit_56                  |    26|
|312   |            ProcessingUnit_12         |ProcessingUnit_57                  |    25|
|313   |            ProcessingUnit_13         |ProcessingUnit_58                  |    28|
|314   |            ProcessingUnit_14         |ProcessingUnit_59                  |    26|
|315   |            ProcessingUnit_2          |ProcessingUnit_60                  |    25|
|316   |            ProcessingUnit_3          |ProcessingUnit_61                  |    26|
|317   |            ProcessingUnit_4          |ProcessingUnit_62                  |    25|
|318   |            ProcessingUnit_5          |ProcessingUnit_63                  |    40|
|319   |            ProcessingUnit_6          |ProcessingUnit_64                  |    40|
|320   |            ProcessingUnit_7          |ProcessingUnit_65                  |    41|
|321   |            ProcessingUnit_8          |ProcessingUnit_66                  |    40|
|322   |            ProcessingUnit_9          |ProcessingUnit_67                  |    29|
|323   |          Chain_1                     |Chain_1_14                         |   477|
|324   |            ProcessingUnit            |ProcessingUnit_38                  |    25|
|325   |            ProcessingUnit_1          |ProcessingUnit_39                  |    40|
|326   |            ProcessingUnit_10         |ProcessingUnit_40                  |    25|
|327   |            ProcessingUnit_11         |ProcessingUnit_41                  |    26|
|328   |            ProcessingUnit_12         |ProcessingUnit_42                  |    25|
|329   |            ProcessingUnit_13         |ProcessingUnit_43                  |    41|
|330   |            ProcessingUnit_14         |ProcessingUnit_44                  |    33|
|331   |            ProcessingUnit_2          |ProcessingUnit_45                  |    40|
|332   |            ProcessingUnit_3          |ProcessingUnit_46                  |    41|
|333   |            ProcessingUnit_4          |ProcessingUnit_47                  |    40|
|334   |            ProcessingUnit_5          |ProcessingUnit_48                  |    29|
|335   |            ProcessingUnit_6          |ProcessingUnit_49                  |    25|
|336   |            ProcessingUnit_7          |ProcessingUnit_50                  |    26|
|337   |            ProcessingUnit_8          |ProcessingUnit_51                  |    25|
|338   |            ProcessingUnit_9          |ProcessingUnit_52                  |    27|
|339   |          Chain_2                     |Chain_1_15                         |   476|
|340   |            ProcessingUnit            |ProcessingUnit_23                  |    38|
|341   |            ProcessingUnit_1          |ProcessingUnit_24                  |    29|
|342   |            ProcessingUnit_10         |ProcessingUnit_25                  |    40|
|343   |            ProcessingUnit_11         |ProcessingUnit_26                  |    41|
|344   |            ProcessingUnit_12         |ProcessingUnit_27                  |    40|
|345   |            ProcessingUnit_13         |ProcessingUnit_28                  |    30|
|346   |            ProcessingUnit_14         |ProcessingUnit_29                  |    26|
|347   |            ProcessingUnit_2          |ProcessingUnit_30                  |    25|
|348   |            ProcessingUnit_3          |ProcessingUnit_31                  |    26|
|349   |            ProcessingUnit_4          |ProcessingUnit_32                  |    25|
|350   |            ProcessingUnit_5          |ProcessingUnit_33                  |    27|
|351   |            ProcessingUnit_6          |ProcessingUnit_34                  |    25|
|352   |            ProcessingUnit_7          |ProcessingUnit_35                  |    26|
|353   |            ProcessingUnit_8          |ProcessingUnit_36                  |    25|
|354   |            ProcessingUnit_9          |ProcessingUnit_37                  |    40|
|355   |          control                     |WarpControl_1                      |   114|
|356   |            cycle                     |Counter_4                          |    41|
|357   |            cycleInPass               |Counter_1_16                       |    36|
|358   |            isActive                  |Switch_0_17                        |     3|
|359   |            isOutputting              |Switch_0_18                        |     3|
|360   |            isReady                   |Switch_1_19                        |     1|
|361   |            isTailing                 |Switch_0_20                        |     2|
|362   |            selectX                   |Counter_1_21                       |    11|
|363   |            tailCycle                 |Counter_1_22                       |    15|
|364   |          memoryStreamer              |MemoryStreamer_2                   |  3005|
|365   |            MemoryUnit                |MemoryUnit_26                      |   328|
|366   |            MemoryUnit_1              |MemoryUnit_27                      |   349|
|367   |            MemoryUnit_2              |MemoryUnit_28                      |   349|
|368   |            MemoryUnit_3              |MemoryUnit_29                      |   349|
|369   |            MemoryUnit_4              |MemoryUnit_30                      |   349|
|370   |            MemoryUnit_5              |MemoryUnit_31                      |   349|
|371   |            MemoryUnit_6              |MemoryUnit_32                      |   349|
|372   |            MemoryUnit_7              |MemoryUnit_33                      |   326|
|373   |            biasMemoryUnit            |MemoryUnit_34                      |   257|
|374   |        Warp_3                        |Warp_3                             |  1208|
|375   |          Chain                       |Chain_2                            |   726|
|376   |            ProcessingUnit            |ProcessingUnit                     |    85|
|377   |            ProcessingUnit_1          |ProcessingUnit_5                   |    77|
|378   |            ProcessingUnit_2          |ProcessingUnit_6                   |    79|
|379   |            ProcessingUnit_3          |ProcessingUnit_7                   |    79|
|380   |            ProcessingUnit_4          |ProcessingUnit_8                   |    77|
|381   |            ProcessingUnit_5          |ProcessingUnit_9                   |    79|
|382   |            ProcessingUnit_6          |ProcessingUnit_10                  |    78|
|383   |            ProcessingUnit_7          |ProcessingUnit_11                  |    80|
|384   |            ProcessingUnit_8          |ProcessingUnit_12                  |    77|
|385   |            ProcessingUnit_9          |ProcessingUnit_13                  |    15|
|386   |          control                     |WarpControl_2                      |    71|
|387   |            cycle                     |Counter_1                          |    15|
|388   |            cycleInPass               |Counter_1_0                        |    21|
|389   |            isActive                  |Switch_0                           |     2|
|390   |            isOutputting              |Switch_0_1                         |     4|
|391   |            isReady                   |Switch_1                           |     1|
|392   |            isTailing                 |Switch_0_2                         |     3|
|393   |            selectX                   |Counter_1_3                        |    10|
|394   |            tailCycle                 |Counter_1_4                        |    13|
|395   |          memoryStreamer              |MemoryStreamer_3                   |   411|
|396   |            MemoryUnit                |MemoryUnit_35                      |    74|
|397   |            MemoryUnit_1              |MemoryUnit_36                      |    74|
|398   |            MemoryUnit_2              |MemoryUnit_37                      |    74|
|399   |            MemoryUnit_3              |MemoryUnit_38                      |    74|
|400   |            MemoryUnit_4              |MemoryUnit_39                      |    71|
|401   |            biasMemoryUnit            |MemoryUnit_40                      |    44|
|402   |      buffer                          |CircularPeekBuffer                 |    95|
|403   |        queue                         |CircularPeekQueue_0                |    70|
|404   |          currentBlockOffset          |AsyncCounter_0                     |    27|
|405   |          inBlockReadOffset           |CounterWithSyncAndAsyncReset_0     |    13|
|406   |          queue                       |DualPortBRAM                       |     8|
|407   |        readyBlocks                   |UpDownCounter_0                    |    11|
|408   |        wordCounter                   |Counter_0                          |    13|
|409   |      bitBuffer                       |BitToWord_0                        |    13|
|410   |      widthConverter                  |AToN                               |    76|
|411   |    AsyncFifo_inst                    |AsyncFifo                          |    67|
|412   |  inputBridge_inst                    |InputBridge                        |  1133|
|413   |    usb_serial_inst                   |usb_serial                         |  1051|
|414   |      usb_control_inst                |usb_control                        |   213|
|415   |      usb_init_inst                   |usb_init                           |   166|
|416   |      usb_packet_inst                 |usb_packet                         |   333|
|417   |      usb_transact_inst               |usb_transact                       |   179|
|418   |  ulpi_port_inst                      |ulpi_port                          |   109|
+------+--------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1891.961 ; gain = 998.488 ; free physical = 3724 ; free virtual = 21066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 587 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1891.961 ; gain = 538.051 ; free physical = 3724 ; free virtual = 21066
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1891.969 ; gain = 998.496 ; free physical = 3724 ; free virtual = 21066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 230 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1923.977 ; gain = 955.949 ; free physical = 3717 ; free virtual = 21059
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1955.992 ; gain = 0.000 ; free physical = 3711 ; free virtual = 21058
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 17:17:33 2016...
