# VSD_RISC-V_SoC-tapeout
This repo contains my work in the national RISC-V SoC Tapeout Program by IIT Gandhinagar &amp; VSD, covering RTL design, verification, and RTL-to-GDSII flow documentation, part of the “One Tapeout Per Student” initiative to bridge academia and chip fabrication.
