// Seed: 2475718982
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6
);
  assign id_5 = ~1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input uwire id_17,
    output tri1 id_18,
    input tri id_19,
    output wand id_20,
    input supply1 id_21,
    output wand id_22,
    input wire id_23
);
  assign id_10 = 1'b0;
  assign id_5  = (1);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13,
      id_13,
      id_12,
      id_0,
      id_14
  );
  assign modCall_1.id_6 = 0;
endmodule
