==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'ntt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 314064 ; free virtual = 448910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 314064 ; free virtual = 448910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 314062 ; free virtual = 448909
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 314061 ; free virtual = 448907
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (ntt.cpp:47) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (ntt.cpp:74) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (ntt.cpp:94) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (ntt.cpp:116) in function 'ntt' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ntt.cpp:47) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (ntt.cpp:74) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (ntt.cpp:94) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ntt.cpp:116) in function 'ntt' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 314039 ; free virtual = 448885
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (ntt.cpp:157:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (ntt.cpp:197:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (ntt.cpp:237:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (ntt.cpp:277:11) in function 'ntt' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 314036 ; free virtual = 448882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ntt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'montgomery_reduce'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.42 seconds; current allocated memory: 0.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('q0_load_5', ntt.cpp:139) on array 'q0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:178) of variable 'tmp_219', ntt.cpp:178 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:170) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:178) of variable 'tmp_219', ntt.cpp:178 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:170) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:178) of variable 'tmp_219', ntt.cpp:178 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:170) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:178) of variable 'tmp_219', ntt.cpp:178 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:170) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_202') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:218) of variable 'tmp_288', ntt.cpp:218 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:210) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:218) of variable 'tmp_288', ntt.cpp:218 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:210) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:218) of variable 'tmp_288', ntt.cpp:218 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:210) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:218) of variable 'tmp_288', ntt.cpp:218 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:210) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_271') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:258) of variable 'tmp_333', ntt.cpp:258 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:250) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:258) of variable 'tmp_333', ntt.cpp:258 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:250) on array 'q0'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'ntt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 12353 ; free virtual = 472532
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 12353 ; free virtual = 472532
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 12352 ; free virtual = 472531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 12351 ; free virtual = 472530
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (ntt.cpp:48) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (ntt.cpp:76) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (ntt.cpp:97) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (ntt.cpp:120) in function 'ntt' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ntt.cpp:48) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (ntt.cpp:76) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (ntt.cpp:97) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ntt.cpp:120) in function 'ntt' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 12331 ; free virtual = 472510
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (ntt.cpp:162:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (ntt.cpp:203:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (ntt.cpp:244:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (ntt.cpp:285:11) in function 'ntt' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 12329 ; free virtual = 472508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ntt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'montgomery_reduce'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.59 seconds; current allocated memory: 0.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('q0_load_5', ntt.cpp:144) on array 'q0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:184) of variable 'tmp_219', ntt.cpp:184 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:176) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:184) of variable 'tmp_219', ntt.cpp:184 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:176) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:184) of variable 'tmp_219', ntt.cpp:184 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:176) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:184) of variable 'tmp_219', ntt.cpp:184 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:176) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_202') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:225) of variable 'tmp_288', ntt.cpp:225 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:217) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:225) of variable 'tmp_288', ntt.cpp:225 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:217) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:225) of variable 'tmp_288', ntt.cpp:225 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:217) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:225) of variable 'tmp_288', ntt.cpp:225 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:217) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_271') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:266) of variable 'tmp_333', ntt.cpp:266 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:258) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:266) of variable 'tmp_333', ntt.cpp:266 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:258) on array 'q0'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'ntt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 11301 ; free virtual = 471500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 11301 ; free virtual = 471500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 11298 ; free virtual = 471497
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.578 ; gain = 0.133 ; free physical = 11298 ; free virtual = 471496
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (ntt.cpp:53) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (ntt.cpp:81) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (ntt.cpp:102) in function 'ntt' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (ntt.cpp:125) in function 'ntt' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ntt.cpp:53) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (ntt.cpp:81) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (ntt.cpp:102) in function 'ntt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ntt.cpp:125) in function 'ntt' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 11276 ; free virtual = 471474
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (ntt.cpp:167:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (ntt.cpp:208:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (ntt.cpp:249:10) in function 'ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (ntt.cpp:290:11) in function 'ntt' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 578.457 ; gain = 128.012 ; free physical = 11272 ; free virtual = 471471
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ntt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'montgomery_reduce'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 0.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('q0_load_5', ntt.cpp:149) on array 'q0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:189) of variable 'tmp_219', ntt.cpp:189 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:181) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:189) of variable 'tmp_219', ntt.cpp:189 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:181) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:189) of variable 'tmp_219', ntt.cpp:189 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:181) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:189) of variable 'tmp_219', ntt.cpp:189 on array 'q0' and 'load' operation ('q0_load_6', ntt.cpp:181) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_202') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:230) of variable 'tmp_288', ntt.cpp:230 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:230) of variable 'tmp_288', ntt.cpp:230 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:230) of variable 'tmp_288', ntt.cpp:230 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:230) of variable 'tmp_288', ntt.cpp:230 on array 'q0' and 'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'mul' operation ('tmp_271') to 'call' operation ('t0') to 'montgomery_reduce' (combination delay: 15.5604 ns) to honor II or Latency constraint in region 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:271) of variable 'tmp_333', ntt.cpp:271 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:263) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:271) of variable 'tmp_333', ntt.cpp:271 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:263) on array 'q0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (ntt.cpp:271) of variable 'tmp_333', ntt.cpp:271 on array 'q0' and 'load' operation ('q0_load_12', ntt.cpp:263) on array 'q0'.
