Reading pref.tcl

# 2023.2_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 16:24:43 on Mar 22,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetch_logic(mixed)#1
# Loading work.pcreg(structural)#1
# Loading work.mux2t1n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.ripplecarryaddern(structural)#1
# Loading work.adder1b(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.shiftleft2n(behavioral)#1
# Loading work.bit16_extender(flow)#1
# Loading work.shiftleft2n(behavioral)#2
# Loading work.mux2t1_5b(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.register_package
# Loading work.mipsregister(structure)#1
# Loading work.decoder5_32(decoder)#1
# Loading work.dffgn(structural)#1
# Loading work.mux32_1(mux)#1
# Loading work.control_logic(flow)#1
# Loading work.alu(structure)#1
# Loading work.bit_extenders(flow)#1
# Loading work.lui(flow)#1
# Loading work.firstalu(structure)#1
# Loading work.addersubs(structure)#1
# Loading work.onescompn(structural)#1
# Loading work.fulladderstructn(structural)#1
# Loading work.fulladderstruct(structure)#1
# Loading work.andg_n(structural)#1
# Loading work.org_n(structural)#1
# Loading work.xorg_n(structural)#1
# Loading work.norg_n(structure)#1
# Loading work.slt(behavorial)#1
# Loading work.mux16_1(mux)#1
# Loading work.mux2t1flow(mux2t1f)#1
# Loading work.org32b(dataflow)#1
# Loading work.loadmemmodule(structure)#1
# Loading work.mux8b4t1(mux)#1
# Loading work.mux16b2t1(mux)#1
# Loading work.bit_extenders24b(flow)#1
# Loading work.mux32b3t1(mux)#1
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 9  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 10  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 12  Instance: /tb/MyMips/DMem
# ** Note: Data structure takes 60231912 bytes of memory
#          Process time 0.04 seconds
#          stop
#    Time: 360 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/internal/testpy/tb.vhd line 150
# End time: 16:24:43 on Mar 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
