{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "08", "@year": "2020", "@timestamp": "2020-01-08T03:41:24.000024-05:00", "@month": "01"}, "ait:date-sort": {"@day": "10", "@year": "2017", "@month": "07"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": [{"xocs:funding-agency-matched-string": "Estonian Ministry of Education and Research", "xocs:funding-agency": "Ministry of Higher Education and Scientific Research", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100009122"}, {"xocs:funding-agency-matched-string": "Estonian Association of Information Technology and Telecommunications", "xocs:funding-agency": "Library and Information Technology Association", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100009436"}, {"xocs:funding-agency-acronym": "H2020", "xocs:funding-agency": "Horizon 2020 Framework Programme", "xocs:funding-id": "692152", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100010661", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, {"xocs:funding-agency-matched-string": "Ministry of Education and Research", "xocs:funding-agency": "Haridus- ja Teadusministeerium", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100003510"}, {"xocs:funding-agency-matched-string": "IUT", "xocs:funding-agency": "Isfahan University of Technology", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100004759"}], "xocs:funding-addon-generated-timestamp": "2021-02-03T07:13:40.638293Z", "xocs:funding-text": "ACKNOWLEDGMENT This research was supported by the institutional research funding IUT 19-1 of the Estonian Ministry of Education and Research, the Study IT in Estonia Programme, and Estonian Association of Information Technology and Telecommunications.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "RAM-based mergers for data sort and frequent item computation", "abstracts": "\u00a9 2017 Croatian Society MIPRO.Data sorting and frequent item computation are important tasks in data processing. The paper suggests an architecture for parallel data sorting with simultaneous counting of every item frequency. The architecture is designed for streaming data and incorporates data sorting in hardware, merging of preliminary sorted blocks with compressing of repeated items with calculating of repetitions in hardware, and merging large subsets received from the hardware in general-purpose software. Hardware merge components of this architecture count and compress repeated items in sorted subsets in order to reduce merging time and prepare the data for frequent item computation. The results of experiments clearly demonstrate advantages of the proposed architectures.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "High-performance computing systems", "@xml:lang": "eng"}, {"$": "Information processing", "@xml:lang": "eng"}, {"$": "Parallel sorting", "@xml:lang": "eng"}, {"$": "Partial sorting", "@xml:lang": "eng"}, {"$": "reconfigurable computing", "@xml:lang": "eng"}, {"$": "Sorting networks", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "176", "@last": "181"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9789532330922", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017", "confsponsors": {"confsponsor": [{"$": "City of Opatija"}, {"$": "Ericsson Nikola Tesla"}, {"$": "et al."}, {"$": "HEP - Croatian Electricity Company"}, {"$": "Koncar-Electrical Industries"}, {"$": "T-Croatian Telecom"}], "@complete": "n"}, "confnumber": "40", "conforganization": "MIPRO Croatian Society", "confcatnumber": "CFP1739K-CDR", "confseriestitle": "International Convention on Information and Communication Technology, Electronics and Microelectronics", "conflocation": {"@country": "hrv", "city": "Opatija"}, "confcode": "129137", "confdate": {"enddate": {"@day": "26", "@year": "2017", "@month": "05"}, "startdate": {"@day": "22", "@year": "2017", "@month": "05"}}}}}, "sourcetitle": "2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings", "contributor-group": [{"contributor": {"ce:given-name": "Marina", "@seq": "1", "ce:initials": "M.", "ce:surname": "Cicin-Sain", "@role": "edit", "ce:indexed-name": "Cicin-Sain M."}}, {"contributor": {"ce:given-name": "Filip", "@seq": "1", "ce:initials": "F.", "ce:surname": "Hormot", "@role": "edit", "ce:indexed-name": "Hormot F."}}, {"contributor": {"ce:given-name": "Tihana Galinac", "@seq": "1", "ce:initials": "T.G.", "ce:surname": "Grbac", "@role": "edit", "ce:indexed-name": "Grbac T.G."}}, {"contributor": {"ce:given-name": "Boris", "@seq": "1", "ce:initials": "B.", "ce:surname": "Vrdoljak", "@role": "edit", "ce:indexed-name": "Vrdoljak B."}}, {"contributor": {"ce:given-name": "Edvard", "@seq": "1", "ce:initials": "E.", "ce:surname": "Tijan", "@role": "edit", "ce:indexed-name": "Tijan E."}}, {"contributor": {"ce:given-name": "Karolj", "@seq": "1", "ce:initials": "K.", "ce:surname": "Skala", "@role": "edit", "ce:indexed-name": "Skala K."}}, {"contributor": {"ce:given-name": "Slobodan", "@seq": "1", "ce:initials": "S.", "ce:surname": "Ribaric", "@role": "edit", "ce:indexed-name": "Ribaric S."}}, {"contributor": {"ce:given-name": "Stjepan", "@seq": "1", "ce:initials": "S.", "ce:surname": "Gros", "@role": "edit", "ce:indexed-name": "Gros S."}}, {"contributor": {"ce:given-name": "Vlado", "@seq": "1", "ce:initials": "V.", "ce:surname": "Sruk", "@role": "edit", "ce:indexed-name": "Sruk V."}}, {"contributor": {"ce:given-name": "Mladen", "@seq": "1", "ce:initials": "M.", "ce:surname": "Mauher", "@role": "edit", "ce:indexed-name": "Mauher M."}}, {"contributor": {"ce:given-name": "Petar", "@seq": "1", "ce:initials": "P.", "ce:degrees": "Prof.", "ce:surname": "Biljanovic", "@role": "edit", "ce:indexed-name": "Biljanovic P."}}, {"contributor": {"ce:given-name": "Marko", "@seq": "1", "ce:initials": "M.", "ce:surname": "Koricic", "@role": "edit", "ce:indexed-name": "Koricic M."}}], "publicationdate": {"month": "07", "year": "2017", "date-text": {"@xfab-added": "true", "$": "10 July 2017"}, "day": "10"}, "sourcetitle-abbrev": "Int. Conv. Inf. Commun. Technol., Electron. Microelectron., MIPRO - Proc.", "@country": "usa", "issuetitle": "2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings", "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7973413", "@srcid": "21100827397"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1710"}, {"$": "2208"}, {"$": "3105"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "722.4", "classification-description": "Digital Computers and Systems"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}, {"$": "PHYS"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "24", "@year": "2017", "@timestamp": "BST 05:18:13", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "617916048", "@idtype": "PUI"}, {"$": "667332444", "@idtype": "CAR-ID"}, {"$": "20173404067796", "@idtype": "CPX"}, {"$": "85027691153", "@idtype": "SCP"}, {"$": "85027691153", "@idtype": "SGR"}], "ce:doi": "10.23919/MIPRO.2017.7973413"}}, "tail": {"bibliography": {"@refcount": "19", "reference": [{"ref-fulltext": "E.V. Kal\u00e9, E. Solomonik, \"Sorting,\" in Encyclopedia of Parallel Computing, Springer Science+Business Media, 2011, pp. 1855-1862.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Sorting"}, "refd-itemidlist": {"itemid": {"$": "85027701439", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1855", "@last": "1862"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.V.", "@_fa": "true", "ce:surname": "Kal\u00e9", "ce:indexed-name": "Kale E.V."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Solomonik", "ce:indexed-name": "Solomonik E."}]}, "ref-sourcetitle": "Encyclopedia of Parallel Computing, Springer Science+Business Media"}}, {"ref-fulltext": "S.W. Aj-Haj Baddar, K.E. Batcher, Designing Sorting Networks. A New Paradigm., Springer, 2011.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm., Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "Z.K. Baker, V.K. Prasanna, \"An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems,\" in Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, USA, 2006.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-text": "Napa, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Annual IEEE Symposium on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "X. Wu, V. Kumar, J.R. Quinlan, et al., \"Top 10 algorithms in data mining,\" Knowledge and Information Systems, vol. 14, no. 1, pp. 1-37, 2014.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "Marcelino, R.; Neto, H.C.; Cardoso, J.M.P., \"A comparison of three representative hardware sorting units,\" in 35th Annual Conference of Industrial Electronics, 2009.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "A comparison of three representative hardware sorting units"}, "refd-itemidlist": {"itemid": {"$": "77951543319", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marcelino", "ce:indexed-name": "Marcelino R."}, {"@seq": "2", "ce:initials": "H.C.", "@_fa": "true", "ce:surname": "Neto", "ce:indexed-name": "Neto H.C."}, {"@seq": "3", "ce:initials": "J.M.P.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso J.M.P."}]}, "ref-sourcetitle": "35th Annual Conference of Industrial Electronics"}}, {"ref-fulltext": "Ren Chen, Viktor Prasanna, \"Accelerating Equi-Join on a CPUFPGA,\" Ming Hsieh Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, California, 2016.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Accelerating Equi-Join on a CPUFPGA"}, "refd-itemidlist": {"itemid": {"$": "85027677205", "@idtype": "SGR"}}, "ref-text": "California", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V."}]}, "ref-sourcetitle": "Ming Hsieh Department of Electrical Engineering-systems, University of Southern California, Los Angeles"}}, {"ref-fulltext": "J. Teubner, R. Muller, and G. Alonso, \"Frequent item computation on a chip,\" IEEE Trans. Knowl. Data Eng, vol. 238, pp. 1169-1181, 2011.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Frequent item computation on a chip"}, "refd-itemidlist": {"itemid": {"$": "79959537392", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "238"}, "pagerange": {"@first": "1169", "@last": "1181"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Muller", "ce:indexed-name": "Muller R."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "IEEE Trans. Knowl. Data Eng"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, A. Sudnitson, (2013), Implementation of Parallel Operations over Streams in Extensible Processing Platforms. Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on (pp. 852-855).", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Implementation of parallel operations over streams in extensible processing platforms"}, "refd-itemidlist": {"itemid": {"$": "84893202535", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "852", "@last": "855"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on"}}, {"ref-fulltext": "Sklyarov, V.; Rjabov, A.; Skliarova, I.; Sudnitson, A. (2016). High-performance Information Processing in Distributed Computing Systems. International Journal of Innovative Computing, Information and Control, 12 (1), 139160.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "High-performance information processing in distributed computing systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, A. Sudnitson, (2015). Zynqbased System for Extracting Sorted Subsets from Large Data Sets. Informacije MIDEM, 45(2), 142-152.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Zynqbased system for extracting sorted subsets from large data sets"}, "refd-itemidlist": {"itemid": {"$": "84936950558", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Informacije MIDEM"}}, {"ref-fulltext": "V. Sklyarov, A. Rjabov, I. Skliarova, A. Sudnitson, (2016). Highperformance Information Processing in Distributed Computing Systems. International Journal of Innovative Computing, Information and Control, 12 (1), 139160.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Highperformance Information Processing in Distributed Computing Systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "A. Rjabov, V. Sklyarov, I. Skliarova, A. Sudnitson, (2015). Processing Sorted Subsets in a Multi-level Reconfigurable Computing System. Elektronika ir Elektrotechnika, 21(2), 30-33.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Processing sorted subsets in a multi-level reconfigurable computing system"}, "refd-itemidlist": {"itemid": {"$": "84928680168", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "30", "@last": "33"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektronika Ir Elektrotechnika"}}, {"ref-fulltext": "S.N. Salloum, D.H. Wang, \"Fault tolerance analysis of odd-even transposition sorting networks with single pass and multiple passes,\" in IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2003.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Fault tolerance analysis of odd-even transposition sorting networks with single pass and multiple passes"}, "refd-itemidlist": {"itemid": {"$": "0142137800", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.N.", "@_fa": "true", "ce:surname": "Salloum", "ce:indexed-name": "Salloum S.N."}, {"@seq": "2", "ce:initials": "D.H.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang D.H."}]}, "ref-sourcetitle": "IEEE Pacific Rim Conference on Communications, Computers and Signal Processing"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova,. (2014); High-performance implementation of regular and easily scalable sorting networks on an FPGA, Microprocessors and Microsystems, 38(5): 470-484.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "High-performance implementation of regular and easily scalable sorting networks on an FPGA, microprocessors and microsystems"}}, {"ref-fulltext": "Xilinx, Inc., 7 Series FPGAs Memory Resourcesv1.12, https://www.xilinx.com/support/documentation/user-guides/ug47 3-7Series-Memory-Resources.pdf, 2016", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug473-7Series_Memory_Resources.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85027705098", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., 7 Series FPGAs Memory Resourcesv1.12"}}, {"ref-fulltext": "Xilinx, Inc., AXI Central Direct Memory Access v4.1, http://www.xilinx.com/support/documentation/ipdocumentation/a xicdma/v41/pg034-axi-cdma.pdf, 2015.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ipdocumentation/axicdma/v41/pg034-axi-cdma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85027700315", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., AXI Central Direct Memory Access v4.1"}}, {"ref-fulltext": "Xilinx, Inc., LogiCORE IP AXI Bridge for PCI Express v1.06, http://www.xilinx.com/support/documentation/ipdocumentation/a xipcie/v25/pg055-axi-bridgepcie.pdf, 2012.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ipdocumentation/axipcie/v25/pg055-axi-bridgepcie.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85027709110", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., LogiCORE IP AXI Bridge for PCI Express v1.06"}}, {"ref-fulltext": "J. Corbet, A. Rubini, G. Kroah-Hartman, Linux Device Drivers, http://lwn.net/Kernel", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://lwn.net/Kernel", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "0004287409", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Corbet", "ce:indexed-name": "Corbet J."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rubini", "ce:indexed-name": "Rubini A."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Kroah-Hartman", "ce:indexed-name": "Kroah-Hartman G."}]}, "ref-sourcetitle": "Linux Device Drivers"}}, {"ref-fulltext": "Xilinx, Inc., VC707 evaluation board for the Virtex-7 FPGA user guide. http://www.xilinx.com/support/documentation/boards-and-kits/vc 707/ug885-VC707-Eval-Bd.pdf, 2016 (accessed 08.06.2016).", "@id": "19", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf,2016(accessed08.06.2016)", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85027695753", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., VC707 evaluation board for the Virtex-7 FPGA user guide"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-85027691153", "dc:description": "\u00a9 2017 Croatian Society MIPRO.Data sorting and frequent item computation are important tasks in data processing. The paper suggests an architecture for parallel data sorting with simultaneous counting of every item frequency. The architecture is designed for streaming data and incorporates data sorting in hardware, merging of preliminary sorted blocks with compressing of repeated items with calculating of repetitions in hardware, and merging large subsets received from the hardware in general-purpose software. Hardware merge components of this architecture count and compress repeated items in sorted subsets in order to reduce merging time and prepare the data for frequent item computation. The results of experiments clearly demonstrate advantages of the proposed architectures.", "prism:coverDate": "2017-07-10", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85027691153", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85027691153"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85027691153&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85027691153&origin=inward"}], "prism:isbn": "9789532330922", "prism:publicationName": "2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings", "source-id": "21100827397", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "176-181", "dc:title": "RAM-based mergers for data sort and frequent item computation", "prism:endingPage": "181", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.23919/MIPRO.2017.7973413", "prism:startingPage": "176", "article-number": "7973413", "dc:identifier": "SCOPUS_ID:85027691153", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "General purpose software", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing systems", "@weight": "b", "@candidate": "n"}, {"$": "Parallel data", "@weight": "b", "@candidate": "n"}, {"$": "Parallel sorting", "@weight": "b", "@candidate": "n"}, {"$": "Proposed architectures", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "b", "@candidate": "n"}, {"$": "Sorting network", "@weight": "b", "@candidate": "n"}, {"$": "Streaming data", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "High-performance computing systems"}, {"@_fa": "true", "$": "Information processing"}, {"@_fa": "true", "$": "Parallel sorting"}, {"@_fa": "true", "$": "Partial sorting"}, {"@_fa": "true", "$": "reconfigurable computing"}, {"@_fa": "true", "$": "Sorting networks"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Instrumentation", "@code": "3105", "@abbrev": "PHYS"}]}, "authors": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}