{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712154699335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154699335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:31:39 2024 " "Processing started: Wed Apr 03 09:31:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154699335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154699335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OU_bonus -c OU_bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off OU_bonus -c OU_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154699335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712154700356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712154700356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ou_bonus.v 1 1 " "Found 1 design units, including 1 entities, in source file ou_bonus.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU_bonus " "Found entity 1: OU_bonus" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "output_files/OnOffToggle.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fivehzclockonoff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fivehzclockonoff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveHzClockOnOff " "Found entity 1: FiveHzClockOnOff" {  } { { "output_files/FiveHzClockOnOff.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "one ONE OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"one\" differs only in case from object \"ONE\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712154709366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ten TEN OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"ten\" differs only in case from object \"TEN\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712154709382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/ou8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/ou8.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU8 " "Found entity 1: OU8" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXn " "Found entity 1: divideXn" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fivehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveHzClock " "Found entity 1: FiveHzClock" {  } { { "FiveHzClock.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter8Bit " "Found entity 1: Counter8Bit" {  } { { "Counter8Bit.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/Counter8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154709397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OU_bonus " "Elaborating entity \"OU_bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712154709617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveHzClockOnOff FiveHzClockOnOff:FiveHzClockOnOff_inst " "Elaborating entity \"FiveHzClockOnOff\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\"" {  } { { "OU_bonus.v" "FiveHzClockOnOff_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveHzClock FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock " "Elaborating entity \"FiveHzClock\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\"" {  } { { "output_files/FiveHzClockOnOff.v" "five_hz_clock" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXn FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10 " "Elaborating entity \"divideXn\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\"" {  } { { "FiveHzClock.v" "div10" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divideXn.v(12) " "Verilog HDL assignment warning at divideXn.v(12): truncated value with size 32 to match size of target (4)" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 "|OU_bonus|FiveHzClock:FiveHzClock_inst|divideXn:div10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXn FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L " "Elaborating entity \"divideXn\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\"" {  } { { "FiveHzClock.v" "div1000L" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divideXn.v(12) " "Verilog HDL assignment warning at divideXn.v(12): truncated value with size 32 to match size of target (10)" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 "|OU_bonus|FiveHzClock:FiveHzClock_inst|divideXn:div1000L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle " "Elaborating entity \"OnOffToggle\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle\"" {  } { { "output_files/FiveHzClockOnOff.v" "on_off_toggle" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8Bit Counter8Bit:Counter8Bit_inst " "Elaborating entity \"Counter8Bit\" for hierarchy \"Counter8Bit:Counter8Bit_inst\"" {  } { { "OU_bonus.v" "Counter8Bit_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter8Bit.v(10) " "Verilog HDL assignment warning at Counter8Bit.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Counter8Bit.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/Counter8Bit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154709821 "|OU_bonus|Counter8Bit:Counter8Bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OU8 OU8:OU8_inst " "Elaborating entity \"OU8\" for hierarchy \"OU8:OU8_inst\"" {  } { { "OU_bonus.v" "OU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/twoctosign.v 1 1 " "Using design file /mycse2441labs/term_project/ou/twoctosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TwoCToSign " "Found entity 1: TwoCToSign" {  } { { "twoctosign.v" "" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoCToSign OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst " "Elaborating entity \"TwoCToSign\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\"" {  } { { "../OU/OU8.v" "TwoCToSign_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/halfadder.v 1 1 " "Using design file /mycse2441labs/term_project/ou/halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "d:/mycse2441labs/term_project/ou/halfadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twoctosign.v" "twosFor\[0\].halfADDER_inst1" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/binary2bcd.v 1 1 " "Using design file /mycse2441labs/term_project/ou/binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OU8:OU8_inst\|binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\"" {  } { { "../OU/OU8.v" "binary2bcd_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/add3.v 1 1 " "Using design file /mycse2441labs/term_project/ou/add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "d:/mycse2441labs/term_project/ou/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/four2seven.v 1 1 " "Using design file /mycse2441labs/term_project/ou/four2seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four2seven " "Found entity 1: four2seven" {  } { { "four2seven.v" "" { Text "d:/mycse2441labs/term_project/ou/four2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2seven OU8:OU8_inst\|four2seven:ONE " "Elaborating entity \"four2seven\" for hierarchy \"OU8:OU8_inst\|four2seven:ONE\"" {  } { { "../OU/OU8.v" "ONE" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/displaynegative.v 1 1 " "Using design file /mycse2441labs/term_project/ou/displaynegative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displayNegative " "Found entity 1: displayNegative" {  } { { "displaynegative.v" "" { Text "d:/mycse2441labs/term_project/ou/displaynegative.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154709947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154709947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNegative OU8:OU8_inst\|displayNegative:displayNegative_inst " "Elaborating entity \"displayNegative\" for hierarchy \"OU8:OU8_inst\|displayNegative:displayNegative_inst\"" {  } { { "../OU/OU8.v" "displayNegative_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154709947 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[3\] " "Net \"OU8:OU8_inst\|hun\[3\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[3\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712154710266 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[2\] " "Net \"OU8:OU8_inst\|hun\[2\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[2\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712154710266 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712154710266 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "COUNT div1000H 4 10 " "Port \"COUNT\" on the entity instantiation of \"div1000H\" is connected to a signal of width 4. The formal width of the signal in the module is 10.  The extra bits will be left dangling without any fan-out logic." {  } { { "FiveHzClock.v" "div1000H" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 31 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712154710266 "|OU_bonus|FiveHzClockOnOff:FiveHzClockOnOff_inst|FiveHzClock:five_hz_clock|divideXn:div1000H"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "COUNT div1000L 4 10 " "Port \"COUNT\" on the entity instantiation of \"div1000L\" is connected to a signal of width 4. The formal width of the signal in the module is 10.  The extra bits will be left dangling without any fan-out logic." {  } { { "FiveHzClock.v" "div1000L" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 23 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712154710266 "|OU_bonus|FiveHzClockOnOff:FiveHzClockOnOff_inst|FiveHzClock:five_hz_clock|divideXn:div1000L"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712154711554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154711679 "|OU_bonus|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712154711679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712154711749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154712386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712154713582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154713582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712154714557 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712154714557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712154714557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712154714557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154715138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:31:55 2024 " "Processing ended: Wed Apr 03 09:31:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154715138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154715138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154715138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154715138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712154716884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154716900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:31:56 2024 " "Processing started: Wed Apr 03 09:31:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154716900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712154716900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OU_bonus -c OU_bonus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OU_bonus -c OU_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712154716900 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712154717025 ""}
{ "Info" "0" "" "Project  = OU_bonus" {  } {  } 0 0 "Project  = OU_bonus" 0 0 "Fitter" 0 0 1712154717025 ""}
{ "Info" "0" "" "Revision = OU_bonus" {  } {  } 0 0 "Revision = OU_bonus" 0 0 "Fitter" 0 0 1712154717025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712154717387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712154717402 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OU_bonus 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"OU_bonus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712154717402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712154717449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712154717449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712154717762 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712154717763 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712154717904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712154717904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712154717920 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712154717920 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712154717936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712154717936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712154717936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712154717936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712154717936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OU_bonus.sdc " "Synopsys Design Constraints File file not found: 'OU_bonus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712154718595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712154718595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712154718595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712154718595 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712154718595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718626 ""}  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "Automatically promoted node FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718626 ""}  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "Automatically promoted node FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718626 ""}  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "Automatically promoted node FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718626 ""}  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "Automatically promoted node FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718626 ""}  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "Automatically promoted node FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718642 ""}  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle\|OUT  " "Automatically promoted node FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712154718642 ""}  } { { "output_files/OnOffToggle.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OnOffToggle.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712154718642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712154719366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712154719380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712154719396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712154719396 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712154719474 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712154719569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712154721344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712154721438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712154721470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712154724939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712154724939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712154725614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/OU_bonus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712154727111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712154727111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712154727817 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712154727817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712154727817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712154728366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712154728366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712154728665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712154728665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712154729104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712154729694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.fit.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712154730470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5645 " "Peak virtual memory: 5645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154734373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:32:14 2024 " "Processing ended: Wed Apr 03 09:32:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154734373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154734373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154734373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712154734373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712154735898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154735912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:32:15 2024 " "Processing started: Wed Apr 03 09:32:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154735912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712154735912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OU_bonus -c OU_bonus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OU_bonus -c OU_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712154735912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712154736509 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712154738310 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712154738545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154750548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:32:30 2024 " "Processing ended: Wed Apr 03 09:32:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154750548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154750548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154750548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712154750548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712154751491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712154752245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154752245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:32:31 2024 " "Processing started: Wed Apr 03 09:32:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154752245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712154752245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OU_bonus -c OU_bonus " "Command: quartus_sta OU_bonus -c OU_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712154752245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712154752401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712154752809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712154752809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154752857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154752857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OU_bonus.sdc " "Synopsys Design Constraints File file not found: 'OU_bonus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712154753536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154753536 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " "create_clock -period 1.000 -name FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch switch " "create_clock -period 1.000 -name switch switch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " "create_clock -period 1.000 -name FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712154753536 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712154753536 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712154753549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712154753549 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712154753564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712154753721 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712154753800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712154753800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.298 " "Worst-case setup slack is -2.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.298             -20.814 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -2.298             -20.814 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272             -20.585 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -2.272             -20.585 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245             -20.545 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -2.245             -20.545 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160             -20.129 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -2.160             -20.129 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.185              -6.054 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "   -1.185              -6.054 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.705 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "   -0.234              -0.705 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.681 clock  " "   -0.212              -0.681 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 switch  " "    0.298               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154753879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154753879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock  " "    0.340               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "    0.347               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "    0.363               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 switch  " "    0.393               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "    1.002               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "    1.005               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "    1.010               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "    1.013               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154754004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154754146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154754240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.015 clock  " "   -3.000             -10.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 switch  " "   -3.000              -4.403 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "   -1.403             -11.224 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "   -1.403              -7.015 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154754318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154754318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712154754413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712154754437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712154754899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712154755602 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712154755703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.007 " "Worst-case setup slack is -2.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007             -17.982 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -2.007             -17.982 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977             -17.973 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -1.977             -17.973 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968             -17.677 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -1.968             -17.677 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924             -17.576 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -1.924             -17.576 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -4.852 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "   -0.977              -4.852 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.289 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "   -0.122              -0.289 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.272 clock  " "   -0.107              -0.272 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 switch  " "    0.361               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154755766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clock  " "    0.305               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "    0.311               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "    0.328               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 switch  " "    0.354               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "    0.926               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "    0.928               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "    0.935               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "    0.937               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154755844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154755844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154755922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154756001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.015 clock  " "   -3.000             -10.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 switch  " "   -3.000              -4.403 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -1.403             -15.433 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -1.403             -15.433 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "   -1.403             -11.224 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "   -1.403              -7.015 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154756111 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712154756252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712154756770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712154756770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.376 " "Worst-case setup slack is -0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -2.251 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -0.376              -2.251 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -2.362 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -0.351              -2.362 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -2.014 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -0.334              -2.014 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -2.099 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -0.315              -2.099 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "    0.129               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "    0.471               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 clock  " "    0.480               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 switch  " "    0.693               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154756839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock  " "    0.146               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "    0.152               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "    0.156               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 switch  " "    0.169               0.000 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "    0.383               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "    0.383               0.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "    0.388               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "    0.389               0.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154756916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154756916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154757010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712154757105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.275 clock  " "   -3.000              -8.275 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.094 switch  " "   -3.000              -4.094 switch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT  " "   -1.000             -11.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT  " "   -1.000             -11.000 FiveHzClock:FiveHzClock_inst\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT  " "   -1.000             -11.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT  " "   -1.000             -11.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT  " "   -1.000              -8.000 FiveHzClock:FiveHzClock_inst\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT  " "   -1.000              -5.000 FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712154757199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712154757199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712154758831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712154758831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154760620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:32:40 2024 " "Processing ended: Wed Apr 03 09:32:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154760620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154760620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154760620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712154760620 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712154762426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712154844172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154844172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:34:04 2024 " "Processing started: Wed Apr 03 09:34:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154844172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1712154844172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp OU_bonus -c OU_bonus --netlist_type=sgate " "Command: quartus_npp OU_bonus -c OU_bonus --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1712154844172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1712154844455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154844595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:34:04 2024 " "Processing ended: Wed Apr 03 09:34:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154844595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154844595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154844595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1712154844595 ""}
