digraph logic42B875203DCA55A0 {
graph [label="logic42B875203DCA55A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic42B875203DCA55A0_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic42B875203DCA55A0_M_AXI_RVALID [label="M_AXI_RVALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic42B875203DCA55A0_M_AXI_RVALID_I [label="M_AXI_RVALID_I", shape=house, color="#e4f1b2"];
}
N_186CA120 [label="N_186CA120\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RVALID_I ]\n\n#0:1\n", color="#bbebff"];
logic42B875203DCA55A0_cmd_valid -> N_186CA120 [label="1", taillabel=<cmd_valid>, headlabel=<B>, headlabel=<#0:1>];
logic42B875203DCA55A0_M_AXI_RVALID -> N_186CA120 [label="1", taillabel=<M_AXI_RVALID>, headlabel=<A>, headlabel=<#0:1>];
N_186CA120 -> logic42B875203DCA55A0_M_AXI_RVALID_I [label="1", taillabel=<out[M_AXI_RVALID_I]>, headlabel=<M_AXI_RVALID_I>, headlabel=<#0:1>];
}
