#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Sep 11 23:38:35 2015
# Process ID: 14845
# Log file: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/vivado.log
# Journal file: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/vivado.jou
#-----------------------------------------------------------
source scripts/impl_batch.tcl
# source scripts/project.tcl
## set project_name "zc702"
## set project_dir "project"
## set ip_dir "srcs/ip"
## set hdl_dir "srcs/hdl"
## set constrs_dir "constrs"
## set scripts_dir "scripts"
## set bd_name "system_top"
## set part "xc7z020clg484-1"
## set board "xilinx.com:zynq:zc702:1.0"
## set ip_zip "srcs/ip/xilinx_com_hls_image_filter_1_0.zip"
## create_project $project_name $project_dir -part $part -force
## set_property board $board [current_project]
WARNING: [Common 17-599] Property 'board' is deprecated for object type 'project'. Use 'board_part'.
INFO: [Board 49-70] Updating board vlnv to compatible board_part vlnv
## set_property ip_repo_paths $ip_dir [current_fileset]
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1' will take precedence over the same IP in location /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
## update_ip_catalog -add_ip $ip_zip -repo_path $ip_dir
INFO: [IP_Flow 19-949] Unzipped 'srcs/ip/xilinx_com_hls_image_filter_1_0.zip' into repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_3' will take precedence over the same IP in locations: 
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
## create_bd_design $bd_name
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## source $scripts_dir/build_bd_design.tcl
### set scripts_vivado_version 2015.2
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
### 
###    return 1
### }
### set design_name system_top
### if { [get_projects -quiet] eq "" } {
###    puts "ERROR: Please open or create a project!"
###    return 1
### }
### set errMsg ""
### set nRet 0
### set cur_design [current_bd_design -quiet]
### if { ${design_name} ne "" && ${cur_design} eq ${design_name} } {
###    # Checks if design is empty or not
###    set list_cells [get_bd_cells -quiet]
### 
###    if { $list_cells ne "" } {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 1
###    } else {
###       puts "INFO: Constructing design in IPI design <$design_name>..."
###    }
### } else {
### 
###    if { [get_files -quiet ${design_name}.bd] eq "" } {
###       puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
### 
###       create_bd_design $design_name
### 
###       puts "INFO: Making design <$design_name> as current_bd_design."
###       current_bd_design $design_name
### 
###    } else {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 3
###    }
### 
### }
INFO: Constructing design in IPI design <system_top>...
### puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "system_top".
### if { $nRet != 0 } {
###    puts $errMsg
###    return $nRet
### }
### proc create_hier_cell_filter_rst_1 { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_filter_rst_1() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir I -from 0 -to 0 In0
###   create_bd_pin -dir I -from 0 -to 0 In1
###   create_bd_pin -dir O -from 0 -to 0 Q
### 
###   # Create instance: filter_util_flipflop, and set properties
###   set filter_util_flipflop [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 filter_util_flipflop ]
###   set_property -dict [ list CONFIG.C_SET_RST_HIGH {0} CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_RST {0} CONFIG.C_USE_SET {0}  ] $filter_util_flipflop
### 
###   # Create instance: filter_util_reduced_logic, and set properties
###   set filter_util_reduced_logic [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 filter_util_reduced_logic ]
###   set_property -dict [ list CONFIG.C_SIZE {2}  ] $filter_util_reduced_logic
### 
###   # Create instance: filter_xlconcat, and set properties
###   set filter_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 filter_xlconcat ]
###   set_property -dict [ list CONFIG.NUM_PORTS {2}  ] $filter_xlconcat
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create port connections
###   connect_bd_net -net clk_1 [get_bd_pins Clk] [get_bd_pins filter_util_flipflop/Clk]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins Q] [get_bd_pins filter_util_flipflop/Q]
###   connect_bd_net -net filter_util_reduced_logic_res [get_bd_pins filter_util_flipflop/D] [get_bd_pins filter_util_reduced_logic/Res]
###   connect_bd_net -net filter_xlconcat_dout [get_bd_pins filter_util_reduced_logic/Op1] [get_bd_pins filter_xlconcat/dout]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins filter_xlconcat/In0]
###   connect_bd_net -net in1_1 [get_bd_pins In1] [get_bd_pins filter_xlconcat/In1]
###   connect_bd_net -net logic_one_const [get_bd_pins filter_util_flipflop/CE] [get_bd_pins filter_util_flipflop/Rst] [get_bd_pins filter_util_flipflop/Set] [get_bd_pins logic_one/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_vid_in_rst_1 { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_vid_in_rst_1() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir I -from 0 -to 0 In0
###   create_bd_pin -dir I In1
###   create_bd_pin -dir I -from 0 -to 0 In2
###   create_bd_pin -dir O -from 0 -to 0 Q
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create instance: tpg_util_flipflop_1, and set properties
###   set tpg_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 tpg_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SET_RST_HIGH {0} CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_RST {0} CONFIG.C_USE_SET {0}  ] $tpg_util_flipflop_1
### 
###   # Create instance: util_reduced_logic_1, and set properties
###   set util_reduced_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 util_reduced_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {3}  ] $util_reduced_logic_1
### 
###   # Create instance: xlconcat_2, and set properties
###   set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_2 ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $xlconcat_2
### 
###   # Create port connections
###   connect_bd_net -net clk_2 [get_bd_pins Clk] [get_bd_pins tpg_util_flipflop_1/Clk]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins xlconcat_2/In0]
###   connect_bd_net -net in2_1 [get_bd_pins In2] [get_bd_pins xlconcat_2/In2]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins Q] [get_bd_pins tpg_util_flipflop_1/Q]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins In1] [get_bd_pins xlconcat_2/In1]
###   connect_bd_net -net util_reduced_logic_1_res [get_bd_pins tpg_util_flipflop_1/D] [get_bd_pins util_reduced_logic_1/Res]
###   connect_bd_net -net xlconcat_2_dout [get_bd_pins util_reduced_logic_1/Op1] [get_bd_pins xlconcat_2/dout]
###   connect_bd_net -net xlconstant_1_const [get_bd_pins logic_one/const] [get_bd_pins tpg_util_flipflop_1/CE] [get_bd_pins tpg_util_flipflop_1/Rst] [get_bd_pins tpg_util_flipflop_1/Set]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Processing { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Processing() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_ENGINE_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_VDMA_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir O filter_int
###   create_bd_pin -dir I -from 0 -to 0 filter_rst
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir I -from 5 -to 0 mm2s_frame_ptr_in
###   create_bd_pin -dir O -type intr mm2s_int
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir O -type intr s2mm_int
### 
###   # Create instance: FILTER_ENGINE, and set properties
###   set FILTER_ENGINE [ create_bd_cell -type ip -vlnv xilinx.com:hls:image_filter:1.0 FILTER_ENGINE ]
### 
###   # Create instance: FILTER_VDMA, and set properties
###   set FILTER_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 FILTER_VDMA ]
###   set_property -dict [ list CONFIG.c_enable_debug_info_15 {1} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_mm2s_genlock_mode {1} CONFIG.c_mm2s_linebuffer_depth {4096} CONFIG.c_mm2s_max_burst_length {16} CONFIG.c_s2mm_genlock_mode {1} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_s2mm_max_burst_length {16} CONFIG.c_use_mm2s_fsync {1} CONFIG.c_use_s2mm_fsync {1}  ] $FILTER_VDMA
### 
###   # Create instance: filter_rst
###   create_hier_cell_filter_rst_1 $hier_obj filter_rst
### 
###   # Create instance: zero_tdest, and set properties
###   set zero_tdest [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_tdest ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {1}  ] $zero_tdest
### 
###   # Create instance: zero_tstrb, and set properties
###   set zero_tstrb [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_tstrb ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {4}  ] $zero_tstrb
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins FILTER_ENGINE_CTRL] [get_bd_intf_pins FILTER_ENGINE/S_AXI_CONTROL_BUS]
###   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins FILTER_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins FILTER_VDMA/M_AXI_MM2S]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins FILTER_VDMA_CTRL] [get_bd_intf_pins FILTER_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net filter_engine_output_stream [get_bd_intf_pins FILTER_ENGINE/OUTPUT_STREAM] [get_bd_intf_pins FILTER_VDMA/S_AXIS_S2MM]
###   connect_bd_intf_net -intf_net filter_vdma_m_axis_mm2s [get_bd_intf_pins FILTER_ENGINE/INPUT_STREAM] [get_bd_intf_pins FILTER_VDMA/M_AXIS_MM2S]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins FILTER_VDMA/mm2s_fsync] [get_bd_pins FILTER_VDMA/s2mm_fsync]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins mm2s_int] [get_bd_pins FILTER_VDMA/mm2s_introut]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins FILTER_VDMA/s2mm_introut]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins FILTER_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins FILTER_ENGINE/aclk] [get_bd_pins FILTER_VDMA/m_axi_mm2s_aclk] [get_bd_pins FILTER_VDMA/m_axi_s2mm_aclk] [get_bd_pins FILTER_VDMA/m_axis_mm2s_aclk] [get_bd_pins FILTER_VDMA/s_axis_s2mm_aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins FILTER_VDMA/s_axi_lite_aclk] [get_bd_pins filter_rst/Clk]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins FILTER_ENGINE/interrupt]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins FILTER_ENGINE/aresetn] [get_bd_pins filter_rst/Q]
###   connect_bd_net -net in0_1 [get_bd_pins filter_rst] [get_bd_pins filter_rst/In0]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins FILTER_VDMA/axi_resetn] [get_bd_pins filter_rst/In1]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins mm2s_frame_ptr_in] [get_bd_pins FILTER_VDMA/mm2s_frame_ptr_in]
###   connect_bd_net -net zero_tdest_const [get_bd_pins FILTER_ENGINE/INPUT_STREAM_TDEST] [get_bd_pins zero_tdest/const]
###   connect_bd_net -net zero_tstrb_const [get_bd_pins FILTER_ENGINE/INPUT_STREAM_TSTRB] [get_bd_pins zero_tstrb/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Display { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Display() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 LOGICVC_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir O hdmio_clk
###   create_bd_pin -dir O -from 15 -to 0 hdmio_data
###   create_bd_pin -dir O hdmio_de
###   create_bd_pin -dir O hdmio_hsync
###   create_bd_pin -dir O hdmio_vsync
###   create_bd_pin -dir O -type intr logicvc_int
###   create_bd_pin -dir I -from 0 -to 0 logicvc_rst
###   create_bd_pin -dir O -from 5 -to 0 mm2s_frame_ptr_out
###   create_bd_pin -dir I video_clk
### 
###   # Create instance: LOGICVC_0, and set properties
###   set LOGICVC_0 [ create_bd_cell -type ip -vlnv xylon:logicbricks:logicvc:3.01.a LOGICVC_0 ]
###   set_property -dict [ list CONFIG.C_BUFFER_0_OFFSET {1080} CONFIG.C_BUFFER_1_OFFSET {1080} CONFIG.C_DISPLAY_COLOR_SPACE {1} CONFIG.C_DISPLAY_INTERFACE {0} CONFIG.C_INCREASE_FIFO {4} CONFIG.C_LAYER_1_DATA_WIDTH {24} CONFIG.C_LAYER_1_OFFSET {1620} CONFIG.C_LAYER_2_DATA_WIDTH {24} CONFIG.C_M_AXI_DATA_WIDTH {64} CONFIG.C_NUM_OF_LAYERS {3} CONFIG.C_ROW_STRIDE {2048} CONFIG.C_USE_BACKGROUND {1} CONFIG.C_USE_XTREME_DSP {1} CONFIG.C_VMEM_BASEADDR {0x30000000} CONFIG.C_VMEM_HIGHADDR {0x37ffffff}  ] $LOGICVC_0
### 
###   # Create instance: binary_to_grey_1, and set properties
###   set binary_to_grey_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:binary_to_grey:1.0 binary_to_grey_1 ]
### 
###   # Create instance: vbuff, and set properties
###   set vbuff [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 vbuff ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $vbuff
### 
###   # Create instance: xlslice_1, and set properties
###   set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
###   set_property -dict [ list CONFIG.DIN_FROM {3} CONFIG.DIN_TO {2} CONFIG.DIN_WIDTH {6}  ] $xlslice_1
### 
###   # Create instance: zero_1bit, and set properties
###   set zero_1bit [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_1bit ]
### 
###   # Create instance: zero_d_pix_i, and set properties
###   set zero_d_pix_i [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_d_pix_i ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {16}  ] $zero_d_pix_i
### 
###   # Create instance: zero_gpi, and set properties
###   set zero_gpi [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_gpi ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {5}  ] $zero_gpi
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins LOGICVC_CTRL] [get_bd_intf_pins LOGICVC_0/s_axi]
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins LOGICVC_0/m_axi]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins vbuff/In0] [get_bd_pins vbuff/In1] [get_bd_pins vbuff/In2]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins mm2s_frame_ptr_out] [get_bd_pins binary_to_grey_1/grey]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins LOGICVC_0/M_AXI_ACLK]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins LOGICVC_0/S_AXI_ACLK]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_pins hdmio_de] [get_bd_pins LOGICVC_0/blank_o]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_pins hdmio_data] [get_bd_pins LOGICVC_0/d_pix_o]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_pins hdmio_hsync] [get_bd_pins LOGICVC_0/hsync_o]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins LOGICVC_0/interrupt]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_pins hdmio_clk] [get_bd_pins LOGICVC_0/pix_clk_o]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_pins hdmio_vsync] [get_bd_pins LOGICVC_0/vsync_o]
###   connect_bd_net -net logicvc_2_e_next_vbuff [get_bd_pins LOGICVC_0/e_curr_vbuff] [get_bd_pins LOGICVC_0/e_next_vbuff] [get_bd_pins xlslice_1/Din]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins logicvc_rst] [get_bd_pins LOGICVC_0/rst]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins LOGICVC_0/M_AXI_ARESETN] [get_bd_pins LOGICVC_0/S_AXI_ARESETN]
###   connect_bd_net -net vbuff_dout [get_bd_pins LOGICVC_0/e_sw_vbuff] [get_bd_pins vbuff/dout]
###   connect_bd_net -net video_clk_1 [get_bd_pins video_clk] [get_bd_pins LOGICVC_0/vclk]
###   connect_bd_net -net xlslice_1_dout [get_bd_pins binary_to_grey_1/binary] [get_bd_pins xlslice_1/Dout]
###   connect_bd_net -net zero_1bit_const [get_bd_pins LOGICVC_0/blank_i] [get_bd_pins LOGICVC_0/hsync_i] [get_bd_pins LOGICVC_0/pix_clk_i] [get_bd_pins LOGICVC_0/pix_clk_n_i] [get_bd_pins LOGICVC_0/vsync_i] [get_bd_pins zero_1bit/const]
###   connect_bd_net -net zero_d_pix_i_const [get_bd_pins LOGICVC_0/d_pix_i] [get_bd_pins zero_d_pix_i/const]
###   connect_bd_net -net zero_gpi_const [get_bd_pins LOGICVC_0/gpi] [get_bd_pins zero_gpi/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Capture { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Capture() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 CRESAMPLE_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_VDMA_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 VTC_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 YUV2RGB_CTRL
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir I hdmii_clk
###   create_bd_pin -dir I -from 15 -to 0 hdmii_data
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir O -from 5 -to 0 s2mm_frame_ptr_out
###   create_bd_pin -dir O s2mm_fsync_out
###   create_bd_pin -dir O -type intr s2mm_int
###   create_bd_pin -dir I -from 0 -to 0 -type rst vid_in_rst
###   create_bd_pin -dir I -from 0 -to 0 vid_in_rst2
###   create_bd_pin -dir I video_clk
###   create_bd_pin -dir I -from 0 -to 0 video_sel
### 
###   # Create instance: CRESAMPLE_0, and set properties
###   set CRESAMPLE_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_cresample:4.0 CRESAMPLE_0 ]
###   set_property -dict [ list CONFIG.convert_type {2} CONFIG.has_axi4_lite {true}  ] $CRESAMPLE_0
### 
###   # Create instance: HDMI_IN, and set properties
###   set HDMI_IN [ create_bd_cell -type ip -vlnv avnet.com:FMC_IMAGEON:fmc_imageon_hdmi_in:2.01.a HDMI_IN ]
### 
###   # Create instance: TPG_0, and set properties
###   set TPG_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:6.0 TPG_0 ]
###   set_property -dict [ list CONFIG.pattern_control {10}  ] $TPG_0
### 
###   # Create instance: TPG_VDMA, and set properties
###   set TPG_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 TPG_VDMA ]
###   set_property -dict [ list CONFIG.c_enable_debug_info_8 {1} CONFIG.c_enable_debug_info_11 {1} CONFIG.c_enable_debug_info_14 {0} CONFIG.c_enable_debug_info_15 {1} CONFIG.c_include_mm2s {0} CONFIG.c_include_mm2s_dre {0} CONFIG.c_include_s2mm_dre {1} CONFIG.c_include_s2mm_sf {0} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_s2mm_genlock_mode {3} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_s2mm_max_burst_length {16} CONFIG.c_s2mm_sof_enable {1}  ] $TPG_VDMA
### 
###   # Create instance: VIDEO_MUX_0, and set properties
###   set VIDEO_MUX_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:vsrc_sel:1.0 VIDEO_MUX_0 ]
###   set_property -dict [ list CONFIG.C_NUM_CHANNELS {1}  ] $VIDEO_MUX_0
### 
###   # Create instance: VID_IN_AXI4S, and set properties
###   set VID_IN_AXI4S [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:3.0 VID_IN_AXI4S ]
###   set_property -dict [ list CONFIG.C_M_AXIS_VIDEO_FORMAT {0}  ] $VID_IN_AXI4S
### 
###   # Create instance: VTC_0, and set properties
###   set VTC_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 VTC_0 ]
###   set_property -dict [ list CONFIG.VIDEO_MODE {1080p} CONFIG.enable_detection {true} CONFIG.horizontal_sync_detection {false} CONFIG.vertical_blank_generation {true} CONFIG.vertical_sync_detection {false}  ] $VTC_0
### 
###   # Create instance: YUV2RGB_0, and set properties
###   set YUV2RGB_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_ycrcb2rgb:7.1 YUV2RGB_0 ]
###   set_property -dict [ list CONFIG.HAS_AXI4_LITE {true} CONFIG.HAS_INTC_IF {false} CONFIG.Standard_Sel {HD_ITU_709__1250_PAL}  ] $YUV2RGB_0
### 
###   # Create instance: axis_subset_converter_1, and set properties
###   set axis_subset_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_1 ]
###   set_property -dict [ list CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {8'b11111111,tdata[23:16],tdata[7:0],tdata[15:8]}  ] $axis_subset_converter_1
### 
###   # Create instance: vid_in_rst
###   create_hier_cell_vid_in_rst_1 $hier_obj vid_in_rst
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins VTC_CTRL] [get_bd_intf_pins VTC_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins TPG_VDMA_CTRL] [get_bd_intf_pins TPG_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins CRESAMPLE_CTRL] [get_bd_intf_pins CRESAMPLE_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins YUV2RGB_CTRL] [get_bd_intf_pins YUV2RGB_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins TPG_CTRL] [get_bd_intf_pins TPG_0/ctrl]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins TPG_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net axis_subset_converter_1_m_axis [get_bd_intf_pins TPG_VDMA/S_AXIS_S2MM] [get_bd_intf_pins axis_subset_converter_1/M_AXIS]
###   connect_bd_intf_net -intf_net v_cresample_1_video_out [get_bd_intf_pins CRESAMPLE_0/video_out] [get_bd_intf_pins YUV2RGB_0/video_in]
###   connect_bd_intf_net -intf_net v_tpg_1_video_out [get_bd_intf_pins CRESAMPLE_0/video_in] [get_bd_intf_pins TPG_0/video_out]
###   connect_bd_intf_net -intf_net v_vid_in_axi4s_1_video_out [get_bd_intf_pins TPG_0/video_in] [get_bd_intf_pins VID_IN_AXI4S/video_out]
###   connect_bd_intf_net -intf_net yuv2rgb_0_video_out [get_bd_intf_pins YUV2RGB_0/video_out] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins s2mm_fsync_out] [get_bd_pins TPG_VDMA/s2mm_fsync_out]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins TPG_VDMA/s2mm_introut]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_1 [get_bd_pins hdmii_clk] [get_bd_pins VIDEO_MUX_0/video_clk_2]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins CRESAMPLE_0/aclk] [get_bd_pins TPG_0/aclk] [get_bd_pins TPG_VDMA/m_axi_s2mm_aclk] [get_bd_pins TPG_VDMA/s_axis_s2mm_aclk] [get_bd_pins VID_IN_AXI4S/aclk] [get_bd_pins YUV2RGB_0/aclk] [get_bd_pins axis_subset_converter_1/aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins CRESAMPLE_0/s_axi_aclk] [get_bd_pins TPG_0/s_axi_aclk] [get_bd_pins TPG_VDMA/s_axi_lite_aclk] [get_bd_pins VTC_0/s_axi_aclk] [get_bd_pins YUV2RGB_0/s_axi_aclk] [get_bd_pins vid_in_rst/Clk]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_active_video_o [get_bd_pins HDMI_IN/video_de] [get_bd_pins VIDEO_MUX_0/de_2] [get_bd_pins VTC_0/active_video_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_hblank_o [get_bd_pins HDMI_IN/video_hblank] [get_bd_pins VIDEO_MUX_0/hsync_2] [get_bd_pins VTC_0/hblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_vblank_o [get_bd_pins HDMI_IN/video_vblank] [get_bd_pins VIDEO_MUX_0/vsync_2] [get_bd_pins VTC_0/vblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_video_data_o [get_bd_pins HDMI_IN/video_data] [get_bd_pins VID_IN_AXI4S/vid_data]
###   connect_bd_net -net in2_1 [get_bd_pins vid_in_rst2] [get_bd_pins vid_in_rst/In2]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_pins hdmii_data] [get_bd_pins HDMI_IN/io_hdmii_video]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins vid_in_rst] [get_bd_pins VID_IN_AXI4S/rst]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins CRESAMPLE_0/aresetn] [get_bd_pins CRESAMPLE_0/s_axi_aresetn] [get_bd_pins TPG_0/aresetn] [get_bd_pins TPG_0/s_axi_aresetn] [get_bd_pins TPG_VDMA/axi_resetn] [get_bd_pins VTC_0/s_axi_aresetn] [get_bd_pins YUV2RGB_0/aresetn] [get_bd_pins YUV2RGB_0/s_axi_aresetn] [get_bd_pins axis_subset_converter_1/aresetn] [get_bd_pins vid_in_rst/In0]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins VID_IN_AXI4S/aresetn] [get_bd_pins vid_in_rst/Q]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins s2mm_frame_ptr_out] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_out]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins TPG_VDMA/s2mm_prmry_reset_out_n] [get_bd_pins vid_in_rst/In1]
###   connect_bd_net -net v_tc_1_active_video_out [get_bd_pins VIDEO_MUX_0/de_1] [get_bd_pins VTC_0/active_video_out]
###   connect_bd_net -net v_tc_1_hsync_out [get_bd_pins VIDEO_MUX_0/hsync_1] [get_bd_pins VTC_0/hsync_out]
###   connect_bd_net -net v_tc_1_vsync_out [get_bd_pins VIDEO_MUX_0/vsync_1] [get_bd_pins VTC_0/vsync_out]
###   connect_bd_net -net video_clk_2 [get_bd_pins video_clk] [get_bd_pins VIDEO_MUX_0/video_clk_1]
###   connect_bd_net -net video_sel_1 [get_bd_pins video_sel] [get_bd_pins VIDEO_MUX_0/video_sel]
###   connect_bd_net -net vsrc_sel_1_de [get_bd_pins VIDEO_MUX_0/de] [get_bd_pins VID_IN_AXI4S/vid_active_video]
###   connect_bd_net -net vsrc_sel_1_hsync [get_bd_pins VIDEO_MUX_0/hsync] [get_bd_pins VID_IN_AXI4S/vid_hblank] [get_bd_pins VID_IN_AXI4S/vid_hsync]
###   connect_bd_net -net vsrc_sel_1_video_clk [get_bd_pins HDMI_IN/clk] [get_bd_pins VIDEO_MUX_0/video_clk] [get_bd_pins VID_IN_AXI4S/vid_io_in_clk] [get_bd_pins VTC_0/clk]
###   connect_bd_net -net vsrc_sel_1_vsync [get_bd_pins VIDEO_MUX_0/vsync] [get_bd_pins VID_IN_AXI4S/vid_vblank] [get_bd_pins VID_IN_AXI4S/vid_vsync]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_PL_PS_Interrupts { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_PL_PS_Interrupts() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I filter_int
###   create_bd_pin -dir I filter_vdma_mm2s_int
###   create_bd_pin -dir I filter_vdma_s2mm_int
###   create_bd_pin -dir I hdmio_int
###   create_bd_pin -dir O -from 5 -to 0 int_out
###   create_bd_pin -dir I logicvc_int
###   create_bd_pin -dir I tpg_vdma_s2mm_int
### 
###   # Create instance: util_vector_logic_1, and set properties
###   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_1
### 
###   # Create instance: xlconcat_INTR, and set properties
###   set xlconcat_INTR [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_INTR ]
###   set_property -dict [ list CONFIG.NUM_PORTS {6}  ] $xlconcat_INTR
### 
###   # Create port connections
###   connect_bd_net -net Op2 [get_bd_pins hdmio_int] [get_bd_pins util_vector_logic_1/Op1]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins tpg_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In1]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins filter_vdma_mm2s_int] [get_bd_pins xlconcat_INTR/In3]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins filter_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In2]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins xlconcat_INTR/In4]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins xlconcat_INTR/In0]
###   connect_bd_net -net util_vector_logic_1_res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_INTR/In5]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins int_out] [get_bd_pins xlconcat_INTR/dout]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_EMIO_GPIO { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_EMIO_GPIO() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir O -from 0 -to 0 filter_rst
###   create_bd_pin -dir O -from 0 -to 0 iic_rst_b
###   create_bd_pin -dir I -from 7 -to 0 ps_gpio
###   create_bd_pin -dir O -from 0 -to 0 vid_in_rst
###   create_bd_pin -dir O -from 0 -to 0 video_sel
###   create_bd_pin -dir O -from 0 -to 0 ext_fsync
### 
###   # Create instance: filter_rst, and set properties
###   set filter_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 filter_rst ]
###   set_property -dict [ list CONFIG.DIN_FROM {1} CONFIG.DIN_TO {1} CONFIG.DIN_WIDTH {8}  ] $filter_rst
### 
###   # Create instance: iic_rst_b, and set properties
###   set iic_rst_b [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 iic_rst_b ]
###   set_property -dict [ list CONFIG.DIN_FROM {6} CONFIG.DIN_TO {6} CONFIG.DIN_WIDTH {8}  ] $iic_rst_b
### 
###   # Create instance: vid_in_rst, and set properties
###   set vid_in_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 vid_in_rst ]
###   set_property -dict [ list CONFIG.DIN_WIDTH {8}  ] $vid_in_rst
### 
###   # Create instance: video_sel, and set properties
###   set video_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 video_sel ]
###   set_property -dict [ list CONFIG.DIN_FROM {3} CONFIG.DIN_TO {3} CONFIG.DIN_WIDTH {8}  ] $video_sel
### 
###   # Create instance: ext_fsync, and set properties
###   set ext_fsync [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 ext_fsync ]
###   set_property -dict [ list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {5} CONFIG.DIN_WIDTH {8} ] $ext_fsync
### 
###   # Create port connections
###   connect_bd_net -net filter_rst_dout [get_bd_pins filter_rst] [get_bd_pins filter_rst/Dout]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins ps_gpio] [get_bd_pins filter_rst/Din] [get_bd_pins iic_rst_b/Din] [get_bd_pins vid_in_rst/Din] [get_bd_pins video_sel/Din] [get_bd_pins ext_fsync/Din]
###   connect_bd_net -net tpg_rst1_dout [get_bd_pins iic_rst_b] [get_bd_pins iic_rst_b/Dout]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins vid_in_rst] [get_bd_pins vid_in_rst/Dout]
###   connect_bd_net -net video_sel_dout [get_bd_pins video_sel] [get_bd_pins video_sel/Dout]
###   connect_bd_net -net ext_fsync_dout [get_bd_pins ext_fsync] [get_bd_pins ext_fsync/Dout]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Fsync_Select { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Fsync_Select() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I fsync_in_src1
###   create_bd_pin -dir I fsync_in_src2
###   create_bd_pin -dir O fsync_out
###   create_bd_pin -dir I -type clk clk_150mhz
### 
###   # Create instance: async_util_flipflop_1, and set properties
###   set async_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_1
### 
###   # Create instance: async_util_flipflop_2, and set properties
###   set async_util_flipflop_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_2
###   
###   # Create instance: fsync_util_flipflop_1, and set properties
###   set fsync_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 fsync_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $fsync_util_flipflop_1
### 
###   # Create instance: fsync_util_vector_logic_1, and set properties
###   set fsync_util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {xor} ] $fsync_util_vector_logic_1
### 
###   # Create instance: fsync_util_vector_logic_2, and set properties
###   set fsync_util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} ] $fsync_util_vector_logic_2
### 
###   # Create port connections
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins fsync_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_2/Clk]
###   connect_bd_net -net fsync_in_src1_net [get_bd_pins fsync_in_src1] [get_bd_pins async_util_flipflop_1/D]
###   connect_bd_net -net async_util_flipflop_1_q [get_bd_pins async_util_flipflop_1/Q] [get_bd_pins async_util_flipflop_2/D]
###   connect_bd_net -net async_util_flipflop_2_q [get_bd_pins async_util_flipflop_2/Q] [get_bd_pins fsync_util_flipflop_1/D] [get_bd_pins fsync_util_vector_logic_1/Op2]
###   connect_bd_net -net fsync_util_flipflop_1_q [get_bd_pins fsync_util_flipflop_1/Q] [get_bd_pins fsync_util_vector_logic_1/Op1]
###   connect_bd_net -net fsync_util_vector_logic_1_res [get_bd_pins fsync_util_vector_logic_1/Res] [get_bd_pins fsync_util_vector_logic_2/Op2]
###   connect_bd_net -net fsync_in_src2_net [get_bd_pins fsync_in_src2] [get_bd_pins fsync_util_vector_logic_2/Op1]
###   connect_bd_net -net fsync_util_vector_logic_2_res [get_bd_pins fsync_util_vector_logic_2/Res] [get_bd_pins fsync_out]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_root_design { parentCell } {
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
###   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
###   set fmc_imageon_iic [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 fmc_imageon_iic ]
### 
###   # Create ports
###   set fmc_imageon_hdmii_clk [ create_bd_port -dir I -type clk fmc_imageon_hdmii_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000}  ] $fmc_imageon_hdmii_clk
###   set fmc_imageon_hdmii_data [ create_bd_port -dir I -from 15 -to 0 fmc_imageon_hdmii_data ]
###   set fmc_imageon_iic_rst_b [ create_bd_port -dir O -from 0 -to 0 fmc_imageon_iic_rst_b ]
###   set hdmio_clk [ create_bd_port -dir O hdmio_clk ]
###   set hdmio_data [ create_bd_port -dir O -from 15 -to 0 hdmio_data ]
###   set hdmio_de [ create_bd_port -dir O hdmio_de ]
###   set hdmio_hsync [ create_bd_port -dir O hdmio_hsync ]
###   set hdmio_int_b [ create_bd_port -dir I -type intr hdmio_int_b ]
###   set_property -dict [ list CONFIG.SENSITIVITY {LEVEL_LOW}  ] $hdmio_int_b
###   set hdmio_vsync [ create_bd_port -dir O hdmio_vsync ]
###   set video_clk [ create_bd_port -dir I -type clk video_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000}  ] $video_clk
### 
###   # Create instance: EMIO_GPIO
###   create_hier_cell_EMIO_GPIO [current_bd_instance .] EMIO_GPIO
###   
###   # Create instance: Fsync_Select
###   create_hier_cell_Fsync_Select [current_bd_instance .] Fsync_Select
### 
###   # Create instance: PERF_MON_HP0_HP2, and set properties
###   set PERF_MON_HP0_HP2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon:5.0 PERF_MON_HP0_HP2 ]
###   set_property -dict [ list CONFIG.C_NUM_MONITOR_SLOTS {2} CONFIG.C_NUM_OF_COUNTERS {4} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI3} CONFIG.C_SLOT_1_AXI_PROTOCOL {AXI3}  ] $PERF_MON_HP0_HP2
### 
###   # Create instance: PL_PS_Interrupts
###   create_hier_cell_PL_PS_Interrupts [current_bd_instance .] PL_PS_Interrupts
### 
###   # Create instance: Video_Capture
###   create_hier_cell_Video_Capture [current_bd_instance .] Video_Capture
### 
###   # Create instance: Video_Display
###   create_hier_cell_Video_Display [current_bd_instance .] Video_Display
### 
###   # Create instance: Video_Processing
###   create_hier_cell_Video_Processing [current_bd_instance .] Video_Processing
### 
###   # Create instance: axi4_gp0, and set properties
###   set axi4_gp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_gp0 ]
###   set_property -dict [ list CONFIG.M06_HAS_REGSLICE {1} CONFIG.NUM_MI {9}  ] $axi4_gp0
### 
###   # Create instance: axi4_hp0, and set properties
###   set axi4_hp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_hp0 ]
###   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.M00_HAS_REGSLICE {1} CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_DATA_FIFO {2} CONFIG.S01_HAS_REGSLICE {1} CONFIG.STRATEGY {2}  ] $axi4_hp0
### 
###   # Create instance: axi4_hp2, and set properties
###   set axi4_hp2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_hp2 ]
###   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.M00_HAS_REGSLICE {1} CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_DATA_FIFO {2} CONFIG.S01_HAS_REGSLICE {1} CONFIG.STRATEGY {2} CONFIG.XBAR_DATA_WIDTH {64}  ] $axi4_hp2
### 
###   # Create instance: clk_wiz_1, and set properties
###   set clk_wiz_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_1 ]
###   set_property -dict [ list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_USED {true} CONFIG.PRIM_SOURCE {No_buffer} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.USE_RESET {false}  ] $clk_wiz_1
### 
###   # Create instance: proc_sys_reset_1, and set properties
###   set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
### 
###   # Create instance: processing_system7_1, and set properties
###   set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1 ]
###   set_property -dict [ list CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_CLKTRIG0_PORT {0} CONFIG.PCW_EN_EMIO_GPIO {1} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {8} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_NUM_F2P_INTR_INPUTS {6} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.preset {ZC702*}  ] $processing_system7_1
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi4_gp0_m08_axi [get_bd_intf_pins PERF_MON_HP0_HP2/S_AXI] [get_bd_intf_pins axi4_gp0/M08_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins Video_Display/LOGICVC_CTRL] [get_bd_intf_pins axi4_gp0/M05_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m06_axi [get_bd_intf_pins Video_Processing/FILTER_ENGINE_CTRL] [get_bd_intf_pins axi4_gp0/M06_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins Video_Processing/FILTER_VDMA_CTRL] [get_bd_intf_pins axi4_gp0/M07_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins axi4_hp0/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP0]
### connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_0_AXI] [get_bd_intf_pins axi4_hp0/M00_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins Video_Capture/VTC_CTRL] [get_bd_intf_pins axi4_gp0/M00_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins Video_Capture/TPG_VDMA_CTRL] [get_bd_intf_pins axi4_gp0/M01_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins Video_Capture/CRESAMPLE_CTRL] [get_bd_intf_pins axi4_gp0/M02_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins Video_Capture/YUV2RGB_CTRL] [get_bd_intf_pins axi4_gp0/M03_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins Video_Capture/TPG_CTRL] [get_bd_intf_pins axi4_gp0/M04_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins axi4_hp2/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP2]
### connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_1_AXI] [get_bd_intf_pins axi4_hp2/M00_AXI]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins Video_Capture/M_AXI_S2MM] [get_bd_intf_pins axi4_hp0/S00_AXI]
###   connect_bd_intf_net -intf_net processing_system7_1_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
###   connect_bd_intf_net -intf_net processing_system7_1_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
###   connect_bd_intf_net -intf_net processing_system7_1_iic_1 [get_bd_intf_ports fmc_imageon_iic] [get_bd_intf_pins processing_system7_1/IIC_1]
###   connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins axi4_gp0/S00_AXI] [get_bd_intf_pins processing_system7_1/M_AXI_GP0]
###   connect_bd_intf_net -intf_net s00_axi_2 [get_bd_intf_pins Video_Processing/M_AXI_MM2S] [get_bd_intf_pins axi4_hp2/S00_AXI]
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins Video_Display/M_AXI_MM2S] [get_bd_intf_pins axi4_hp0/S01_AXI]
###   connect_bd_intf_net -intf_net s01_axi_2 [get_bd_intf_pins Video_Processing/M_AXI_S2MM] [get_bd_intf_pins axi4_hp2/S01_AXI]
### 
###   # Create port connections
###   connect_bd_net -net Op1 [get_bd_ports hdmio_int_b] [get_bd_pins PL_PS_Interrupts/hdmio_int]
###   connect_bd_net -net ext_fsync_out_net [get_bd_pins EMIO_GPIO/ext_fsync] [get_bd_pins Fsync_Select/fsync_in_src1]
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins Video_Capture/s2mm_fsync_out] [get_bd_pins Fsync_Select/fsync_in_src2]
###   connect_bd_net -net fsync_out_net [get_bd_pins Fsync_Select/fsync_out] [get_bd_pins Video_Processing/fsync_in] [get_bd_pins Video_Display/fsync_in]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins PL_PS_Interrupts/tpg_vdma_s2mm_int] [get_bd_pins Video_Capture/s2mm_int]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins PL_PS_Interrupts/filter_vdma_mm2s_int] [get_bd_pins Video_Processing/mm2s_int]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins PL_PS_Interrupts/filter_vdma_s2mm_int] [get_bd_pins Video_Processing/s2mm_int]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins Video_Capture/s2mm_frame_ptr_in] [get_bd_pins Video_Display/mm2s_frame_ptr_out] [get_bd_pins Video_Processing/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_1 [get_bd_ports fmc_imageon_hdmii_clk] [get_bd_pins Video_Capture/hdmii_clk]
###   connect_bd_net -net clk_150mhz [get_bd_pins PERF_MON_HP0_HP2/core_aclk] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aclk] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aclk] [get_bd_pins Video_Capture/clk_150mhz] [get_bd_pins Video_Display/clk_150mhz] [get_bd_pins Video_Processing/clk_150mhz] [get_bd_pins axi4_gp0/M06_ACLK] [get_bd_pins axi4_hp0/ACLK] [get_bd_pins axi4_hp0/M00_ACLK] [get_bd_pins axi4_hp0/S00_ACLK] [get_bd_pins axi4_hp0/S01_ACLK] [get_bd_pins axi4_hp2/ACLK] [get_bd_pins axi4_hp2/M00_ACLK] [get_bd_pins axi4_hp2/S00_ACLK] [get_bd_pins axi4_hp2/S01_ACLK] [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins processing_system7_1/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP2_ACLK] [get_bd_pins Fsync_Select/clk_150mhz]
###   connect_bd_net -net clk_75mhz [get_bd_pins PERF_MON_HP0_HP2/s_axi_aclk] [get_bd_pins Video_Capture/clk_75mhz] [get_bd_pins Video_Display/clk_75mhz] [get_bd_pins Video_Processing/clk_75mhz] [get_bd_pins axi4_gp0/ACLK] [get_bd_pins axi4_gp0/M00_ACLK] [get_bd_pins axi4_gp0/M01_ACLK] [get_bd_pins axi4_gp0/M02_ACLK] [get_bd_pins axi4_gp0/M03_ACLK] [get_bd_pins axi4_gp0/M04_ACLK] [get_bd_pins axi4_gp0/M05_ACLK] [get_bd_pins axi4_gp0/M07_ACLK] [get_bd_pins axi4_gp0/M08_ACLK] [get_bd_pins axi4_gp0/S00_ACLK] [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins processing_system7_1/M_AXI_GP0_ACLK]
###   connect_bd_net -net clk_wiz_1_locked [get_bd_pins clk_wiz_1/locked] [get_bd_pins proc_sys_reset_1/dcm_locked]
###   connect_bd_net -net filter_rst_dout [get_bd_pins EMIO_GPIO/filter_rst] [get_bd_pins Video_Processing/filter_rst]
###   connect_bd_net -net in4_1 [get_bd_pins PL_PS_Interrupts/filter_int] [get_bd_pins Video_Processing/filter_int]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_ports fmc_imageon_hdmii_data] [get_bd_pins Video_Capture/hdmii_data]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_ports hdmio_de] [get_bd_pins Video_Display/hdmio_de]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_ports hdmio_data] [get_bd_pins Video_Display/hdmio_data]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_ports hdmio_hsync] [get_bd_pins Video_Display/hdmio_hsync]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins PL_PS_Interrupts/logicvc_int] [get_bd_pins Video_Display/logicvc_int]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_ports hdmio_clk] [get_bd_pins Video_Display/hdmio_clk]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_ports hdmio_vsync] [get_bd_pins Video_Display/hdmio_vsync]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins Video_Capture/vid_in_rst] [get_bd_pins Video_Display/logicvc_rst] [get_bd_pins proc_sys_reset_1/bus_struct_reset]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins PERF_MON_HP0_HP2/core_aresetn] [get_bd_pins PERF_MON_HP0_HP2/s_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aresetn] [get_bd_pins Video_Capture/aresetn] [get_bd_pins Video_Display/aresetn] [get_bd_pins Video_Processing/aresetn] [get_bd_pins axi4_gp0/ARESETN] [get_bd_pins axi4_gp0/M00_ARESETN] [get_bd_pins axi4_gp0/M01_ARESETN] [get_bd_pins axi4_gp0/M02_ARESETN] [get_bd_pins axi4_gp0/M03_ARESETN] [get_bd_pins axi4_gp0/M04_ARESETN] [get_bd_pins axi4_gp0/M05_ARESETN] [get_bd_pins axi4_gp0/M06_ARESETN] [get_bd_pins axi4_gp0/M07_ARESETN] [get_bd_pins axi4_gp0/M08_ARESETN] [get_bd_pins axi4_gp0/S00_ARESETN] [get_bd_pins axi4_hp0/ARESETN] [get_bd_pins axi4_hp0/M00_ARESETN] [get_bd_pins axi4_hp0/S00_ARESETN] [get_bd_pins axi4_hp0/S01_ARESETN] [get_bd_pins axi4_hp2/ARESETN] [get_bd_pins axi4_hp2/M00_ARESETN] [get_bd_pins axi4_hp2/S00_ARESETN] [get_bd_pins axi4_hp2/S01_ARESETN] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
###   connect_bd_net -net processing_system7_1_fclk_clk0 [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_1/FCLK_CLK0]
###   connect_bd_net -net processing_system7_1_fclk_reset0_n [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_1/FCLK_RESET0_N]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins EMIO_GPIO/ps_gpio] [get_bd_pins processing_system7_1/GPIO_O]
###   connect_bd_net -net tpg_rst1_dout [get_bd_ports fmc_imageon_iic_rst_b] [get_bd_pins EMIO_GPIO/iic_rst_b]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins Video_Capture/s2mm_frame_ptr_out] [get_bd_pins Video_Processing/mm2s_frame_ptr_in]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins EMIO_GPIO/vid_in_rst] [get_bd_pins Video_Capture/vid_in_rst2]
###   connect_bd_net -net video_clk_1 [get_bd_ports video_clk] [get_bd_pins Video_Capture/video_clk] [get_bd_pins Video_Display/video_clk]
###   connect_bd_net -net video_sel_dout [get_bd_pins EMIO_GPIO/video_sel] [get_bd_pins Video_Capture/video_sel]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins PL_PS_Interrupts/int_out] [get_bd_pins processing_system7_1/IRQ_F2P]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x10000 -offset 0x40080000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_0/ctrl/Reg] SEG1
###   create_bd_addr_seg -range 0x10000 -offset 0x40090000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_VDMA/S_AXI_LITE/Reg] SEG2
###   create_bd_addr_seg -range 0x10000 -offset 0x40040000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/CRESAMPLE_0/ctrl/Reg] SEG3
###   create_bd_addr_seg -range 0x10000 -offset 0x40070000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/VTC_0/ctrl/Reg] SEG4
###   create_bd_addr_seg -range 0x10000 -offset 0x400B0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_VDMA/S_AXI_LITE/Reg] SEG5
###   create_bd_addr_seg -range 0x10000 -offset 0x40050000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/YUV2RGB_0/ctrl/Reg] SEG6
###   create_bd_addr_seg -range 0x10000 -offset 0x40030000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Display/LOGICVC_0/s_axi/Reg] SEG7
###   create_bd_addr_seg -range 0x10000 -offset 0x400D0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_ENGINE/S_AXI_CONTROL_BUS/Reg] SEG8
###   create_bd_addr_seg -range 0x10000 -offset 0x400F0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs PERF_MON_HP0_HP2/S_AXI/Reg] SEG9
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Capture/TPG_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Display/LOGICVC_0/videoData] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_MM2S] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG2
###   
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### 
###   save_bd_design
### }
### create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_de is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/active_video_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_hblank is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/hblank_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_vblank is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/vblank_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_data is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/io_hdmii_video is being overridden by the user. This pin will not be connected as a part of interface connection HDMI_IN
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/active_video_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/hsync_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/vsync_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_hblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_vblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
INFO: [Common 17-14] Message 'IP_Flow 19-4322' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [BD 41-1306] The connection to interface pin /Video_Processing/FILTER_ENGINE/INPUT_STREAM_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection INPUT_STREAM
WARNING: [BD 41-1306] The connection to interface pin /Video_Processing/FILTER_ENGINE/INPUT_STREAM_TSTRB is being overridden by the user. This pin will not be connected as a part of interface connection INPUT_STREAM
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-737] Cannot set the parameter PCW_NUM_F2P_INTR_INPUTS on /processing_system7_1. It is read-only.
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## regenerate_bd_layout
## save_bd_design
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/Fsync_Select/fsync_util_vector_logic_1
/Fsync_Select/fsync_util_vector_logic_2
/PL_PS_Interrupts/util_vector_logic_1
/PL_PS_Interrupts/xlconcat_INTR
/Video_Capture/vid_in_rst/logic_one
/Video_Capture/vid_in_rst/util_reduced_logic_1
/Video_Capture/vid_in_rst/xlconcat_2
/Video_Display/vbuff
/Video_Display/zero_1bit
/Video_Display/zero_d_pix_i
/Video_Display/zero_gpi
/Video_Processing/filter_rst/filter_util_reduced_logic
/Video_Processing/filter_rst/filter_xlconcat
/Video_Processing/filter_rst/logic_one
/Video_Processing/zero_tdest
/Video_Processing/zero_tstrb

CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Capture/vid_in_rst/logic_one' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_1bit' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_d_pix_i' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_gpi' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/filter_rst/logic_one' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/zero_tdest' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/zero_tstrb' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-17] /Video_Capture/TPG_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /Video_Processing/FILTER_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1277.594 ; gain = 0.996 ; free physical = 8794 ; free virtual = 19715
## add_files -fileset sources_1 -norecurse $hdl_dir/${bd_name}_wrapper.v
## add_files -fileset constrs_1 -norecurse $constrs_dir/$bd_name.xdc
## update_compile_order -fileset sources_1
## update_compile_order -fileset sim_1
## save_bd_design
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
# reset_run impl_1
# reset_run synth_1
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter inferDynamicSrl false"
# set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION sequential [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING off [get_runs synth_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property strategy Performance_Explore [get_runs impl_1]
# launch_runs synth_1
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_m00_axi_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.v
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_rst_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/filter_rst .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_iic_rst_b_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/iic_rst_b .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_vid_in_rst_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/vid_in_rst .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_video_sel_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/video_sel .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_ext_fsync_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/ext_fsync .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_async_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_async_util_flipflop_2_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_2_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_2_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_2_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_PERF_MON_HP0_HP2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PERF_MON_HP0_HP2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_INTR_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/xlconcat_INTR .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_CRESAMPLE_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_CRESAMPLE_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/CRESAMPLE_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_HDMI_IN_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_HDMI_IN_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/HDMI_IN .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_TPG_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_TPG_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_TPG_VDMA_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_VDMA .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VIDEO_MUX_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_VIDEO_MUX_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VIDEO_MUX_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VID_IN_AXI4S_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VID_IN_AXI4S .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VTC_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_VTC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VTC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_YUV2RGB_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_YUV2RGB_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/YUV2RGB_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_axis_subset_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/axis_subset_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_logic_one_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/logic_one .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_tpg_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_tpg_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_util_reduced_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_reduced_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/util_reduced_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/xlconcat_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_LOGICVC_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_LOGICVC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/LOGICVC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_binary_to_grey_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/binary_to_grey_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_vbuff_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/vbuff .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlslice_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/xlslice_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_1bit_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_1bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_d_pix_i_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_d_pix_i .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_gpi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_gpi .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_FILTER_ENGINE_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_ENGINE .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_FILTER_VDMA_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_VDMA .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_util_flipflop_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_flipflop_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_flipflop .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_util_reduced_logic_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_reduced_logic_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_reduced_logic .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_logic_one_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/logic_one .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_tdest_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/zero_tdest .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_tstrb_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/zero_tstrb .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_processing_system7_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m06_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/m06_couplers/m06_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s01_couplers/s01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/m00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s01_couplers/s01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/m00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/m06_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_m00_axi_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.v
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_rst_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/filter_rst .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_iic_rst_b_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/iic_rst_b .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_vid_in_rst_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/vid_in_rst .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_video_sel_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/video_sel .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_ext_fsync_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/ext_fsync .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_async_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_async_util_flipflop_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_PERF_MON_HP0_HP2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PERF_MON_HP0_HP2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlconcat_INTR_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/xlconcat_INTR .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_CRESAMPLE_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/CRESAMPLE_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_HDMI_IN_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/HDMI_IN .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_TPG_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_TPG_VDMA_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_VDMA .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VIDEO_MUX_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VIDEO_MUX_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VID_IN_AXI4S_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VID_IN_AXI4S .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VTC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VTC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_YUV2RGB_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/YUV2RGB_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_axis_subset_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/axis_subset_converter_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_logic_one_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/logic_one .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_tpg_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_util_reduced_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/util_reduced_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlconcat_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/xlconcat_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_LOGICVC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/LOGICVC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_binary_to_grey_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/binary_to_grey_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_vbuff_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/vbuff .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlslice_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/xlslice_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_1bit_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_1bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_d_pix_i_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_d_pix_i .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_gpi_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_gpi .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_FILTER_ENGINE_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_ENGINE .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_FILTER_VDMA_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_VDMA .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_util_flipflop_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_flipflop .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_util_reduced_logic_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_xlconcat_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_logic_one_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_tdest_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_tstrb_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_processing_system7_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m06_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_cc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Fri Sep 11 23:39:28 2015] Launched synth_1...
Run output will be captured here: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1372.617 ; gain = 83.020 ; free physical = 8661 ; free virtual = 19618
# wait_on_run synth_1
[Fri Sep 11 23:39:28 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_3' will take precedence over the same IP in locations: 
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_top_zero_tdest_0
system_top_logic_one_1
system_top_filter_xlconcat_0
system_top_filter_util_reduced_logic_0
system_top_zero_tstrb_0
system_top_zero_gpi_0
system_top_zero_d_pix_i_0
system_top_zero_1bit_0
system_top_fsync_util_vector_logic_2_0
system_top_fsync_util_vector_logic_1_0
system_top_xlconcat_2_0
system_top_util_vector_logic_1_0
system_top_vbuff_0
system_top_logic_one_0
system_top_util_reduced_logic_1_0
system_top_xlconcat_INTR_0

Command: synth_design -top system_top_wrapper -part xc7z020clg484-1 -fsm_extraction sequential -resource_sharing off -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.246 ; gain = 235.594 ; free physical = 8380 ; free virtual = 19337
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/hdl/system_top_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10271]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10271]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (3#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5901]
INFO: [Synth 8-638] synthesizing module 'EMIO_GPIO_imp_1Q5TJMF' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:12]
INFO: [Synth 8-638] synthesizing module 'system_top_ext_fsync_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_ext_fsync_0/synth/system_top_ext_fsync_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (4#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_ext_fsync_0' (5#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_ext_fsync_0/synth/system_top_ext_fsync_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_rst_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_rst_0/synth/system_top_filter_rst_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (5#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_rst_0' (6#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_rst_0/synth/system_top_filter_rst_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_iic_rst_b_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_iic_rst_b_0/synth/system_top_iic_rst_b_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (6#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_iic_rst_b_0' (7#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_iic_rst_b_0/synth/system_top_iic_rst_b_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_vid_in_rst_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_vid_in_rst_0/synth/system_top_vid_in_rst_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (7#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_vid_in_rst_0' (8#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_vid_in_rst_0/synth/system_top_vid_in_rst_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_video_sel_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_video_sel_0/synth/system_top_video_sel_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized3' (8#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_video_sel_0' (9#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_video_sel_0/synth/system_top_video_sel_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'EMIO_GPIO_imp_1Q5TJMF' (10#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:12]
INFO: [Synth 8-638] synthesizing module 'Fsync_Select_imp_18J476S' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:56]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (11#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'system_top_async_util_flipflop_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_0/synth/system_top_async_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_0/synth/system_top_async_util_flipflop_1_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:166]
INFO: [Synth 8-3491] module 'FDRSE' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3068' bound to instance 'FDRSE_I1' of component 'FDRSE' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDRSE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3068]
INFO: [Synth 8-256] done synthesizing module 'FDRSE' (12#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3068]
INFO: [Synth 8-256] done synthesizing module 'util_flipflop' (13#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'system_top_async_util_flipflop_1_0' (14#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_0/synth/system_top_async_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_async_util_flipflop_2_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_0/synth/system_top_async_util_flipflop_2_0.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_0/synth/system_top_async_util_flipflop_2_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_top_async_util_flipflop_2_0' (15#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_0/synth/system_top_async_util_flipflop_2_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_flipflop_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_0/synth/system_top_fsync_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_0/synth/system_top_fsync_util_flipflop_1_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_flipflop_1_0' (16#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_0/synth/system_top_fsync_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_vector_logic_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_0/synth/system_top_fsync_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_0/synth/system_top_fsync_util_vector_logic_1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (17#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_vector_logic_1_0' (18#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_0/synth/system_top_fsync_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_vector_logic_2_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_0/synth/system_top_fsync_util_vector_logic_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_0/synth/system_top_fsync_util_vector_logic_2_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (18#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_vector_logic_2_0' (19#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_0/synth/system_top_fsync_util_vector_logic_2_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Fsync_Select_imp_18J476S' (20#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_PERF_MON_HP0_HP2_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_top.v:141]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_dff_async_reset' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_asynch_rst_ff.v:67]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_asynch_rst_ff.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_dff_async_reset' (21#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_asynch_rst_ff.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:98]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:99]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:100]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:101]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:102]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:103]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:104]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:105]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:106]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:108]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:109]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:110]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:111]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:112]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:113]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:114]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:116]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:119]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:120]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:121]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:122]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:123]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:125]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:126]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:127]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:128]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:129]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:130]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync' (22#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_advanced' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:105]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_axi_interface' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_axi_interface.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_axi_interface' (23#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_axi_interface.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_register_module' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_register_module.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_counter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_counter' (24#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter.v:75]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized0' (24#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized1' (24#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized2' (24#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_register_module' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_register_module.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_intr_sync' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_intr_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized3' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized4' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized5' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized6' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized7' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized8' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized9' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized10' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized11' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized12' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized13' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized14' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized15' (25#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_intr_sync' (26#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_intr_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_interrupt_module' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_interrupt_module.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_interrupt_module' (27#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_interrupt_module.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized16' (27#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_glbl_clk_cnt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_glbl_clk_cnt.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_glbl_clk_cnt' (28#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_glbl_clk_cnt.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_mon_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_mon_fifo' (29#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_metric_calc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized17' (29#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:88]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo' (30#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized0' (30#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized1' (30#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_counter_ovf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter_ovf.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_counter_ovf' (31#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter_ovf.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized2' (31#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized3' (31#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized4' (31#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-4471] merging register 'S_Packet_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1903]
INFO: [Synth 8-4471] merging register 'S_Slv_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1904]
INFO: [Synth 8-4471] merging register 'S_Mst_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1905]
INFO: [Synth 8-4471] merging register 'S_Position_Byte_Cnt_reg[31:0]' into 'S_Data_Byte_Cnt_reg[31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1907]
INFO: [Synth 8-4471] merging register 'Slv_Wr_Idle_Fifo_Wr_en_reg' into 'Last_fifo_Wr_en_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1774]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_metric_calc' (32#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_async_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_async_fifo.v:69]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (33#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (34#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (35#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (36#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (37#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (38#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (39#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (40#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (41#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_dc_as' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10450]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_as' (42#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10450]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (43#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (44#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (45#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (46#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'wr_dc_as' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15541]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_as' (47#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15541]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (48#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4630]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4663]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (49#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (50#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (51#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (52#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (53#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_async_fifo' (54#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_async_fifo.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized0' (54#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_ext_calc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_ext_calc.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_ext_calc' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_ext_calc.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized1' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_mon_fifo__parameterized2' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_mon_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_metric_calc__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized18' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized5' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized6' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized7' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized8' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_sync_fifo__parameterized9' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_sync_fifo.v:66]
INFO: [Synth 8-4471] merging register 'S_Packet_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1903]
INFO: [Synth 8-4471] merging register 'S_Slv_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1904]
INFO: [Synth 8-4471] merging register 'S_Mst_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1905]
INFO: [Synth 8-4471] merging register 'S_Position_Byte_Cnt_reg[31:0]' into 'S_Data_Byte_Cnt_reg[31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1907]
INFO: [Synth 8-4471] merging register 'Slv_Wr_Idle_Fifo_Wr_en_reg' into 'Last_fifo_Wr_en_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1774]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_metric_calc__parameterized0' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_metric_counters' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_counters.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_metric_sel_n_cnt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_sel_n_cnt.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_acc_n_incr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_acc_n_incr.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_counter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_counter__parameterized0' (55#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_counter.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_acc_n_incr' (56#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_acc_n_incr.v:70]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_metric_sel_n_cnt' (57#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_sel_n_cnt.v:70]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_metric_counters' (58#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_counters.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_cdc_sync__parameterized19' (58#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_cdc_sync.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_samp_intl_cnt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_samp_intl_cnt.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_samp_intl_cnt' (59#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_samp_intl_cnt.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_samp_metrics_data' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_samp_metrics_data.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_samp_metrics_data' (60#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_samp_metrics_data.v:65]
WARNING: [Synth 8-3848] Net s_axi_offld_arready in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:811]
WARNING: [Synth 8-3848] Net s_axi_offld_rdata in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:813]
WARNING: [Synth 8-3848] Net s_axi_offld_rresp in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:814]
WARNING: [Synth 8-3848] Net s_axi_offld_rvalid in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:815]
WARNING: [Synth 8-3848] Net s_axi_offld_rid in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:816]
WARNING: [Synth 8-3848] Net s_axi_offld_rlast in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:817]
WARNING: [Synth 8-3848] Net eventlog_cur_cnt in module/entity axi_perf_mon_v5_0_advanced does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:963]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_advanced' (61#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:105]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_top' (62#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_top.v:141]
INFO: [Synth 8-256] done synthesizing module 'system_top_PERF_MON_HP0_HP2_0' (63#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:57]
WARNING: [Synth 8-350] instance 'PERF_MON_HP0_HP2' of module 'system_top_PERF_MON_HP0_HP2_0' requires 98 connections, but only 97 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:6416]
INFO: [Synth 8-638] synthesizing module 'PL_PS_Interrupts_imp_11AB1AA' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:112]
INFO: [Synth 8-638] synthesizing module 'system_top_util_vector_logic_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized3' (63#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/15bcb8ad/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_util_vector_logic_1_0' (64#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_xlconcat_INTR_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_INTR_0/synth/system_top_xlconcat_INTR_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (65#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlconcat_INTR_0' (66#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_INTR_0/synth/system_top_xlconcat_INTR_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'PL_PS_Interrupts_imp_11AB1AA' (67#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:112]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (68#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'Video_Capture_imp_15R885Y' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:157]
INFO: [Synth 8-638] synthesizing module 'system_top_CRESAMPLE_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_cresample' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:9995' bound to instance 'U0' of component 'v_cresample' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:10133]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (69#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (69#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (70#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (71#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (72#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3893]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (73#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (73#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (74#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (74#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3491] module 'hwt' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4013' bound to instance 'hwt1' of component 'hwt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5292]
INFO: [Synth 8-638] synthesizing module 'hwt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
INFO: [Synth 8-113] binding component instance 'gcsram' to cell 'RAM64X1S' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4092]
INFO: [Synth 8-256] done synthesizing module 'hwt' (75#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (76#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:9606]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_input_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:6321]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2917]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram' (77#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo' (78#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2917]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_input_buffer' (79#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:6321]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (80#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:9030]
INFO: [Synth 8-638] synthesizing module 'convert422to444' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:8032]
WARNING: [Synth 8-3848] Net early_cb_sat in module/entity convert422to444 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:8071]
WARNING: [Synth 8-3848] Net early_cb_sat_type in module/entity convert422to444 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:8073]
INFO: [Synth 8-256] done synthesizing module 'convert422to444' (81#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:8032]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (82#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:9030]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_output_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:6473]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:5108]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' (82#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:5261]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' (83#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:5108]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_output_buffer' (84#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:6473]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (85#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:9606]
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (86#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:10133]
INFO: [Synth 8-256] done synthesizing module 'system_top_CRESAMPLE_0_0' (87#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'CRESAMPLE_0' of module 'system_top_CRESAMPLE_0_0' requires 34 connections, but only 33 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:650]
INFO: [Synth 8-638] synthesizing module 'system_top_HDMI_IN_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:73]
INFO: [Synth 8-3491] module 'fmc_imageon_hdmi_in' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/avnet.com/fmc_imageon_hdmi_in_v2_01_a/6aa52949/src/fmc_imageon_hdmi_in.vhd:63' bound to instance 'U0' of component 'fmc_imageon_hdmi_in' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmi_in' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/avnet.com/fmc_imageon_hdmi_in_v2_01_a/6aa52949/src/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* iob = "FORCE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/avnet.com/fmc_imageon_hdmi_in_v2_01_a/6aa52949/src/fmc_imageon_hdmi_in.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* iob = "FORCE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/avnet.com/fmc_imageon_hdmi_in_v2_01_a/6aa52949/src/fmc_imageon_hdmi_in.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmi_in' (88#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/avnet.com/fmc_imageon_hdmi_in_v2_01_a/6aa52949/src/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'system_top_HDMI_IN_0' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:73]
WARNING: [Synth 8-350] instance 'HDMI_IN' of module 'system_top_HDMI_IN_0' requires 9 connections, but only 7 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:686]
INFO: [Synth 8-638] synthesizing module 'system_top_TPG_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_tpg' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7671' bound to instance 'U0' of component 'v_tpg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:216]
INFO: [Synth 8-638] synthesizing module 'v_tpg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized1' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized1' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized2' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (89#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'tpg_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7268]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_axis_input_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5058]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_synch_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1573]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_dp_ram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1243]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_dp_ram' (90#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1243]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_synch_fifo' (91#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1573]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_axis_input_buffer' (92#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5058]
INFO: [Synth 8-638] synthesizing module 'axi4s_control_local' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5378]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
WARNING: [Synth 8-3848] Net q1 in module/entity v_tpg_v6_0_DELAY does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY' (93#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control_local' (94#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5378]
INFO: [Synth 8-638] synthesizing module 'tpg_core' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5812]
INFO: [Synth 8-638] synthesizing module 'awgn_cos' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4542]
INFO: [Synth 8-256] done synthesizing module 'awgn_cos' (95#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4542]
INFO: [Synth 8-638] synthesizing module 'awgn_ln' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4712]
INFO: [Synth 8-256] done synthesizing module 'awgn_ln' (96#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4712]
INFO: [Synth 8-638] synthesizing module 'prng' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4422]
INFO: [Synth 8-256] done synthesizing module 'prng' (97#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4422]
INFO: [Synth 8-638] synthesizing module 'zplate' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4274]
INFO: [Synth 8-256] done synthesizing module 'zplate' (98#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4274]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6404]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6471]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
WARNING: [Synth 8-3848] Net q1 in module/entity v_tpg_v6_0_DELAY__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' (98#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-4471] merging register 'Generate2ChInput.DinFIFO_out_red_reg[7:0]' into 'Generate2ChInput.DinFIFO_out_blue_reg[7:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6474]
INFO: [Synth 8-256] done synthesizing module 'tpg_core' (99#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5812]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_axis_output_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5211]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1811]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1966]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' (100#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_axis_output_buffer' (101#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5211]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7591]
INFO: [Synth 8-256] done synthesizing module 'tpg_top' (102#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7268]
INFO: [Synth 8-256] done synthesizing module 'v_tpg' (103#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'system_top_TPG_0_0' (104#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'TPG_0' of module 'system_top_TPG_0_0' requires 34 connections, but only 33 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:694]
INFO: [Synth 8-638] synthesizing module 'system_top_TPG_VDMA_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/synth/system_top_TPG_VDMA_0.vhd:111]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/synth/system_top_TPG_VDMA_0.vhd:333]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (105#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (106#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (107#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (107#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (108#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (108#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (109#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (110#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (111#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (111#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (111#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (111#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (112#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (113#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (114#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (115#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (115#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (116#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (117#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (118#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (119#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (120#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (121#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (122#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (123#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (123#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (124#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (125#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (126#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (127#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (128#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2453]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2454]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32273]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31444]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31448]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31452]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (128#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23697]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23705]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23706]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23709]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23710]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23711]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23712]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (129#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23697]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30483]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29116]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29119]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29120]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28288]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (130#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28288]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (131#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (132#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (132#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31397]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin' (133#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32071]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (133#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (133#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (133#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (134#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (135#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (136#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (137#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (138#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (139#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (140#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (141#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (142#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (142#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (142#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (142#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (142#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (143#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (144#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (145#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (145#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (145#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (145#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (145#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1966]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (146#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (147#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2194]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2241]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2288]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (148#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (149#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (150#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (151#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (152#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (153#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (154#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (155#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (156#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (157#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (158#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (159#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (159#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (159#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (159#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (159#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (160#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (161#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (162#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (163#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (163#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (163#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (164#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (165#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (166#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (166#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (166#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (167#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (168#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (169#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (170#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (171#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (172#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (173#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (173#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (173#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (173#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (173#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (174#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (175#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (176#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (177#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (178#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (179#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (180#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_top_TPG_VDMA_0' (181#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/synth/system_top_TPG_VDMA_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'system_top_VIDEO_MUX_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/synth/system_top_VIDEO_MUX_0_0.vhd:77]
INFO: [Synth 8-3491] module 'vsrc_sel' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/vsrc_sel_v1_0/ccbdbfb4/vhdl/video_src_sel.vhd:93' bound to instance 'U0' of component 'vsrc_sel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/synth/system_top_VIDEO_MUX_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'vsrc_sel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/vsrc_sel_v1_0/ccbdbfb4/vhdl/video_src_sel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'vsrc_sel' (182#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/vsrc_sel_v1_0/ccbdbfb4/vhdl/video_src_sel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'system_top_VIDEO_MUX_0_0' (183#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/synth/system_top_VIDEO_MUX_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'system_top_VID_IN_AXI4S_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/synth/system_top_VID_IN_AXI4S_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (184#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (185#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (186#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (187#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'system_top_VID_IN_AXI4S_0' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/synth/system_top_VID_IN_AXI4S_0.v:57]
WARNING: [Synth 8-350] instance 'VID_IN_AXI4S' of module 'system_top_VID_IN_AXI4S_0' requires 28 connections, but only 19 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:792]
INFO: [Synth 8-638] synthesizing module 'system_top_VTC_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/synth/system_top_VTC_0_0.vhd:100]
INFO: [Synth 8-3491] module 'v_tc' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7227' bound to instance 'U0' of component 'v_tc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/synth/system_top_VTC_0_0.vhd:278]
INFO: [Synth 8-638] synthesizing module 'v_tc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7438]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized2' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized3' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized4' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (188#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'tc_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:6074]
INFO: [Synth 8-638] synthesizing module 'tc_detector' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1840]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:2204]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3043]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:2249]
WARNING: [Synth 8-3848] Net vsync_d in module/entity tc_detector does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1846]
WARNING: [Synth 8-3848] Net vsync_d2 in module/entity tc_detector does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1855]
WARNING: [Synth 8-3848] Net active_chroma_d in module/entity tc_detector does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1850]
WARNING: [Synth 8-3848] Net active_chroma_d2 in module/entity tc_detector does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1859]
WARNING: [Synth 8-3848] Net active_chroma_d3 in module/entity tc_detector does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1860]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (189#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1840]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:927]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (190#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:927]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (191#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:6074]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (192#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7438]
INFO: [Synth 8-256] done synthesizing module 'system_top_VTC_0_0' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/synth/system_top_VTC_0_0.vhd:100]
WARNING: [Synth 8-350] instance 'VTC_0' of module 'system_top_VTC_0_0' requires 36 connections, but only 32 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:812]
INFO: [Synth 8-638] synthesizing module 'system_top_YUV2RGB_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/synth/system_top_YUV2RGB_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_ycrcb2rgb' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:6301' bound to instance 'U0' of component 'v_ycrcb2rgb' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/synth/system_top_YUV2RGB_0_0.vhd:214]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:6399]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized3' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized5' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized6' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized2' (193#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'ycrcb2rgb_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:5978]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_axis_input_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4443]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_synch_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:1874]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_dp_ram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:1383]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_dp_ram' (194#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:1383]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_synch_fifo' (195#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:1874]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_axis_input_buffer' (196#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4443]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (196#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'ycrcb2rgb_core' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:5326]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_delay' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:314]
WARNING: [Synth 8-3848] Net q1 in module/entity v_ycrcb2rgb_v7_1_delay does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_delay' (197#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:314]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_mac' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:806]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_get_round_addend' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:626]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_get_round_addend' (198#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:626]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_mac' (199#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:806]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_mac__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_mac__parameterized0' (199#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:806]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_delay__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:314]
WARNING: [Synth 8-3848] Net q1 in module/entity v_ycrcb2rgb_v7_1_delay__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_delay__parameterized0' (199#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:314]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_radd_sub_sclr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:556]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_radd_sub_sclr_no' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_delay_sclr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_delay_sclr' (200#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_radd_sub_sclr_no' (201#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:503]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_radd_sub_sclr' (202#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:556]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_max_sat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:895]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_max_sat' (203#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:895]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_min_sat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:934]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_min_sat' (204#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:934]
INFO: [Synth 8-256] done synthesizing module 'ycrcb2rgb_core' (205#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:5326]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_axis_output_buffer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4595]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_1_synch_fifo_fallthru' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4070]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4224]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_synch_fifo_fallthru' (206#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4070]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_1_axis_output_buffer' (207#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:4595]
INFO: [Synth 8-256] done synthesizing module 'ycrcb2rgb_top' (208#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:5978]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb' (209#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:6399]
INFO: [Synth 8-256] done synthesizing module 'system_top_YUV2RGB_0_0' (210#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/synth/system_top_YUV2RGB_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'YUV2RGB_0' of module 'system_top_YUV2RGB_0_0' requires 34 connections, but only 33 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:845]
INFO: [Synth 8-638] synthesizing module 'system_top_axis_subset_converter_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/synth/system_top_axis_subset_converter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_system_top_axis_subset_converter_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_top_axis_subset_converter_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_core' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axis_subset_converter_v1_1/f788a90b/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_core' (211#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axis_subset_converter_v1_1/f788a90b/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tdata_remap_system_top_axis_subset_converter_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_system_top_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tdata_remap_system_top_axis_subset_converter_1_0' (212#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_system_top_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tuser_remap_system_top_axis_subset_converter_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_system_top_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tuser_remap_system_top_axis_subset_converter_1_0' (213#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_system_top_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_system_top_axis_subset_converter_1_0' (214#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_top_axis_subset_converter_1_0.v:70]
INFO: [Synth 8-256] done synthesizing module 'system_top_axis_subset_converter_1_0' (215#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/synth/system_top_axis_subset_converter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vid_in_rst_imp_YKWPI3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10191]
INFO: [Synth 8-638] synthesizing module 'system_top_logic_one_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_logic_one_0/synth/system_top_logic_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (216#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_logic_one_0' (217#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_logic_one_0/synth/system_top_logic_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_tpg_util_flipflop_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_0/synth/system_top_tpg_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_0/synth/system_top_tpg_util_flipflop_1_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_top_tpg_util_flipflop_1_0' (218#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_0/synth/system_top_tpg_util_flipflop_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_util_reduced_logic_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_0/synth/system_top_util_reduced_logic_1_0.vhd:66]
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_0/synth/system_top_util_reduced_logic_1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic' (219#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'system_top_util_reduced_logic_1_0' (220#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_0/synth/system_top_util_reduced_logic_1_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_xlconcat_2_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_0/synth/system_top_xlconcat_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (220#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlconcat_2_0' (221#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_0/synth/system_top_xlconcat_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'vid_in_rst_imp_YKWPI3' (222#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10191]
INFO: [Synth 8-256] done synthesizing module 'Video_Capture_imp_15R885Y' (223#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:157]
INFO: [Synth 8-638] synthesizing module 'Video_Display_imp_9E0E0Y' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:900]
INFO: [Synth 8-638] synthesizing module 'system_top_LOGICVC_0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/synth/system_top_LOGICVC_0_0.vhd:153]
INFO: [Synth 8-3491] module 'logicvc' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12' bound to instance 'U0' of component 'logicvc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/synth/system_top_LOGICVC_0_0.vhd:516]
INFO: [Synth 8-638] synthesizing module 'logicvc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvcpkg.vhd:12]
INFO: [Synth 8-3491] module 'regs_file' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12' bound to instance 'regs_file_inst' of component 'regs_file' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'regs_file' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-3491] module 'axi4_lite_wrapper' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi4_lite_wrapper.vhd:12' bound to instance 'axi4_lite_wrapper_inst' of component 'axi4_lite_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-638] synthesizing module 'axi4_lite_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi4_lite_wrapper.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'axi4_lite_wrapper' (224#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi4_lite_wrapper.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'hp_final_reg' and it is trimmed from '5' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'vp_final_reg' and it is trimmed from '5' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'hw_final_reg' and it is trimmed from '5' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'vw_final_reg' and it is trimmed from '5' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_DBus in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_errAck in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_retry in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_toutSup in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_xferAck in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_addrAck in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_SSize in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_wait in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rearbitrate in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_wrDAck in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_wrComp in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_wrBTerm in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rdDBus in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rdWdAddr in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rdDAck in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rdComp in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_rdBTerm in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_MBusy in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_MRdErr in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_MWrErr in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net Sl_MIRQ in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net layer_interlaced_r in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_out_i[0] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_out_i[1] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_out_i[2] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_out_i[3] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_out_i[4] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_r_i[1] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3848] Net clut_r_i[0] in module/entity regs_file does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'regs_file' (225#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-3491] module 'adrcnt' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12' bound to instance 'adrcnt_inst' of component 'adrcnt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'adrcnt' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-3491] module 'syncs' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/syncs.vhd:12' bound to instance 'syncs_inst' of component 'syncs' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-638] synthesizing module 'syncs' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/syncs.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'syncs' (226#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/syncs.vhd:12]
INFO: [Synth 8-3491] module 'videoaddr' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12' bound to instance 'videoaddr_inst' of component 'videoaddr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-638] synthesizing module 'videoaddr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-3491] module 'inferred_bram' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/inferred_bram.vhd:12' bound to instance 'u_shift_around' of component 'inferred_bram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-638] synthesizing module 'inferred_bram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/inferred_bram.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'inferred_bram' (227#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/inferred_bram.vhd:12]
INFO: [Synth 8-3491] module 'addr_gen' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12' bound to instance 'u_addr_gen' of component 'addr_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-638] synthesizing module 'addr_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'lh_offset_burst_num_reg' and it is trimmed from '18' to '8' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_gen' (228#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-3491] module 'addr_gen' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12' bound to instance 'u_addr_gen' of component 'addr_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-638] synthesizing module 'addr_gen__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'low_addr_reg' and it is trimmed from '13' to '12' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'lh_offset_burst_num_reg' and it is trimmed from '18' to '8' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_gen__parameterized1' (228#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'videoaddr' (229#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-3491] module 'vbuff_switch' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/vbuff_switch.vhd:12' bound to instance 'vbuff_switch_inst' of component 'vbuff_switch' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-638] synthesizing module 'vbuff_switch' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/vbuff_switch.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'vbuff_switch' (230#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/vbuff_switch.vhd:12]
WARNING: [Synth 8-3848] Net e_hres in module/entity adrcnt does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
WARNING: [Synth 8-3848] Net e_vres in module/entity adrcnt does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
WARNING: [Synth 8-3848] Net e_params_done in module/entity adrcnt does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrcnt' (231#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-3491] module 'scramble' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/scramble.vhd:12' bound to instance 'scramble_inst' of component 'scramble' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'scramble' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-3491] module 'pix_merge' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12' bound to instance 'u_pix_merge' of component 'pix_merge' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-638] synthesizing module 'pix_merge' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-3491] module 'alpha_blend' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12' bound to instance 'alpha_blend_inst' of component 'alpha_blend' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'alpha_blend' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-4471] merging register 'g_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-4471] merging register 'b_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend' (232#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3491] module 'alpha_blend' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12' bound to instance 'alpha_blend_inst' of component 'alpha_blend' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'alpha_blend__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_final_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mult_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-4471] merging register 'g_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-4471] merging register 'b_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend__parameterized1' (232#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3491] module 'rgb_ycrcb' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb.vhd:12' bound to instance 'rgb_ycrcb_inst' of component 'rgb_ycrcb' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'rgb_ycrcb' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
WARNING: [Synth 8-3848] Net q1 in module/entity logicvc_v3_01_a_delay does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay' (233#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr' (234#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no' (235#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr' (236#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_mult' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized0' (236#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_mult' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized1' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized0' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized0' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
WARNING: [Synth 8-3848] Net q1 in module/entity logicvc_v3_01_a_delay__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized0' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized2' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized1' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized1' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
WARNING: [Synth 8-3848] Net q1 in module/entity logicvc_v3_01_a_delay__parameterized1 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized1' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
WARNING: [Synth 8-3848] Net q1 in module/entity logicvc_v3_01_a_delay__parameterized2 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized2' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized3' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized2' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized2' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized4' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized3' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized3' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_mult__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized5' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_mult__parameterized0' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_mult__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized6' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_mult__parameterized1' (237#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_get_round_addend' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_get_round_addend' (238#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized7' (238#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized4' (238#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized4' (238#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized8' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized5' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized5' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round__parameterized0' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_get_round_addend__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_get_round_addend__parameterized0' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized9' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized6' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized6' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round__parameterized1' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
WARNING: [Synth 8-3848] Net q1 in module/entity logicvc_v3_01_a_delay__parameterized3 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized3' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_max_sat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized10' (239#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_max_sat' (240#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_min_sat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized11' (240#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_min_sat' (241#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rgb_ycrcb' (242#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/rgb_ycrcb.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'three_layers.alpha_blend_input_0_reg[1]' and it is trimmed from '24' to '16' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[0].vbuf_16bit.layer_alpha_gen.vbuf_iii_reg[0]' and it is trimmed from '24' to '16' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[0].not_alpha_layer.vbuf_i_reg[0]' and it is trimmed from '32' to '16' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[1].not_alpha_layer.vbuf_i_reg[1]' and it is trimmed from '32' to '24' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pix_merge' (243#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-3491] module 'video_fifo' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12' bound to instance 'u_video_fifo' of component 'video_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-638] synthesizing module 'video_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-3491] module 'universal_fifo' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12' bound to instance 'u_universal_fifo' of component 'universal_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'universal_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-3491] module 'brams' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12' bound to instance 'fifo_brams' of component 'brams' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'brams' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'brams' (244#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'universal_fifo' (245#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-3491] module 'universal_fifo' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12' bound to instance 'u_universal_fifo' of component 'universal_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'universal_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-3491] module 'brams' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12' bound to instance 'fifo_brams' of component 'brams' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'brams__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'brams__parameterized1' (245#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'universal_fifo__parameterized1' (245#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/universal_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3848] Net vbuf_i[2] in module/entity video_fifo does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3848] Net vbuf_i[3] in module/entity video_fifo does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3848] Net vbuf_i[4] in module/entity video_fifo does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'video_fifo' (246#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'scramble' (247#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-3491] module 'videorst' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videorst.vhd:12' bound to instance 'videorst_inst' of component 'videorst' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'videorst' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videorst.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'videorst' (248#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/videorst.vhd:12]
INFO: [Synth 8-3491] module 'video_out' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12' bound to instance 'video_out_inst' of component 'video_out' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'video_out' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'video_out' (249#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
INFO: [Synth 8-3491] module 'axi_wrapper' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi_wrapper.vhd:16' bound to instance 'axi_wrapper_inst' of component 'axi_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi_wrapper.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (250#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/axi_wrapper.vhd:16]
INFO: [Synth 8-3491] module 'xutil' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/xutil.vhd:12' bound to instance 'tb_inst' of component 'xutil' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'xutil' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/xutil.vhd:12]
WARNING: [Synth 8-614] signal 'low' is read in the process but is not in the sensitivity list [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'xutil' (251#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-3491] module 'a_flag_generator' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12' bound to instance 'a_flag_generator_inst' of component 'a_flag_generator' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'a_flag_generator' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'a_flag_generator' (252#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3848] Net mem_req in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net mem_wr in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net mem_addr in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net mem_data in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net mem_data_be in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net mem_burst in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_request in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_priority in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_buslock in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_rnw in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_be in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_size in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_type in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_msize in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_tattribute in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_lockerr in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_abort in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_abus in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_uabus in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_wrburst in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_wrdbus in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net m_rdburst in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net itu656_clk_o in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net itu656_data_o in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net lvds_data_out_p in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net lvds_data_out_n in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net lvds_clk_out_p in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net lvds_clk_out_n in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net dvi_clk_p in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net dvi_clk_n in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net dvi_data_p in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
WARNING: [Synth 8-3848] Net dvi_data_n in module/entity logicvc does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc' (253#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_LOGICVC_0_0' (254#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/synth/system_top_LOGICVC_0_0.vhd:153]
WARNING: [Synth 8-350] instance 'LOGICVC_0' of module 'system_top_LOGICVC_0_0' requires 89 connections, but only 76 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1175]
INFO: [Synth 8-638] synthesizing module 'system_top_binary_to_grey_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/synth/system_top_binary_to_grey_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'binary_to_grey' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/binary_to_grey_v1_0/a7b8fedf/binary_to_grey.srcs/sources_1/binary_to_grey.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/binary_to_grey_v1_0/a7b8fedf/binary_to_grey.srcs/sources_1/binary_to_grey.v:31]
INFO: [Synth 8-256] done synthesizing module 'binary_to_grey' (255#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/binary_to_grey_v1_0/a7b8fedf/binary_to_grey.srcs/sources_1/binary_to_grey.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_binary_to_grey_1_0' (256#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/synth/system_top_binary_to_grey_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_vbuff_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_vbuff_0/synth/system_top_vbuff_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (256#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_vbuff_0' (257#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_vbuff_0/synth/system_top_vbuff_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_xlslice_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/synth/system_top_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized4' (257#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlslice_1_0' (258#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/synth/system_top_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_zero_1bit_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_1bit_0/synth/system_top_zero_1bit_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_top_zero_1bit_0' (259#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_1bit_0/synth/system_top_zero_1bit_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_zero_d_pix_i_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_d_pix_i_0/synth/system_top_zero_d_pix_i_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (259#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_zero_d_pix_i_0' (260#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_d_pix_i_0/synth/system_top_zero_d_pix_i_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_zero_gpi_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_gpi_0/synth/system_top_zero_gpi_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (260#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_zero_gpi_0' (261#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_gpi_0/synth/system_top_zero_gpi_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Video_Display_imp_9E0E0Y' (262#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:900]
INFO: [Synth 8-638] synthesizing module 'Video_Processing_imp_45TBPN' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1271]
INFO: [Synth 8-638] synthesizing module 'system_top_FILTER_ENGINE_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/synth/system_top_FILTER_ENGINE_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter_top' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_top.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_Block_Mat_exit11224_proc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Block_Mat_exit11224_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Block_Mat_exit11224_proc' (263#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Block_Mat_exit11224_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_AXIvideo2Mat.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat' (264#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Loop_1_proc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Loop_1_proc_line_buffer_0_0_val' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc_line_buffer_0_0_val.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_Loop_1_proc_line_buffer_0_0_val_ram' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc_line_buffer_0_0_val.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Loop_1_proc_line_buffer_0_0_val_ram' (265#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc_line_buffer_0_0_val.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Loop_1_proc_line_buffer_0_0_val' (266#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc_line_buffer_0_0_val.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_muladd_8ns_6ns_8ns_13_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_mac_muladd_8ns_6ns_8ns_13_1.v:21]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_muladd_8ns_6ns_8ns_13_1_DSP48_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_mac_muladd_8ns_6ns_8ns_13_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_muladd_8ns_6ns_8ns_13_1_DSP48_0' (267#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_mac_muladd_8ns_6ns_8ns_13_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_muladd_8ns_6ns_8ns_13_1' (268#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_mac_muladd_8ns_6ns_8ns_13_1.v:21]
INFO: [Synth 8-638] synthesizing module 'image_filter_am_addmul_8ns_9ns_12ns_22_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_am_addmul_8ns_9ns_12ns_22_1.v:17]
INFO: [Synth 8-638] synthesizing module 'image_filter_am_addmul_8ns_9ns_12ns_22_1_DSP48_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_am_addmul_8ns_9ns_12ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_am_addmul_8ns_9ns_12ns_22_1_DSP48_1' (269#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_am_addmul_8ns_9ns_12ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_am_addmul_8ns_9ns_12ns_22_1' (270#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_am_addmul_8ns_9ns_12ns_22_1.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1550]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Loop_1_proc' (271#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Mat2AXIvideo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Mat2AXIvideo.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Mat2AXIvideo' (272#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_rows_V_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_rows_V_channel_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_rows_V_channel_shiftReg' (273#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_rows_V_channel' (274#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_cols_V_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_cols_V_channel_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_cols_V_channel_shiftReg' (275#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_cols_V_channel' (276#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_rows_V_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_rows_V_channel_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_rows_V_channel_shiftReg' (277#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_rows_V_channel' (278#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_cols_V_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_cols_V_channel_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_cols_V_channel_shiftReg' (279#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_cols_V_channel' (280#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V_shiftReg' (281#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_0_V' (282#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V_shiftReg' (283#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_1_V' (284#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_2_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_data_stream_2_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_2_V_shiftReg' (285#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_data_stream_2_V' (286#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V_shiftReg' (287#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_0_V' (288#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V_shiftReg' (289#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_1_V' (290#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_2_V' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_1_data_stream_2_V_shiftReg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_2_V_shiftReg' (291#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_1_data_stream_2_V' (292#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (293#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_CONTROL_BUS_if' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_CONTROL_BUS_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_CONTROL_BUS_if.v:209]
INFO: [Synth 8-256] done synthesizing module 'image_filter_CONTROL_BUS_if' (294#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_CONTROL_BUS_if.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_rst_n_if' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_rst_n_if' (295#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_ap_rst_n_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_top' (296#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_top_FILTER_ENGINE_0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/synth/system_top_FILTER_ENGINE_0.v:57]
WARNING: [Synth 8-350] instance 'FILTER_ENGINE' of module 'system_top_FILTER_ENGINE_0' requires 38 connections, but only 35 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1576]
INFO: [Synth 8-638] synthesizing module 'system_top_FILTER_VDMA_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/synth/system_top_FILTER_VDMA_0.vhd:135]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/synth/system_top_FILTER_VDMA_0.vhd:382]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1171]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1172]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32273]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31444]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31448]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31452]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30483]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized1' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized2' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31397]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized3 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32071]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized28' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized29' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized30' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized31' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized31' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized32' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized32' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized33' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized33' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized34' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized34' (297#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized35' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized35' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized36' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized36' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized37' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized37' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized2' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1171]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1172]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32273]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31444]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31448]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31452]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30483]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin__parameterized1 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31397]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized4 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32071]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized1' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized38' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized38' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized39' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized39' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized40' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized40' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized41' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized41' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized42' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized42' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized43' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized43' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (298#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (299#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (299#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (299#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (300#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (301#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (301#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (301#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (301#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (301#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized14' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (302#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (303#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized11' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized11' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized11' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized11' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized12' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized12' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized12' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized12' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized15' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized16' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized17' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized18' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized19' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized2' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (304#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_top_FILTER_VDMA_0' (305#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/synth/system_top_FILTER_VDMA_0.vhd:135]
WARNING: [Synth 8-350] instance 'FILTER_VDMA' of module 'system_top_FILTER_VDMA_0' requires 71 connections, but only 69 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1612]
INFO: [Synth 8-638] synthesizing module 'filter_rst_imp_1SESMO9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1695]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_util_flipflop_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_flipflop_0/synth/system_top_filter_util_flipflop_0.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_flipflop_v1_0/13269e97/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_flipflop_0/synth/system_top_filter_util_flipflop_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_util_flipflop_0' (306#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_flipflop_0/synth/system_top_filter_util_flipflop_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_util_reduced_logic_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_reduced_logic_0/synth/system_top_filter_util_reduced_logic_0.vhd:66]
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_reduced_logic_0/synth/system_top_filter_util_reduced_logic_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic__parameterized1' (306#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v1_0/5a093f30/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_util_reduced_logic_0' (307#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_util_reduced_logic_0/synth/system_top_filter_util_reduced_logic_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_xlconcat_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_xlconcat_0/synth/system_top_filter_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized2' (307#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v1_0/011661d2/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_xlconcat_0' (308#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_filter_xlconcat_0/synth/system_top_filter_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_logic_one_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/synth/system_top_logic_one_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_top_logic_one_1' (309#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/synth/system_top_logic_one_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'filter_rst_imp_1SESMO9' (310#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1695]
INFO: [Synth 8-638] synthesizing module 'system_top_zero_tdest_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_tdest_0/synth/system_top_zero_tdest_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (310#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_zero_tdest_0' (311#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_tdest_0/synth/system_top_zero_tdest_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_zero_tstrb_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_tstrb_0/synth/system_top_zero_tstrb_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized3' (311#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_0/2544ca47/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_zero_tstrb_0' (312#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_zero_tstrb_0/synth/system_top_zero_tstrb_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Video_Processing_imp_45TBPN' (313#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1271]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_gp0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:7337]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1T0AQBB' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:2381]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1T0AQBB' (314#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:2381]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_13Q4FE9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_13Q4FE9' (315#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_90U3I3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3284]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_90U3I3' (316#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3284]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JE1HTP' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3416]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JE1HTP' (317#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3416]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19ONJ72' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3548]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19ONJ72' (318#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3548]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1HRDKFC' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3680]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1HRDKFC' (319#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3680]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_UMUMAQ' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3812]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_cc_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/synth/system_top_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axic_sample_cycle_ratio' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axic_sample_cycle_ratio' (320#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter' (321#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized0' (321#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized1' (321#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axic_sync_clock_converter__parameterized2' (321#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' (322#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_cc_0' (323#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/synth/system_top_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_m06_regslice_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m06_regslice_0/synth/system_top_m06_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (324#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (325#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (325#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (325#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (325#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (326#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (327#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_m06_regslice_0' (328#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m06_regslice_0/synth/system_top_m06_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_top_m06_regslice_0' requires 40 connections, but only 38 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4037]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_UMUMAQ' (329#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:3812]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_32HU78' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4078]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_32HU78' (330#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4078]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_X6AQYT' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4203]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_X6AQYT' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4203]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11R12EU' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4335]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (331#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (332#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (333#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (334#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (335#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (336#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (337#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (337#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (338#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (339#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (340#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (340#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (340#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (341#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (342#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (343#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_0' (344#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11R12EU' (345#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4335]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (346#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (347#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (348#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (349#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (350#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (350#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (351#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (352#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (353#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (354#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_0' (355#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:57]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_arprot' does not match port width (27) of module 'system_top_xbar_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:8774]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_awprot' does not match port width (27) of module 'system_top_xbar_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:8778]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_gp0_0' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:7337]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_hp0_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:8813]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_SR4F8T' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:2513]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_1/synth/system_top_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (356#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (357#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (358#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (359#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (360#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized5' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized5' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized9' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (361#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (362#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (363#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (363#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_1' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_1/synth/system_top_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_data_fifo_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_0/synth/system_top_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized6' (364#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (365#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (365#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (365#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized6' (365#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14630]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (366#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized20' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized21' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized7' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized22' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized23' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized7' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14630]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized8' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized7' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized24' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized25' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized1' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized26' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized27' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized9' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized1 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14630]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized1' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized10' (367#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (368#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_data_fifo_0' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_0/synth/system_top_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_regslice_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_0/synth/system_top_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (369#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_regslice_0' (370#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_0/synth/system_top_m00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_SR4F8T' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:2513]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1MUGA4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4640]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_data_fifo_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_0/synth/system_top_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized10' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized10' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized13' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized14' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized9' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized28' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized29' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized2' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized30' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized31' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized31' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized2 does not have driver. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14630]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized2' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized11' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' (371#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_data_fifo_0' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_0/synth/system_top_s00_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'system_top_s00_data_fifo_0' requires 40 connections, but only 39 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4817]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_regslice_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/synth/system_top_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (372#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_regslice_0' (373#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/synth/system_top_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1MUGA4' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4640]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_QS16SQ' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5381]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_data_fifo_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_0/synth/system_top_s01_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized12' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized12' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized1' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized17' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized11' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized32' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized32' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized33' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized33' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized3' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized34' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized34' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized35' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized35' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized3' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized18' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized18' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized14' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized18' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized18' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized19' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized2' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized20' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized19' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized13' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized36' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized36' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized37' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized37' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized4' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized38' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized38' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized39' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized39' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized15' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized4' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized19' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized19' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized12' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized12' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' (374#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_data_fifo_0' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_0/synth/system_top_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'system_top_s01_data_fifo_0' requires 80 connections, but only 78 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5738]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_regslice_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_0/synth/system_top_s01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (375#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_regslice_0' (376#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_0/synth/system_top_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_QS16SQ' (377#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5381]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_1/synth/system_top_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (377#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (377#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (377#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (378#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (379#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (380#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (381#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized1' (381#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (381#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (382#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (383#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' (383#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (383#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized2' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (384#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' (385#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (386#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized3' (386#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (386#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (387#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (387#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_1' (388#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_1/synth/system_top_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_hp0_0' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:8813]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_hp2_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:9585]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1GVWDUQ' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1735]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_2/synth/system_top_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized21' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized20' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized16' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized16' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized20' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized20' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized13' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized13' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized22' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized21' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized17' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized21' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized21' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized14' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized14' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized23' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized22' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized11' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized18' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized22' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized19' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized22' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized15' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized15' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (389#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_2' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_2/synth/system_top_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_data_fifo_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_1/synth/system_top_m00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized24' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized12' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized19' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized19' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized25' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized3' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized26' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized24' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized7' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized7' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized7' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized15' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized40' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized40' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized41' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized41' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized5' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized20' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized42' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized42' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized43' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized43' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized20' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized5' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized24' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized24' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized27' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized25' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized13' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized21' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized25' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized25' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized28' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized4' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized29' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized26' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized8' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized8' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized8' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized17' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized44' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized44' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized45' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized45' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized6' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized22' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized46' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized46' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized47' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized47' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized22' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized6' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized26' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized23' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized26' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized16' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized16' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' (390#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_data_fifo_1' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_1/synth/system_top_m00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_regslice_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_1/synth/system_top_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (391#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_regslice_1' (392#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_1/synth/system_top_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1GVWDUQ' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:1735]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PA97FN' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4900]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_data_fifo_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_1/synth/system_top_s00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized30' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized27' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized14' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized23' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized23' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized23' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized27' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized27' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized31' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized31' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized5' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized32' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized32' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized28' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized19' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized9' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized9' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized9' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized9' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized9' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized19' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized48' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized48' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized49' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized49' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized7' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized24' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized50' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized50' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized51' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized51' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized24' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized7' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized28' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized28' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized25' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized28' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized17' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized17' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized3' (393#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_data_fifo_1' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_1/synth/system_top_s00_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'system_top_s00_data_fifo_1' requires 34 connections, but only 33 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5050]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_regslice_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_1/synth/system_top_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (394#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_regslice_1' (395#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_1/synth/system_top_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PA97FN' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:4900]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1FJ4HID' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5121]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_data_fifo_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_1/synth/system_top_s01_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized33' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized33' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized29' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized15' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized25' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized25' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized25' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized29' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized29' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized29' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized6' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized34' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized34' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized6' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32480]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized35' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized35' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized30' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized21' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized10' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized10' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized10' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized10' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized10' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized21' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized52' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized52' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized53' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized53' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized8' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9477]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized27' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized26' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized54' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized54' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized55' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized55' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized26' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized8' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14634]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized30' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized30' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized27' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized30' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized18' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized18' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized4' (396#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_data_fifo_1' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_1/synth/system_top_s01_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'system_top_s01_data_fifo_1' requires 40 connections, but only 39 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5298]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_regslice_1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_1/synth/system_top_s01_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (397#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_regslice_1' (398#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_1/synth/system_top_s01_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1FJ4HID' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5121]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_2/synth/system_top_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized4' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized4' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized10' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized10' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized11' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized16' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized17' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized17' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized1' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized5' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized5' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized1' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized1' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' (399#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_2' (400#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_xbar_2/synth/system_top_xbar_2.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10162]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10179]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10180]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10182]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'system_top_xbar_2' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10183]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_top_xbar_2' requires 78 connections, but only 76 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:10112]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_hp2_0' (401#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:9585]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_1_0_clk_wiz' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (402#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_1_0_clk_wiz' (403#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_1_0' (404#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_proc_sys_reset_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/synth/system_top_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/synth/system_top_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (405#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized44' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized44' (405#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized45' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized45' (405#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (406#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (407#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (408#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (409#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_top_proc_sys_reset_1_0' (410#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/synth/system_top_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'system_top_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:7172]
INFO: [Synth 8-638] synthesizing module 'system_top_processing_system7_1_0' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (411#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (412#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (413#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:646]
INFO: [Synth 8-256] done synthesizing module 'system_top_processing_system7_1_0' (414#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_1' of module 'system_top_processing_system7_1_0' requires 178 connections, but only 154 given [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:7180]
INFO: [Synth 8-256] done synthesizing module 'system_top' (415#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v:5901]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (416#1) [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/hdl/system_top_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:25 ; elapsed = 00:11:42 . Memory (MB): peak = 1832.297 ; gain = 1029.645 ; free physical = 7541 ; free virtual = 18515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[31] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[30] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[29] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[28] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[27] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[26] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[25] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[24] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[23] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[22] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[21] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[20] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[19] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[18] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[17] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[16] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[15] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[14] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[13] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[12] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[11] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[10] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[9] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[8] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[7] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[6] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[5] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[4] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[3] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[2] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[1] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin register_module_inst:eventlog_cur_cnt[0] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1586]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:27 ; elapsed = 00:11:47 . Memory (MB): peak = 1832.297 ; gain = 1029.645 ; free physical = 7542 ; free virtual = 18515
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc]
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/system_top_CRESAMPLE_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/CRESAMPLE_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/system_top_CRESAMPLE_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/CRESAMPLE_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/system_top_CRESAMPLE_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/system_top_TPG_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/system_top_TPG_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/system_top_TPG_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/system_top_YUV2RGB_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/YUV2RGB_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/system_top_YUV2RGB_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/YUV2RGB_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/system_top_YUV2RGB_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1002 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDR => FDRE: 975 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 6 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  RAMB16_S18_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1: 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2049.602 ; gain = 0.000 ; free physical = 7376 ; free virtual = 18350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:12:11 ; elapsed = 00:12:28 . Memory (MB): peak = 2049.605 ; gain = 1246.953 ; free physical = 7369 ; free virtual = 18343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:12:11 ; elapsed = 00:12:28 . Memory (MB): peak = 2049.605 ; gain = 1246.953 ; free physical = 7369 ; free virtual = 18343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_top_i/PERF_MON_HP0_HP2/inst. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 211).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/CRESAMPLE_0/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 219).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/TPG_0/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/TPG_VDMA/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 229).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/VID_IN_AXI4S/inst. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 237).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/VTC_0/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 242).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/YUV2RGB_0/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 247).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/FILTER_VDMA/U0. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 256).
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_1/inst. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 270).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_1/inst. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 286).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0/m06_couplers/auto_cc/inst. (constraint file  /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/dont_touch.xdc, line 317).
Applied set_property DONT_TOUCH = true for system_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/EMIO_GPIO/ext_fsync_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/EMIO_GPIO/filter_rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/EMIO_GPIO/iic_rst_b_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/EMIO_GPIO/vid_in_rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/EMIO_GPIO/video_sel_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Fsync_Select/async_util_flipflop_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Fsync_Select/async_util_flipflop_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Fsync_Select/fsync_util_flipflop_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Fsync_Select/fsync_util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Fsync_Select/fsync_util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/PERF_MON_HP0_HP2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/PL_PS_Interrupts/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/PL_PS_Interrupts/xlconcat_INTR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/CRESAMPLE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/HDMI_IN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/TPG_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/TPG_VDMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/VIDEO_MUX_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/VID_IN_AXI4S. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/VTC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/YUV2RGB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/vid_in_rst_RnM/logic_one. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/vid_in_rst_RnM/tpg_util_flipflop_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/vid_in_rst_RnM/util_reduced_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Capture/vid_in_rst_RnM/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/LOGICVC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/binary_to_grey_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/vbuff. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/zero_1bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/zero_d_pix_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Display/zero_gpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/FILTER_ENGINE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/FILTER_VDMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/filter_rst_RnM/filter_util_flipflop. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/filter_rst_RnM/filter_util_reduced_logic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/filter_rst_RnM/filter_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/filter_rst_RnM/logic_one. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/zero_tdest. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Video_Processing/zero_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_gp0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi4_hp2/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_1. (constraint file  auto generated constraint, line ).
info: SDC command 'set_propagated_clock' ignored 2 time(s)
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:12:12 ; elapsed = 00:12:29 . Memory (MB): peak = 2049.605 ; gain = 1246.953 ; free physical = 7369 ; free virtual = 18342
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_3downto0_is_0x4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_3downto0_is_0x8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x08" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Addr_3downto0_is_0xC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_3downto0_is_0x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Addr_7downto4_is_0x5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Last_fifo_Wr_en_reg' into 'Last_Write_d1_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1703]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:342]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:342]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Last_fifo_Wr_en_reg' into 'Last_Write_d1_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:1703]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:342]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_metric_calc.v:342]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'sat_type_cr_reg' into 'saturate_cr_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ff8fa80c/hdl/v_cresample_v4_0_vh_rfs.vhd:8151]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'PRNG4PrstEn_reg' into 'PRNG2PrstEn_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6272]
INFO: [Synth 8-5544] ROM "GPatHCount" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ZPStart" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CheckerBoardArray[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bar_Y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bar_Cb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bar_Cr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "XHairValue" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RLEPattern[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EnableTartan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
ROM "TartanBarSel" will be implemented in logic because its size less than 1024
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'det_v0bp_start_hori_int2_reg[11:0]' into 'det_v0sync_start_hori_int2_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3584]
INFO: [Synth 8-4471] merging register 'det_v1fp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3587]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3588]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3589]
INFO: [Synth 8-4471] merging register 'det_v1active_start_hori_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3590]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3595]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_int2_reg[11:0]' into 'det_v1total_reg[11:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3596]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/a_flag_generator.vhd:12]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'line_buffer_0_1_val_addr_reg_1388_reg[10:0]' into 'line_buffer_0_0_val_addr_reg_1382_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:917]
INFO: [Synth 8-4471] merging register 'line_buffer_0_2_val_addr_reg_1394_reg[10:0]' into 'line_buffer_0_0_val_addr_reg_1382_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:918]
INFO: [Synth 8-4471] merging register 'line_buffer_1_0_val_addr_reg_1364_reg[10:0]' into 'line_buffer_0_0_val_addr_reg_1382_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:919]
INFO: [Synth 8-4471] merging register 'line_buffer_1_1_val_addr_reg_1370_reg[10:0]' into 'line_buffer_0_0_val_addr_reg_1382_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:920]
INFO: [Synth 8-4471] merging register 'line_buffer_1_2_val_addr_reg_1376_reg[10:0]' into 'line_buffer_0_0_val_addr_reg_1382_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:921]
INFO: [Synth 8-4471] merging register 'tmp4_reg_1469_reg[0:0]' into 'tmp9_reg_1430_reg[0:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1518]
INFO: [Synth 8-4471] merging register 'tmp_6_i2_reg_1474_reg[0:0]' into 'tmp9_reg_1430_reg[0:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1562]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_line_buffer_0_1_val_addr_reg_1388_pp0_it1_reg[10:0]' into 'ap_reg_ppstg_line_buffer_0_0_val_addr_reg_1382_pp0_it1_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:858]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_line_buffer_0_2_val_addr_reg_1394_pp0_it1_reg[10:0]' into 'ap_reg_ppstg_line_buffer_0_0_val_addr_reg_1382_pp0_it1_reg[10:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:859]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_1572_reg' and it is trimmed from '22' to '21' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:894]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_17_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_frame_number_grtr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_frame_number_grtr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-5562] The signal GEN_METRIC_RAM.Metric_ram_CDCR_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/brams.vhd:12]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               11 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               11 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               11 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               11 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:12:25 ; elapsed = 00:13:03 . Memory (MB): peak = 2049.605 ; gain = 1246.953 ; free physical = 7390 ; free virtual = 18364
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'system_top_i/Video_Capture/TPG_0/U0/tpg_top_inst/intcore/PRNG1' (prng) to 'system_top_i/Video_Capture/TPG_0/U0/tpg_top_inst/intcore/PRNG3'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |axi_perf_mon_v5_0_advanced__GB0 |           1|     30444|
|2     |axi_perf_mon_v5_0_advanced__GB1 |           1|      6469|
|3     |axi_perf_mon_v5_0_top__GC0      |           1|        18|
|4     |Video_Capture_imp_15R885Y__GB0  |           1|     34074|
|5     |system_top_TPG_0_0              |           1|     11721|
|6     |Video_Capture_imp_15R885Y__GB2  |           1|     13304|
|7     |system_top__GCB0                |           1|     37958|
|8     |system_top__GCB1                |           1|     10278|
|9     |system_top__GCB2                |           1|     27959|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x08" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_15downto8_is_0x03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addr_7downto0_is_0x00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg' into 'GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst/s_level_out_d5_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_register_module.v:702]
INFO: [Synth 8-4471] merging register 'trigger_in_ack_r_reg' into 'trigger_sig_cdc_sync/s_level_out_d5_reg' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_perf_mon_v5_0/112f3b93/hdl/src/verilog/axi_perf_mon_v5_0_advanced.v:1917]
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3917] design axi_perf_mon_v5_0_advanced__GB0 has port Slot_0_Sync_Data_Valid driven by constant 1
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port slot_0_axi_aclk
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port slot_0_axi_aresetn
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port slot_1_axi_aclk
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_advanced__GB0 has unconnected port slot_1_axi_aresetn
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
WARNING: [Synth 8-115] binding instance 'i_101' in module 'partition' to reference 'logic__427' which has no pins
WARNING: [Synth 8-115] binding instance 'i_102' in module 'partition' to reference 'logic__428' which has no pins
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:846]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:847]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:846]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:847]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:846]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:847]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/v_ycrcb2rgb_v7_1/9a3368cc/hdl/v_ycrcb2rgb_v7_1_vh_rfs.vhd:846]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ExtendedBlueNoise_reg, operation Mode is: (A2*B2)'.
DSP Report: register BlueCOS/data_reg is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: register BlueLn/data_reg is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: register ExtendedBlueNoise_reg is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: Generating DSP BlueNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP BlueNoise_reg.
DSP Report: register BlueNoise_reg is absorbed into DSP BlueNoise_reg.
DSP Report: operator multOp is absorbed into DSP BlueNoise_reg.
DSP Report: Generating DSP ExtendedGreenNoise_reg, operation Mode is: (A2*B2)'.
DSP Report: register GreenCOS/data_reg is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: register GreenLn/data_reg is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: register ExtendedGreenNoise_reg is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: Generating DSP GreenNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP GreenNoise_reg.
DSP Report: register GreenNoise_reg is absorbed into DSP GreenNoise_reg.
DSP Report: operator multOp is absorbed into DSP GreenNoise_reg.
DSP Report: Generating DSP ExtendedRedNoise_reg, operation Mode is: (A2*B2)'.
DSP Report: register RedCOS/data_reg is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: register RedLn/data_reg is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: register ExtendedRedNoise_reg is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: Generating DSP RedNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP RedNoise_reg.
DSP Report: register RedNoise_reg is absorbed into DSP RedNoise_reg.
DSP Report: operator multOp is absorbed into DSP RedNoise_reg.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator p0 is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator p0 is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator p0 is absorbed into DSP p.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/6e9ac27e/hdl/verilog/image_filter_Loop_1_proc.v:1582]
INFO: [Synth 8-5546] ROM "tmp_17_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_437_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_reg_1572_reg, operation Mode is: ((D'+A'')*(B:0x556))'.
DSP Report: register ap_reg_ppstg_tmp_2_i3_reg_1506_pp0_it5_reg is absorbed into DSP mul_reg_1572_reg.
DSP Report: register ap_reg_ppstg_pix_val_0_reg_1435_pp0_it4_reg is absorbed into DSP mul_reg_1572_reg.
DSP Report: register ap_reg_ppstg_pix_val_0_reg_1435_pp0_it5_reg is absorbed into DSP mul_reg_1572_reg.
DSP Report: register mul_reg_1572_reg is absorbed into DSP mul_reg_1572_reg.
DSP Report: operator image_filter_am_addmul_8ns_9ns_12ns_22_1_U18/image_filter_am_addmul_8ns_9ns_12ns_22_1_DSP48_1_U/p is absorbed into DSP mul_reg_1572_reg.
DSP Report: operator image_filter_am_addmul_8ns_9ns_12ns_22_1_U18/image_filter_am_addmul_8ns_9ns_12ns_22_1_DSP48_1_U/s is absorbed into DSP mul_reg_1572_reg.
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '38' to '36' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '38' to '36' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '38' to '36' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '38' to '36' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '59' to '51' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '59' to '51' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '59' to '51' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '59' to '51' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_pix_num_reg' and it is trimmed from '18' to '5' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_pix_num_reg' and it is trimmed from '18' to '5' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_pix_num_reg' and it is trimmed from '18' to '6' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_pix_num_reg' and it is trimmed from '18' to '6' bits. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xylon/logicvc_v3_01_a/d6ec1812/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP b_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_ain_d_reg is absorbed into DSP b_final_reg.
DSP Report: register b_cin_dd_reg is absorbed into DSP b_final_reg.
DSP Report: register b_final_reg is absorbed into DSP b_final_reg.
DSP Report: register b_mult_reg is absorbed into DSP b_final_reg.
DSP Report: register b_preadd_reg is absorbed into DSP b_final_reg.
DSP Report: operator plusOp is absorbed into DSP b_final_reg.
DSP Report: operator multOp is absorbed into DSP b_final_reg.
DSP Report: operator minusOp is absorbed into DSP b_final_reg.
DSP Report: Generating DSP g_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_ain_d_reg is absorbed into DSP g_final_reg.
DSP Report: register g_cin_dd_reg is absorbed into DSP g_final_reg.
DSP Report: register g_final_reg is absorbed into DSP g_final_reg.
DSP Report: register g_mult_reg is absorbed into DSP g_final_reg.
DSP Report: register g_preadd_reg is absorbed into DSP g_final_reg.
DSP Report: operator plusOp is absorbed into DSP g_final_reg.
DSP Report: operator multOp is absorbed into DSP g_final_reg.
DSP Report: operator minusOp is absorbed into DSP g_final_reg.
DSP Report: Generating DSP r_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_cin_dd_reg is absorbed into DSP r_final_reg.
DSP Report: register r_ain_d_reg is absorbed into DSP r_final_reg.
DSP Report: register r_final_reg is absorbed into DSP r_final_reg.
DSP Report: register r_mult_reg is absorbed into DSP r_final_reg.
DSP Report: register r_preadd_reg is absorbed into DSP r_final_reg.
DSP Report: operator plusOp is absorbed into DSP r_final_reg.
DSP Report: operator multOp is absorbed into DSP r_final_reg.
DSP Report: operator minusOp is absorbed into DSP r_final_reg.
DSP Report: Generating DSP b_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_ain_d_reg is absorbed into DSP b_final_reg.
DSP Report: register b_cin_dd_reg is absorbed into DSP b_final_reg.
DSP Report: register b_final_reg is absorbed into DSP b_final_reg.
DSP Report: register b_mult_reg is absorbed into DSP b_final_reg.
DSP Report: register b_preadd_reg is absorbed into DSP b_final_reg.
DSP Report: operator plusOp is absorbed into DSP b_final_reg.
DSP Report: operator multOp is absorbed into DSP b_final_reg.
DSP Report: operator minusOp is absorbed into DSP b_final_reg.
DSP Report: Generating DSP g_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_ain_d_reg is absorbed into DSP g_final_reg.
DSP Report: register g_cin_dd_reg is absorbed into DSP g_final_reg.
DSP Report: register g_final_reg is absorbed into DSP g_final_reg.
DSP Report: register g_mult_reg is absorbed into DSP g_final_reg.
DSP Report: register g_preadd_reg is absorbed into DSP g_final_reg.
DSP Report: operator plusOp is absorbed into DSP g_final_reg.
DSP Report: operator multOp is absorbed into DSP g_final_reg.
DSP Report: operator minusOp is absorbed into DSP g_final_reg.
DSP Report: Generating DSP r_final_reg, operation Mode is: (C'+(((D-A))'*B2)')'.
DSP Report: register r_cin_dd_reg is absorbed into DSP r_final_reg.
DSP Report: register r_ain_d_reg is absorbed into DSP r_final_reg.
DSP Report: register r_final_reg is absorbed into DSP r_final_reg.
DSP Report: register r_mult_reg is absorbed into DSP r_final_reg.
DSP Report: register r_preadd_reg is absorbed into DSP r_final_reg.
DSP Report: operator plusOp is absorbed into DSP r_final_reg.
DSP Report: operator multOp is absorbed into DSP r_final_reg.
DSP Report: operator minusOp is absorbed into DSP r_final_reg.
DSP Report: Generating DSP mult_aRG/reg/needs_delay.shift_register_reg[2], operation Mode is: (((A:0x4c8b)*B)')'.
DSP Report: register mult_aRG/reg/needs_delay.shift_register_reg[2] is absorbed into DSP mult_aRG/reg/needs_delay.shift_register_reg[2].
DSP Report: register mult_aRG/reg/needs_delay.shift_register_reg[1] is absorbed into DSP mult_aRG/reg/needs_delay.shift_register_reg[2].
DSP Report: operator mult_aRG/multOp is absorbed into DSP mult_aRG/reg/needs_delay.shift_register_reg[2].
DSP Report: Generating DSP sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[2], operation Mode is: (((A:0x1d2f)*B)')'.
DSP Report: register sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[2] is absorbed into DSP sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[2].
DSP Report: register sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[1] is absorbed into DSP sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[2].
DSP Report: operator sp3_v2_v2p_mult1.mult_bBG/multOp is absorbed into DSP sp3_v2_v2p_mult1.mult_bBG/reg/needs_delay.shift_register_reg[2].
DSP Report: Generating DSP sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[2], operation Mode is: ((A*(B:0x9062))')'.
DSP Report: register sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[2] is absorbed into DSP sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[2].
DSP Report: register sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[1] is absorbed into DSP sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[2].
DSP Report: operator sp3_v2_v2p_mult23.mult_cBY/multOp is absorbed into DSP sp3_v2_v2p_mult23.mult_cBY/reg/needs_delay.shift_register_reg[2].
DSP Report: Generating DSP sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[2], operation Mode is: ((A*(B:0xb687))')'.
DSP Report: register sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[2] is absorbed into DSP sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[2].
DSP Report: register sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[1] is absorbed into DSP sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[2].
DSP Report: operator sp3_v2_v2p_mult23.mult_dRY/multOp is absorbed into DSP sp3_v2_v2p_mult23.mult_dRY/reg/needs_delay.shift_register_reg[2].
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:12:29 ; elapsed = 00:13:31 . Memory (MB): peak = 2069.246 ; gain = 1266.594 ; free physical = 5533 ; free virtual = 16645
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:12:29 ; elapsed = 00:13:31 . Memory (MB): peak = 2069.246 ; gain = 1266.594 ; free physical = 5533 ; free virtual = 16645

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |axi_perf_mon_v5_0_advanced__GB0 |           1|     30703|
|2     |axi_perf_mon_v5_0_advanced__GB1 |           1|      6463|
|3     |axi_perf_mon_v5_0_top__GC0      |           1|        17|
|4     |Video_Capture_imp_15R885Y__GB0  |           1|     36108|
|5     |system_top_TPG_0_0              |           1|     17498|
|6     |Video_Capture_imp_15R885Y__GB2  |           1|     15581|
|7     |system_top__GCB0                |           1|     36436|
|8     |system_top__GCB1                |           1|     10885|
|9     |system_top__GCB2                |           1|     20537|
+------+--------------------------------+------------+----------+
INFO: [Synth 8-5562] The signal GEN_METRIC_RAM.Metric_ram_CDCR_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][20] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][19] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][18] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][17] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][16] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][12] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][11] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][10] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][9] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][8] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][12] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][20] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][19] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][18] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][17] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][16] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][12] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][20] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][19] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][18] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][17] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][16] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/wr_byte_cnt_d1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Null_Byte_Cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Data_Byte_Cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/S_Transfer_Cnt_En_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/PERF_MON_HP0_HP2/inst/\GEN_Advanced_Mode.adavnced_mode_insti_1 /\metric_calc_inst0/Read_Byte_Cnt_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:12:34 ; elapsed = 00:13:54 . Memory (MB): peak = 2069.246 ; gain = 1266.594 ; free physical = 5218 ; free virtual = 16384
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:12:34 ; elapsed = 00:13:54 . Memory (MB): peak = 2069.246 ; gain = 1266.594 ; free physical = 5218 ; free virtual = 16384

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |axi_perf_mon_v5_0_advanced__GB0 |           1|     16558|
|2     |axi_perf_mon_v5_0_advanced__GB1 |           1|      4795|
|3     |axi_perf_mon_v5_0_top__GC0      |           1|        17|
|4     |Video_Capture_imp_15R885Y__GB0  |           1|     35366|
|5     |system_top_TPG_0_0              |           1|     16177|
|6     |Video_Capture_imp_15R885Y__GB2  |           1|     15078|
|7     |system_top__GCB0                |           1|     31662|
|8     |system_top__GCB1                |           1|     10079|
|9     |system_top__GCB2                |           1|     12170|
+------+--------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:12:34 ; elapsed = 00:13:55 . Memory (MB): peak = 2069.246 ; gain = 1266.594 ; free physical = 5218 ; free virtual = 16384
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:44 ; elapsed = 00:14:04 . Memory (MB): peak = 2173.320 ; gain = 1370.668 ; free physical = 5082 ; free virtual = 16249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:51 ; elapsed = 00:14:13 . Memory (MB): peak = 2234.332 ; gain = 1431.680 ; free physical = 5019 ; free virtual = 16187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |axi_perf_mon_v5_0_advanced__GB0 |           1|     16558|
|2     |axi_perf_mon_v5_0_advanced__GB1 |           1|      4795|
|3     |axi_perf_mon_v5_0_top__GC0      |           1|        17|
|4     |Video_Capture_imp_15R885Y__GB0  |           1|     35366|
|5     |system_top_TPG_0_0              |           1|     16177|
|6     |Video_Capture_imp_15R885Y__GB2  |           1|     15078|
|7     |system_top__GCB0                |           1|     31662|
|8     |system_top__GCB1                |           1|     10079|
|9     |system_top__GCB2                |           1|     12170|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_0_0_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_0_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_0_2_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_0_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:24 ; elapsed = 00:15:05 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4918 ; free virtual = 16085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop tpg_top_inst/intcore/TartanBarHeight_reg[9] is being inverted and renamed to tpg_top_inst/intcore/TartanBarHeight_reg[9]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11] is being inverted and renamed to U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3_n_0 . Fanout reduced from 14 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:185]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v:110]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:185]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:185]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:181]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:181]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:199]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:235]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v:220]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:27 ; elapsed = 00:15:10 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4915 ; free virtual = 16082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:28 ; elapsed = 00:15:10 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4916 ; free virtual = 16083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:30 ; elapsed = 00:15:13 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4915 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:13:30 ; elapsed = 00:15:13 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4915 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:30 ; elapsed = 00:15:14 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4915 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BIBUF          |   130|
|2     |BUFG           |     5|
|3     |BUFGMUX        |     1|
|4     |CARRY4         |   994|
|5     |DSP48E1        |     3|
|6     |DSP48E1_1      |     3|
|7     |DSP48E1_2      |     4|
|8     |DSP48E1_3      |     3|
|9     |DSP48E1_4      |     1|
|10    |DSP48E1_5      |     6|
|11    |DSP48E1_6      |     4|
|12    |FIFO36E1       |    13|
|13    |GND            |     6|
|14    |LUT1           |  1971|
|15    |LUT2           |  3919|
|16    |LUT3           |  5733|
|17    |LUT4           |  4477|
|18    |LUT5           |  4532|
|19    |LUT6           |  7621|
|20    |MMCME2_ADV     |     1|
|21    |MUXCY          |   180|
|22    |MUXCY_L        |   870|
|23    |MUXF7          |   595|
|24    |MUXF8          |   117|
|25    |ODDR           |     2|
|26    |PS7            |     1|
|27    |RAM16X1D       |   134|
|28    |RAM32M         |   179|
|29    |RAM32X1D       |    12|
|30    |RAM64X1S       |     1|
|31    |RAMB16_S18_S36 |     8|
|32    |RAMB16_S9_S36  |     8|
|33    |RAMB18E1       |     1|
|34    |RAMB18E1_2     |     1|
|35    |RAMB18E1_3     |     4|
|36    |RAMB18E1_4     |     5|
|37    |RAMB18E1_5     |     1|
|38    |RAMB18E1_6     |     2|
|39    |RAMB36E1       |     3|
|40    |RAMB36E1_1     |     1|
|41    |RAMB36E1_2     |     9|
|42    |SRL16          |     1|
|43    |SRL16E         |   731|
|44    |SRLC32E        |    57|
|45    |VCC            |     1|
|46    |XORCY          |   920|
|47    |FDCE           |   950|
|48    |FDPE           |   577|
|49    |FDR            |   552|
|50    |FDRE           | 28441|
|51    |FDSE           |  1100|
|52    |LD             |    40|
|53    |IBUF           |    18|
|54    |IBUFDS         |     1|
|55    |IOBUF          |     2|
|56    |OBUF           |    21|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:30 ; elapsed = 00:15:15 . Memory (MB): peak = 2355.008 ; gain = 1552.355 ; free physical = 4915 ; free virtual = 16082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:49 ; elapsed = 00:14:35 . Memory (MB): peak = 2358.922 ; gain = 1175.359 ; free physical = 6871 ; free virtual = 18038
Synthesis Optimization Complete : Time (s): cpu = 00:15:33 ; elapsed = 00:15:15 . Memory (MB): peak = 2358.922 ; gain = 1556.270 ; free physical = 7068 ; free virtual = 18043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1256 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 311 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDR => FDRE: 552 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 40 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 134 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 179 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  RAMB16_S18_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1: 8 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
4110 Infos, 443 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:45 ; elapsed = 00:15:28 . Memory (MB): peak = 2361.020 ; gain = 1394.773 ; free physical = 7072 ; free virtual = 18047
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.039 ; gain = 8.020 ; free physical = 7060 ; free virtual = 18047
report_utilization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2369.039 ; gain = 0.000 ; free physical = 7060 ; free virtual = 18046
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 23:55:12 2015...
[Fri Sep 11 23:55:16 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.14 ; elapsed = 00:15:48 . Memory (MB): peak = 1372.617 ; gain = 0.000 ; free physical = 8620 ; free virtual = 19594
# launch_runs impl_1 -to_step write_bitstream
[Fri Sep 11 23:55:16 2015] Launched impl_1...
Run output will be captured here: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Sep 11 23:55:16 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc:18]
INFO: [Timing 38-2] Deriving generated clocks [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc:18]
create_generated_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.609 ; gain = 496.523 ; free physical = 7632 ; free virtual = 18619
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/constrs/system_top.xdc]
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/system_top_CRESAMPLE_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/CRESAMPLE_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/system_top_CRESAMPLE_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/CRESAMPLE_0/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/system_top_TPG_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/system_top_TPG_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_0/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_0/system_top_TPG_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/system_top_YUV2RGB_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/YUV2RGB_0/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/system_top_YUV2RGB_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/YUV2RGB_0/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 134 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 179 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1809.609 ; gain = 898.441 ; free physical = 7641 ; free virtual = 18616
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1816.637 ; gain = 7.012 ; free physical = 7641 ; free virtual = 18616
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 5 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a0267fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 166 load pin(s).
INFO: [Opt 31-10] Eliminated 2722 cells.
Phase 2 Constant Propagation | Checksum: 5c6cccb2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 10572 unconnected nets.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 3334 unconnected cells.
Phase 3 Sweep | Checksum: b22a6657

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 11d679d49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18622

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 21 unconnected nets.
INFO: [Opt 31-11] Eliminated 21 unconnected cells.
Phase 5 Sweep | Checksum: 1332b3497

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622
Ending Logic Optimization Task | Checksum: 1332b3497

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.637 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18622
Implement Debug Cores | Checksum: c24645f9
Logic Optimization | Checksum: c24645f9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].wr_stg_inst/Q_reg_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
WARNING: [Pwropt 34-71] Flop 'system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]' has constant clock net system_top_i/PERF_MON_HP0_HP2/<const0>
INFO: [Common 17-14] Message 'Pwropt 34-71' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 43 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 16 Total Ports: 86
Ending PowerOpt Patch Enables Task | Checksum: 1153c4584

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1986.105 ; gain = 0.000 ; free physical = 7472 ; free virtual = 18447
Ending Power Optimization Task | Checksum: 1153c4584

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.105 ; gain = 169.469 ; free physical = 7472 ; free virtual = 18447
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1986.105 ; gain = 176.496 ; free physical = 7472 ; free virtual = 18447
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1994.121 ; gain = 0.000 ; free physical = 7469 ; free virtual = 18446
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.125 ; gain = 8.020 ; free physical = 7458 ; free virtual = 18444
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/impl_1/system_top_wrapper_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[4]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (system_top_i/axi4_hp0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[4]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (system_top_i/axi4_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[4]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (system_top_i/axi4_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (system_top_i/axi4_hp2/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 252 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 59bc4ac5

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1994.137 ; gain = 0.000 ; free physical = 7454 ; free virtual = 18442

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1994.137 ; gain = 0.000 ; free physical = 7454 ; free virtual = 18442
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1994.137 ; gain = 0.000 ; free physical = 7454 ; free virtual = 18442

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 1a115415

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.137 ; gain = 0.000 ; free physical = 7454 ; free virtual = 18441
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 1a115415

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.145 ; gain = 12.008 ; free physical = 7454 ; free virtual = 18441

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 1a115415

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.145 ; gain = 12.008 ; free physical = 7454 ; free virtual = 18441

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 1433c484

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.145 ; gain = 12.008 ; free physical = 7454 ; free virtual = 18441
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 181c484c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.145 ; gain = 12.008 ; free physical = 7454 ; free virtual = 18441

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 12b7ac280

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2006.145 ; gain = 12.008 ; free physical = 7454 ; free virtual = 18441
Phase 2.2.1 Place Init Design | Checksum: 14602364f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2101.207 ; gain = 107.070 ; free physical = 7323 ; free virtual = 18311
Phase 2.2 Build Placer Netlist Model | Checksum: 14602364f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2101.207 ; gain = 107.070 ; free physical = 7323 ; free virtual = 18311

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 14602364f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2101.207 ; gain = 107.070 ; free physical = 7323 ; free virtual = 18311
Phase 2.3 Constrain Clocks/Macros | Checksum: 14602364f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2101.207 ; gain = 107.070 ; free physical = 7323 ; free virtual = 18311
Phase 2 Placer Initialization | Checksum: 14602364f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2101.207 ; gain = 107.070 ; free physical = 7323 ; free virtual = 18311

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: ee51f4b0

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7257 ; free virtual = 18245

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: ee51f4b0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:54 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7257 ; free virtual = 18245

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: edca4689

Time (s): cpu = 00:01:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 94b0fa08

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 94b0fa08

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 9e2df718

Time (s): cpu = 00:02:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7256 ; free virtual = 18244

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1117763e6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7256 ; free virtual = 18243

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 19453a07b

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 19453a07b

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 19453a07b

Time (s): cpu = 00:02:24 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 19453a07b

Time (s): cpu = 00:02:24 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7254 ; free virtual = 18242
Phase 4.6 Small Shape Detail Placement | Checksum: 19453a07b

Time (s): cpu = 00:02:24 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7254 ; free virtual = 18242

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 19453a07b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:21 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7257 ; free virtual = 18245
Phase 4 Detail Placement | Checksum: 19453a07b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:21 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7257 ; free virtual = 18244

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: c5b11487

Time (s): cpu = 00:02:26 ; elapsed = 00:01:21 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7256 ; free virtual = 18244

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: c5b11487

Time (s): cpu = 00:02:26 ; elapsed = 00:01:21 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7256 ; free virtual = 18244

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization

Phase 6.2.1.1 Restore Best Placement
Phase 6.2.1.1 Restore Best Placement | Checksum: 1aed48f6f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:43 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.476. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 1aed48f6f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:43 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Phase 6.2 Post Placement Optimization | Checksum: 1aed48f6f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:43 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Phase 6 Post Commit Optimization | Checksum: 1aed48f6f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 1aed48f6f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1aed48f6f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1aed48f6f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Phase 5.4 Placer Reporting | Checksum: 1aed48f6f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 226f68a0a

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 226f68a0a

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
Ending Placer Task | Checksum: 1615d6366

Time (s): cpu = 00:02:48 ; elapsed = 00:01:44 . Memory (MB): peak = 2175.691 ; gain = 181.555 ; free physical = 7255 ; free virtual = 18243
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:47 . Memory (MB): peak = 2175.691 ; gain = 181.562 ; free physical = 7255 ; free virtual = 18243
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7196 ; free virtual = 18242
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18242
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18242
report_utilization: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18242
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18243
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 21dd2a132

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.476 | TNS=-14.355 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 21dd2a132

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 17 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464_reg[3]_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_18
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/DI[0].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[3]_i_6
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464_reg[3]_1[0].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[3]_i_10
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[4].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[4]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[5].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[5]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[7].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[7]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[6].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[6]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/y_fu_710_p2[3].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[3]
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 3 Placement Based Optimization | Checksum: 21dd2a132

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464_reg[3]_0. Rewired (signal push) system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/p[1] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/DI[0]. Rewired (signal push) system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/p[1] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-13.740 |
Phase 4 Rewire | Checksum: 16fc8640c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 5 Critical Cell Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 15 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/DI[0]_repN.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[3]_i_6_rewire_replica
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_rewire
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_4_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_4
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[4].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[4]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[5].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[5]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[7].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[7]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[6].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[6]
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 7 Placement Based Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244
Phase 8 Rewire | Checksum: 16fc8640c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 9 Critical Cell Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 15 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/DI[0]_repN.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[3]_i_6_rewire_replica
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_4
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_7
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_5_rewire
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_9
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_17
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_3
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U17/tmp_i_reg_1464[7]_i_6
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_4_n_0.  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_1_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/tmp_i_reg_1464[3]_i_4
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[4].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[4]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[5].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[5]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[7].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[7]
INFO: [Physopt 32-662] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464[6].  Did not re-place instance system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/tmp_i_reg_1464_reg[6]
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 11 Placement Based Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244
Phase 12 Rewire | Checksum: 16fc8640c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 13 Critical Cell Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 16fc8640c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_top_i/Video_Capture/TPG_0/U0/tpg_top_inst/intcore/ZPlate1/sel' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-665] Processed cell system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/line_buffer_1_2_val_U/image_filter_Loop_1_proc_line_buffer_0_0_val_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 1 cell. Created 8 new registers and deleted 0 existing register
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-6.077 |
Phase 15 BRAM Register Optimization | Checksum: 1f3bffde5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 1f3bffde5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 17 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-541] End Pass 1. Optimized 1 cell. Created 0 new register and deleted 8 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-4.257 |
Phase 17 DSP Register Optimization | Checksum: 22c391969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'system_top_i/Video_Capture/TPG_0/U0/tpg_top_inst/intcore/ZPlate1/sel' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 22c391969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 22c391969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 9 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net system_top_i/Video_Processing/FILTER_ENGINE/inst/image_filter_U/image_filter_Loop_1_proc_U0/image_filter_mac_muladd_8ns_6ns_8ns_13_1_U16/tmp_i1_reg_1495[7]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 1 pin.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-4.257 |
Phase 20 Critical Pin Optimization | Checksum: 22c391969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7239 ; free virtual = 18244

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net system_top_i/proc_sys_reset_1/U0/interconnect_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/Wr_cnt_ld. Replicated 1 times.
INFO: [Physopt 32-601] Processed net system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/Count_Out_i_reg[32]_1. Net driver system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/empty_i_1__15 was replaced.
INFO: [Physopt 32-571] Net system_top_i/Video_Capture/CRESAMPLE_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsibqcmb4jgbuf5crtt4fea[34] was not replicated.
INFO: [Physopt 32-81] Processed net system_top_i/Video_Capture/TPG_0/U0/tpg_top_inst/d_vsync_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net system_top_i/Video_Capture/CRESAMPLE_0/U0/obsi2pxgzhumx0nx01d/obsnvkgh3lsnx0zv0pyq0iiuhyr4n5rx20. Replicated 4 times.
INFO: [Physopt 32-81] Processed net system_top_i/Video_Capture/VTC_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net system_top_i/Video_Capture/VTC_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 10 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-4.257 |
Phase 21 Very High Fanout Optimization | Checksum: 102412a9d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18242

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 102412a9d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7237 ; free virtual = 18242
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7237 ; free virtual = 18242
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.762 | TNS=-4.257 |
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Ending Physical Synthesis Task | Checksum: 11ebc11a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18243
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7238 ; free virtual = 18243
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2175.691 ; gain = 0.000 ; free physical = 7178 ; free virtual = 18242
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2175.695 ; gain = 0.004 ; free physical = 7221 ; free virtual = 18242
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b5e92347

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.707 ; gain = 0.000 ; free physical = 7221 ; free virtual = 18242

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b5e92347

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2175.707 ; gain = 0.000 ; free physical = 7222 ; free virtual = 18242

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b5e92347

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2175.707 ; gain = 0.000 ; free physical = 7222 ; free virtual = 18242
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1db3598ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2212.660 ; gain = 36.953 ; free physical = 7185 ; free virtual = 18206
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.831 | TNS=-5.156 | WHS=-0.397 | THS=-1348.896|

Phase 2 Router Initialization | Checksum: 1543d2d3b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 7160 ; free virtual = 18181

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1747f7bbe

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 7194 ; free virtual = 18215

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3909
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dddf2fd3

Time (s): cpu = 00:03:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8567 ; free virtual = 19588
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.793 | TNS=-12.242| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: bdcf5f70

Time (s): cpu = 00:03:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8568 ; free virtual = 19588

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 11e7e1803

Time (s): cpu = 00:03:43 ; elapsed = 00:01:06 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590
Phase 4.1.2 GlobIterForTiming | Checksum: 110764080

Time (s): cpu = 00:03:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590
Phase 4.1 Global Iteration 0 | Checksum: 110764080

Time (s): cpu = 00:03:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1e98f29fa

Time (s): cpu = 00:03:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.931 | TNS=-11.535| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 153719c52

Time (s): cpu = 00:03:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590
Phase 4 Rip-up And Reroute | Checksum: 153719c52

Time (s): cpu = 00:03:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8569 ; free virtual = 19590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13ec0b02a

Time (s): cpu = 00:03:54 ; elapsed = 00:01:10 . Memory (MB): peak = 2234.656 ; gain = 58.949 ; free physical = 8570 ; free virtual = 19591
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.661 | TNS=-9.322 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18338be94

Time (s): cpu = 00:03:57 ; elapsed = 00:01:12 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19573

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18338be94

Time (s): cpu = 00:03:57 ; elapsed = 00:01:12 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19573
Phase 5 Delay and Skew Optimization | Checksum: 18338be94

Time (s): cpu = 00:03:57 ; elapsed = 00:01:12 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19573

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15416a117

Time (s): cpu = 00:04:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8551 ; free virtual = 19571
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.661 | TNS=-3.817 | WHS=-0.023 | THS=-0.023 |

Phase 6 Post Hold Fix | Checksum: 122071d57

Time (s): cpu = 00:04:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8551 ; free virtual = 19571

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f48da82c

Time (s): cpu = 00:04:23 ; elapsed = 00:01:18 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8550 ; free virtual = 19571
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.661 | TNS=-3.817 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: f48da82c

Time (s): cpu = 00:04:23 ; elapsed = 00:01:18 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8551 ; free virtual = 19572

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.58486 %
  Global Horizontal Routing Utilization  = 12.3308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: f48da82c

Time (s): cpu = 00:04:24 ; elapsed = 00:01:18 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19572

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: f48da82c

Time (s): cpu = 00:04:24 ; elapsed = 00:01:18 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19572

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 196720c95

Time (s): cpu = 00:04:26 ; elapsed = 00:01:20 . Memory (MB): peak = 2253.656 ; gain = 77.949 ; free physical = 8552 ; free virtual = 19572

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2253.656 ; gain = 0.000 ; free physical = 8552 ; free virtual = 19572
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[0].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[10].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[11].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[12].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[1].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[2].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[3].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[4].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[5].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[6].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[7].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[8].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTR_ASYNC.intr_sync_module_inst/GEN_SYNC[9].cdc_sync_inst/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and system_top_i/PERF_MON_HP0_HP2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Capture/TPG_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and system_top_i/Video_Processing/FILTER_VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.655. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 196720c95

Time (s): cpu = 00:05:30 ; elapsed = 00:02:03 . Memory (MB): peak = 2400.906 ; gain = 225.199 ; free physical = 8405 ; free virtual = 19426

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b49dd150

Time (s): cpu = 00:05:34 ; elapsed = 00:02:07 . Memory (MB): peak = 2400.906 ; gain = 225.199 ; free physical = 8404 ; free virtual = 19425

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: f8e7c377

Time (s): cpu = 00:05:35 ; elapsed = 00:02:08 . Memory (MB): peak = 2400.910 ; gain = 225.203 ; free physical = 8404 ; free virtual = 19425

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 18d990b54

Time (s): cpu = 00:05:36 ; elapsed = 00:02:09 . Memory (MB): peak = 2409.906 ; gain = 234.199 ; free physical = 8396 ; free virtual = 19417
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 2660a5f55

Time (s): cpu = 00:06:12 ; elapsed = 00:02:18 . Memory (MB): peak = 2447.703 ; gain = 271.996 ; free physical = 8357 ; free virtual = 19378
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.751 | TNS=-4.712 | WHS=-0.397 | THS=-1339.702|

Phase 13 Router Initialization | Checksum: 282c9403c

Time (s): cpu = 00:06:33 ; elapsed = 00:02:25 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 195520c21

Time (s): cpu = 00:06:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 1f19dbafc

Time (s): cpu = 00:06:59 ; elapsed = 00:02:33 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.794 | TNS=-13.213| WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 20d6ca0cd

Time (s): cpu = 00:07:00 ; elapsed = 00:02:34 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 1f9f94074

Time (s): cpu = 00:07:02 ; elapsed = 00:02:35 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361
Phase 15.1.2 GlobIterForTiming | Checksum: 146147511

Time (s): cpu = 00:07:02 ; elapsed = 00:02:36 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361
Phase 15.1 Global Iteration 0 | Checksum: 146147511

Time (s): cpu = 00:07:02 ; elapsed = 00:02:36 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_R_X31Y103/IMUX30
Overlapping nets: 2
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
2. INT_L_X30Y107/IMUX_L1
Overlapping nets: 2
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0]
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
3. INT_R_X31Y102/NR1BEG3
Overlapping nets: 2
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[1]
	system_top_i/Video_Processing/FILTER_VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 1c1093666

Time (s): cpu = 00:07:10 ; elapsed = 00:02:41 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.934 | TNS=-12.285| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 179a1c7dc

Time (s): cpu = 00:07:10 ; elapsed = 00:02:41 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361
Phase 15 Rip-up And Reroute | Checksum: 179a1c7dc

Time (s): cpu = 00:07:10 ; elapsed = 00:02:41 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1b5337330

Time (s): cpu = 00:07:17 ; elapsed = 00:02:42 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.662 | TNS=-10.388| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 149129e39

Time (s): cpu = 00:07:19 ; elapsed = 00:02:43 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 149129e39

Time (s): cpu = 00:07:19 ; elapsed = 00:02:43 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361
Phase 16 Delay and Skew Optimization | Checksum: 149129e39

Time (s): cpu = 00:07:19 ; elapsed = 00:02:44 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8339 ; free virtual = 19361

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1c80228ea

Time (s): cpu = 00:07:29 ; elapsed = 00:02:46 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-3.824 | WHS=0.050  | THS=0.000  |

Phase 17 Post Hold Fix | Checksum: 167d534e1

Time (s): cpu = 00:07:29 ; elapsed = 00:02:46 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1cfad15c9

Time (s): cpu = 00:07:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-3.824 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1cfad15c9

Time (s): cpu = 00:07:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.65383 %
  Global Horizontal Routing Utilization  = 12.4063 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 19 Route finalize | Checksum: 1cfad15c9

Time (s): cpu = 00:07:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1cfad15c9

Time (s): cpu = 00:07:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1d7c63796

Time (s): cpu = 00:07:45 ; elapsed = 00:02:52 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8341 ; free virtual = 19362

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.648 | TNS=-3.785 | WHS=0.051  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1d7c63796

Time (s): cpu = 00:08:08 ; elapsed = 00:02:58 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:09 ; elapsed = 00:02:58 . Memory (MB): peak = 2464.703 ; gain = 288.996 ; free physical = 8340 ; free virtual = 19361

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 311 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:12 ; elapsed = 00:03:01 . Memory (MB): peak = 2464.875 ; gain = 289.180 ; free physical = 8340 ; free virtual = 19361
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2464.875 ; gain = 0.000 ; free physical = 8262 ; free virtual = 19359
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2464.875 ; gain = 0.000 ; free physical = 8319 ; free virtual = 19360
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/impl_1/system_top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 2464.875 ; gain = 0.000 ; free physical = 8318 ; free virtual = 19361
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2504.742 ; gain = 39.867 ; free physical = 8278 ; free virtual = 19321
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
system_top_i/Video_Capture/CRESAMPLE_0/U0 (v_cresample)

INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:02:34 2015...
[Sat Sep 12 00:02:39 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:07:23 . Memory (MB): peak = 1372.617 ; gain = 0.000 ; free physical = 9962 ; free virtual = 21005
# file copy -force ${project_dir}/${project_name}.runs/impl_1/${bd_name}_wrapper.bit system.bit
error copying "project/zc702.runs/impl_1/system_top_wrapper.bit": no such file or directory
    while executing
"file copy -force ${project_dir}/${project_name}.runs/impl_1/${bd_name}_wrapper.bit system.bit"
    (file "scripts/impl_batch.tcl" line 20)
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:02:39 2015...
