{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA5306BD3ECB",
      "device": "xc7z010clg400-1",
      "name": "kyberBD",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "axi_gpio_0": "",
      "timer2_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "bram_port_selector_0": "",
      "bram_port_selector_1": "",
      "double_signal_multip_0": "",
      "double_signal_multip_1": "",
      "double_signal_multip_2": "",
      "double_signal_multip_3": "",
      "poly_tomont_0": "",
      "dual_bram_0": "",
      "fqmul_0": "",
      "fqmul_1": "",
      "bram_port_selector_2": "",
      "axi_gpio_3": "",
      "polyvec_reduce_0": "",
      "fqmul_2": "",
      "fqmul_3": "",
      "fqmul_4": "",
      "fqmul_5": "",
      "double_signal_multip_4": "",
      "double_signal_multip_5": "",
      "double_signal_multip_6": "",
      "double_signal_multip_7": "",
      "montgomery_reduction_0": "",
      "montgomery_reduction_2": "",
      "montgomery_reduction_3": "",
      "montgomery_reduction_4": "",
      "montgomery_reduction_5": "",
      "montgomery_reduction_1": "",
      "bram_port_selector_3": "",
      "barrett_reduce_0": "",
      "barrett_reduce_1": "",
      "polyvec_basemul_acc_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "kyberBD_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#UART 1#UART 1#SD 0#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#gpio[47]#tx#rx#wp#gpio[51]#mdc#mdio"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.406"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.396"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.340"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.346"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.021"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.002"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.071"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.082"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 50"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.294"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.298"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.338"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.334"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "54.14"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "54.14"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "39.7"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "39.7"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "50.05"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "50.43"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "50.10"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "50.01"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.073"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.072"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.024"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.023"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "49.59"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "51.74"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "50.32"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "48.55"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "kyberBD_proc_sys_reset_0_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "kyberBD_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "kyberBD_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "kyberBD_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "kyberBD_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "timer2_0": {
        "vlnv": "xilinx.com:user:timer2:1.0",
        "xci_name": "kyberBD_timer2_0_0"
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "kyberBD_axi_gpio_1_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_GPIO_WIDTH": {
            "value": "3"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "kyberBD_axi_gpio_2_0",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "bram_port_selector_0": {
        "vlnv": "xilinx.com:user:bram_port_selector:1.0",
        "xci_name": "kyberBD_bram_port_selector_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "11"
          }
        }
      },
      "bram_port_selector_1": {
        "vlnv": "xilinx.com:user:bram_port_selector:1.0",
        "xci_name": "kyberBD_bram_port_selector_1_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "11"
          }
        }
      },
      "double_signal_multip_0": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_0_0"
      },
      "double_signal_multip_1": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_1_0"
      },
      "double_signal_multip_2": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_2_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "double_signal_multip_3": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_3_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "poly_tomont_0": {
        "vlnv": "xilinx.com:user:poly_tomont:1.0",
        "xci_name": "kyberBD_poly_tomont_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "11"
          }
        }
      },
      "dual_bram_0": {
        "vlnv": "xilinx.com:user:dual_bram:1.0",
        "xci_name": "kyberBD_dual_bram_0_0",
        "parameters": {
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "13"
          },
          "C_S01_AXI_ADDR_WIDTH": {
            "value": "13"
          }
        }
      },
      "fqmul_0": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_0_1"
      },
      "fqmul_1": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_1_0"
      },
      "bram_port_selector_2": {
        "vlnv": "xilinx.com:user:bram_port_selector:1.0",
        "xci_name": "kyberBD_bram_port_selector_2_0"
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "kyberBD_axi_gpio_3_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "polyvec_reduce_0": {
        "vlnv": "xilinx.com:user:polyvec_reduce:1.0",
        "xci_name": "kyberBD_polyvec_reduce_0_0"
      },
      "fqmul_2": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_1_1"
      },
      "fqmul_3": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_2_0"
      },
      "fqmul_4": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_2_1"
      },
      "fqmul_5": {
        "vlnv": "xilinx.com:user:fqmul:1.0",
        "xci_name": "kyberBD_fqmul_2_2"
      },
      "double_signal_multip_4": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_1_1"
      },
      "double_signal_multip_5": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_4_0"
      },
      "double_signal_multip_6": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_4_1"
      },
      "double_signal_multip_7": {
        "vlnv": "xilinx.com:user:double_signal_multiplexer:1.0",
        "xci_name": "kyberBD_double_signal_multip_4_2"
      },
      "montgomery_reduction_0": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_0_0"
      },
      "montgomery_reduction_2": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_0_1"
      },
      "montgomery_reduction_3": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_0_2"
      },
      "montgomery_reduction_4": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_0_3"
      },
      "montgomery_reduction_5": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_0_4"
      },
      "montgomery_reduction_1": {
        "vlnv": "xilinx.com:user:montgomery_reduction:1.0",
        "xci_name": "kyberBD_montgomery_reduction_1_0"
      },
      "bram_port_selector_3": {
        "vlnv": "xilinx.com:user:bram_port_selector:1.0",
        "xci_name": "kyberBD_bram_port_selector_1_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "11"
          }
        }
      },
      "barrett_reduce_0": {
        "vlnv": "xilinx.com:user:barrett_reduce:1.0",
        "xci_name": "kyberBD_barrett_reduce_0_0"
      },
      "barrett_reduce_1": {
        "vlnv": "xilinx.com:user:barrett_reduce:1.0",
        "xci_name": "kyberBD_barrett_reduce_1_0"
      },
      "polyvec_basemul_acc_0": {
        "vlnv": "xilinx.com:user:polyvec_basemul_acc_montgomery:1.0",
        "xci_name": "kyberBD_polyvec_basemul_acc_0_1"
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "polyvec_basemul_acc_0_BRAM1_PORT_A": {
        "interface_ports": [
          "polyvec_basemul_acc_0/BRAM1_PORT_A",
          "bram_port_selector_2/BRAM_PORT_2"
        ]
      },
      "polyvec_reduce_0_BRAM_PORT_A": {
        "interface_ports": [
          "polyvec_reduce_0/BRAM_PORT_A",
          "bram_port_selector_0/BRAM_PORT_1"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "dual_bram_0/S01_AXI"
        ]
      },
      "poly_tomont_0_BRAM_PORT_B": {
        "interface_ports": [
          "poly_tomont_0/BRAM_PORT_B",
          "bram_port_selector_2/BRAM_PORT_0"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "bram_port_selector_2_BRAM_PORT_MASTER": {
        "interface_ports": [
          "bram_port_selector_2/BRAM_PORT_MASTER",
          "dual_bram_0/BRAM1_PORT_A"
        ]
      },
      "poly_tomont_0_BRAM_PORT_A": {
        "interface_ports": [
          "poly_tomont_0/BRAM_PORT_A",
          "bram_port_selector_0/BRAM_PORT_0"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "dual_bram_0/S00_AXI"
        ]
      },
      "bram_port_selector_0_BRAM_PORT_MASTER": {
        "interface_ports": [
          "bram_port_selector_0/BRAM_PORT_MASTER",
          "dual_bram_0/BRAM0_PORT_A"
        ]
      },
      "polyvec_reduce_0_BRAM_PORT_B": {
        "interface_ports": [
          "polyvec_reduce_0/BRAM_PORT_B",
          "bram_port_selector_2/BRAM_PORT_1"
        ]
      },
      "bram_port_selector_1_BRAM_PORT_MASTER": {
        "interface_ports": [
          "bram_port_selector_1/BRAM_PORT_MASTER",
          "dual_bram_0/BRAM0_PORT_B"
        ]
      },
      "polyvec_basemul_acc_0_BRAM0_PORT_A": {
        "interface_ports": [
          "polyvec_basemul_acc_0/BRAM0_PORT_A",
          "bram_port_selector_0/BRAM_PORT_2"
        ]
      },
      "polyvec_basemul_acc_0_BRAM0_PORT_B": {
        "interface_ports": [
          "polyvec_basemul_acc_0/BRAM0_PORT_B",
          "bram_port_selector_1/BRAM_PORT_0"
        ]
      },
      "bram_port_selector_3_BRAM_PORT_MASTER": {
        "interface_ports": [
          "bram_port_selector_3/BRAM_PORT_MASTER",
          "dual_bram_0/BRAM1_PORT_B"
        ]
      },
      "polyvec_basemul_acc_0_BRAM1_PORT_B": {
        "interface_ports": [
          "polyvec_basemul_acc_0/BRAM1_PORT_B",
          "bram_port_selector_3/BRAM_PORT_0"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_gpio_0/s_axi_aclk",
          "timer2_0/clk",
          "axi_gpio_1/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_gpio_2/s_axi_aclk",
          "axi_interconnect_0/M04_ACLK",
          "double_signal_multip_3/clk",
          "double_signal_multip_1/clk",
          "double_signal_multip_2/clk",
          "double_signal_multip_0/clk",
          "poly_tomont_0/clk",
          "dual_bram_0/s00_axi_aclk",
          "dual_bram_0/s01_axi_aclk",
          "fqmul_0/clk",
          "fqmul_1/clk",
          "axi_gpio_3/s_axi_aclk",
          "axi_interconnect_0/M05_ACLK",
          "polyvec_reduce_0/clk",
          "fqmul_5/clk",
          "fqmul_4/clk",
          "fqmul_3/clk",
          "fqmul_2/clk",
          "double_signal_multip_4/clk",
          "double_signal_multip_5/clk",
          "double_signal_multip_6/clk",
          "double_signal_multip_7/clk",
          "montgomery_reduction_0/clk",
          "montgomery_reduction_2/clk",
          "montgomery_reduction_3/clk",
          "montgomery_reduction_4/clk",
          "montgomery_reduction_5/clk",
          "montgomery_reduction_1/clk",
          "barrett_reduce_0/clk",
          "barrett_reduce_1/clk",
          "polyvec_basemul_acc_0/clk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_gpio_2/s_axi_aresetn",
          "axi_interconnect_0/M04_ARESETN",
          "poly_tomont_0/aresetn",
          "dual_bram_0/s00_axi_aresetn",
          "dual_bram_0/s01_axi_aresetn",
          "axi_gpio_3/s_axi_aresetn",
          "axi_interconnect_0/M05_ARESETN",
          "polyvec_reduce_0/aresetn",
          "polyvec_basemul_acc_0/aresetn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "timer2_0/control"
        ]
      },
      "timer2_0_count": {
        "ports": [
          "timer2_0/count",
          "axi_gpio_0/gpio_io_i"
        ]
      },
      "poly_tomont_0_do_lower_mont": {
        "ports": [
          "poly_tomont_0/do_lower_mont",
          "double_signal_multip_0/data_in_0"
        ]
      },
      "poly_tomont_0_en_lower_mont": {
        "ports": [
          "poly_tomont_0/en_lower_mont",
          "double_signal_multip_0/enable_in_0"
        ]
      },
      "poly_tomont_0_do_upper_mont": {
        "ports": [
          "poly_tomont_0/do_upper_mont",
          "double_signal_multip_1/data_in_0"
        ]
      },
      "poly_tomont_0_en_upper_mont": {
        "ports": [
          "poly_tomont_0/en_upper_mont",
          "double_signal_multip_1/enable_in_0"
        ]
      },
      "double_signal_multip_1_data_out": {
        "ports": [
          "double_signal_multip_1/data_out",
          "montgomery_reduction_1/data_in"
        ]
      },
      "double_signal_multip_0_data_out": {
        "ports": [
          "double_signal_multip_0/data_out",
          "montgomery_reduction_0/data_in"
        ]
      },
      "montgomery_reduction_0_data_out": {
        "ports": [
          "montgomery_reduction_0/data_out",
          "poly_tomont_0/di_lower_mont",
          "fqmul_0/data_in_mont"
        ]
      },
      "montgomery_reduction_1_data_out": {
        "ports": [
          "montgomery_reduction_1/data_out",
          "poly_tomont_0/di_upper_mont",
          "fqmul_1/data_in_mont"
        ]
      },
      "poly_tomont_0_busy": {
        "ports": [
          "poly_tomont_0/busy",
          "axi_gpio_2/gpio_io_i"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "poly_tomont_0/start"
        ]
      },
      "double_signal_multip_3_data_out": {
        "ports": [
          "double_signal_multip_3/data_out",
          "barrett_reduce_0/data_in"
        ]
      },
      "polyvec_reduce_0_do_lower_barrett": {
        "ports": [
          "polyvec_reduce_0/do_lower_barrett",
          "double_signal_multip_3/data_in_0"
        ]
      },
      "polyvec_reduce_0_en_lower_barrett": {
        "ports": [
          "polyvec_reduce_0/en_lower_barrett",
          "double_signal_multip_3/enable_in_0"
        ]
      },
      "polyvec_reduce_0_do_upper_barrett": {
        "ports": [
          "polyvec_reduce_0/do_upper_barrett",
          "double_signal_multip_2/data_in_0"
        ]
      },
      "polyvec_reduce_0_en_upper_barrett": {
        "ports": [
          "polyvec_reduce_0/en_upper_barrett",
          "double_signal_multip_2/enable_in_0"
        ]
      },
      "double_signal_multip_2_data_out": {
        "ports": [
          "double_signal_multip_2/data_out",
          "barrett_reduce_1/data_in"
        ]
      },
      "barrett_reduce_0_data_out": {
        "ports": [
          "barrett_reduce_0/data_out",
          "polyvec_reduce_0/di_lower_barrett",
          "polyvec_basemul_acc_0/data0_from_barrett"
        ]
      },
      "barrett_reduce_1_data_out": {
        "ports": [
          "barrett_reduce_1/data_out",
          "polyvec_reduce_0/di_upper_barrett",
          "polyvec_basemul_acc_0/data1_from_barrett"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "axi_gpio_1/gpio_io_i",
          "polyvec_reduce_0/kyber_k",
          "polyvec_basemul_acc_0/kyber_k"
        ]
      },
      "axi_gpio_2_gpio2_io_o": {
        "ports": [
          "axi_gpio_2/gpio2_io_o",
          "polyvec_reduce_0/start"
        ]
      },
      "polyvec_reduce_0_busy": {
        "ports": [
          "polyvec_reduce_0/busy",
          "axi_gpio_2/gpio2_io_i"
        ]
      },
      "fqmul_0_data_out_mont": {
        "ports": [
          "fqmul_0/data_out_mont",
          "double_signal_multip_0/data_in_1"
        ]
      },
      "fqmul_1_data_out_mont": {
        "ports": [
          "fqmul_1/data_out_mont",
          "double_signal_multip_1/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul0": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul0",
          "fqmul_0/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul0": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul0",
          "fqmul_0/data_in_2"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul1": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul1",
          "fqmul_1/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul1": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul1",
          "fqmul_1/data_in_2"
        ]
      },
      "polyvec_basemul_acc_0_en_fqmul": {
        "ports": [
          "polyvec_basemul_acc_0/en_dsm",
          "double_signal_multip_0/enable_in_1",
          "double_signal_multip_1/enable_in_1",
          "double_signal_multip_4/enable_in_0",
          "double_signal_multip_5/enable_in_0",
          "double_signal_multip_6/enable_in_0",
          "double_signal_multip_7/enable_in_0",
          "double_signal_multip_2/enable_in_1",
          "double_signal_multip_3/enable_in_1"
        ]
      },
      "fqmul_0_data_out": {
        "ports": [
          "fqmul_0/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul0"
        ]
      },
      "fqmul_1_data_out": {
        "ports": [
          "fqmul_1/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul1"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_3/gpio_io_o",
          "polyvec_basemul_acc_0/start"
        ]
      },
      "polyvec_basemul_acc_0_busy": {
        "ports": [
          "polyvec_basemul_acc_0/busy",
          "axi_gpio_3/gpio_io_i"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul2": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul2",
          "fqmul_2/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul2": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul2",
          "fqmul_2/data_in_2"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul3": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul3",
          "fqmul_3/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul3": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul3",
          "fqmul_3/data_in_2"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul4": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul4",
          "fqmul_4/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul4": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul4",
          "fqmul_4/data_in_2"
        ]
      },
      "polyvec_basemul_acc_0_coeff0_to_fqmul5": {
        "ports": [
          "polyvec_basemul_acc_0/coeff0_to_fqmul5",
          "fqmul_5/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_coeff1_to_fqmul5": {
        "ports": [
          "polyvec_basemul_acc_0/coeff1_to_fqmul5",
          "fqmul_5/data_in_2"
        ]
      },
      "fqmul_2_data_out": {
        "ports": [
          "fqmul_2/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul2"
        ]
      },
      "fqmul_3_data_out": {
        "ports": [
          "fqmul_3/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul3"
        ]
      },
      "fqmul_4_data_out": {
        "ports": [
          "fqmul_4/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul4"
        ]
      },
      "fqmul_5_data_out": {
        "ports": [
          "fqmul_5/data_out",
          "polyvec_basemul_acc_0/coeff_from_fqmul5"
        ]
      },
      "fqmul_2_data_out_mont": {
        "ports": [
          "fqmul_2/data_out_mont",
          "double_signal_multip_4/data_in_0"
        ]
      },
      "fqmul_3_data_out_mont": {
        "ports": [
          "fqmul_3/data_out_mont",
          "double_signal_multip_5/data_in_0"
        ]
      },
      "fqmul_4_data_out_mont": {
        "ports": [
          "fqmul_4/data_out_mont",
          "double_signal_multip_6/data_in_0"
        ]
      },
      "fqmul_5_data_out_mont": {
        "ports": [
          "fqmul_5/data_out_mont",
          "double_signal_multip_7/data_in_0"
        ]
      },
      "double_signal_multip_4_data_out": {
        "ports": [
          "double_signal_multip_4/data_out",
          "montgomery_reduction_2/data_in"
        ]
      },
      "double_signal_multip_5_data_out": {
        "ports": [
          "double_signal_multip_5/data_out",
          "montgomery_reduction_3/data_in"
        ]
      },
      "double_signal_multip_6_data_out": {
        "ports": [
          "double_signal_multip_6/data_out",
          "montgomery_reduction_4/data_in"
        ]
      },
      "double_signal_multip_7_data_out": {
        "ports": [
          "double_signal_multip_7/data_out",
          "montgomery_reduction_5/data_in"
        ]
      },
      "montgomery_reduction_2_data_out": {
        "ports": [
          "montgomery_reduction_2/data_out",
          "fqmul_2/data_in_mont"
        ]
      },
      "montgomery_reduction_3_data_out": {
        "ports": [
          "montgomery_reduction_3/data_out",
          "fqmul_3/data_in_mont"
        ]
      },
      "montgomery_reduction_4_data_out": {
        "ports": [
          "montgomery_reduction_4/data_out",
          "fqmul_4/data_in_mont"
        ]
      },
      "montgomery_reduction_5_data_out": {
        "ports": [
          "montgomery_reduction_5/data_out",
          "fqmul_5/data_in_mont"
        ]
      },
      "polyvec_basemul_acc_0_data0_to_barrett": {
        "ports": [
          "polyvec_basemul_acc_0/data0_to_barrett",
          "double_signal_multip_3/data_in_1"
        ]
      },
      "polyvec_basemul_acc_0_data1_to_barrett": {
        "ports": [
          "polyvec_basemul_acc_0/data1_to_barrett",
          "double_signal_multip_2/data_in_1"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "4K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "4K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_dual_bram_0_S00_AXI_reg": {
                "address_block": "/dual_bram_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_dual_bram_0_S01_AXI_reg": {
                "address_block": "/dual_bram_0/S01_AXI/S01_AXI_reg",
                "offset": "0x43C20000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}