============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:19:47 pm
  Module:                 mux_sel
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin               Type         Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
feedback_in[0][0]    in port               1  3.5    0    +0       0 F 
g1079/D1                                                  +0       0   
g1079/Z              HS65_LS_MUX21X4       1  2.6   35   +85      85 F 
in_or_buffer[0][0]   interconnect                   35    +0      85 F 
                     out port                             +0      85 F 
-----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : feedback_in[0][0]
End-point    : in_or_buffer[0][0]
