// -------------------------------------------------------------
// 
// File Name: C:\Users\Carlos Cajas\Desktop\DSP\nuevo_chale\FDHT_N\RADIX22FFT_SDF1_3.v
// Created: 2020-12-08 16:13:17
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: RADIX22FFT_SDF1_3
// Source Path: FDHT_N/FDHT/DFT/RADIX22FFT_SDF1_3
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module RADIX22FFT_SDF1_3
          (clk,
           reset_x,
           enb,
           din_3_1_re_dly,
           din_3_1_im_dly,
           din_3_vld_dly,
           rd_3_Addr,
           rd_3_Enb,
           twdl_3_1_re,
           twdl_3_1_im,
           twdl_3_1_vld,
           proc_3_enb,
           softReset,
           dout_3_1_re,
           dout_3_1_im,
           dout_3_1_vld,
           dinXTwdl_3_1_vld);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [14:0] din_3_1_re_dly;  // sfix15_En5
  input   signed [14:0] din_3_1_im_dly;  // sfix15_En5
  input   din_3_vld_dly;
  input   [2:0] rd_3_Addr;  // ufix3
  input   rd_3_Enb;
  input   signed [14:0] twdl_3_1_re;  // sfix15_En13
  input   signed [14:0] twdl_3_1_im;  // sfix15_En13
  input   twdl_3_1_vld;
  input   proc_3_enb;
  input   softReset;
  output  signed [14:0] dout_3_1_re;  // sfix15_En5
  output  signed [14:0] dout_3_1_im;  // sfix15_En5
  output  dout_3_1_vld;
  output  dinXTwdl_3_1_vld;

  wire signed [14:0] dinXTwdl_re;  // sfix15_En5
  wire signed [14:0] dinXTwdl_im;  // sfix15_En5
  reg  x_vld;
  wire signed [14:0] wrData_im;  // sfix15_En5
  wire [2:0] wrAddr;  // ufix3
  wire wrEnb;
  wire signed [14:0] x_im;  // sfix15_En5
  wire signed [14:0] wrData_re;  // sfix15_En5
  wire signed [14:0] x_re;  // sfix15_En5
  reg signed [15:0] Radix22ButterflyG1_btf1_re_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_btf1_im_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_btf2_re_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_btf2_im_reg;  // sfix16
  reg signed [14:0] Radix22ButterflyG1_x_re_dly1;  // sfix15
  reg signed [14:0] Radix22ButterflyG1_x_im_dly1;  // sfix15
  reg  Radix22ButterflyG1_x_vld_dly1;
  reg signed [14:0] Radix22ButterflyG1_dinXtwdl_re_dly1;  // sfix15
  reg signed [14:0] Radix22ButterflyG1_dinXtwdl_im_dly1;  // sfix15
  reg signed [14:0] Radix22ButterflyG1_dinXtwdl_re_dly2;  // sfix15
  reg signed [14:0] Radix22ButterflyG1_dinXtwdl_im_dly2;  // sfix15
  reg  Radix22ButterflyG1_dinXtwdl_vld_dly1;
  reg  Radix22ButterflyG1_dinXtwdl_vld_dly2;
  wire signed [15:0] Radix22ButterflyG1_btf1_re_reg_next;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_btf1_im_reg_next;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_btf2_re_reg_next;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_btf2_im_reg_next;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_add_cast;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_add_cast_1;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sub_cast;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sub_cast_1;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_add_cast_2;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_add_cast_3;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sub_cast_2;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sub_cast_3;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sra_temp;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sra_temp_1;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sra_temp_2;  // sfix16_En5
  wire signed [15:0] Radix22ButterflyG1_sra_temp_3;  // sfix16_En5
  reg signed [14:0] xf_re;  // sfix15_En5
  reg signed [14:0] xf_im;  // sfix15_En5
  reg  xf_vld;
  wire signed [14:0] dinXTwdlf_re;  // sfix15_En5
  wire signed [14:0] dinXTwdlf_im;  // sfix15_En5
  wire dinxTwdlf_vld;
  wire signed [14:0] btf1_re;  // sfix15_En5
  wire signed [14:0] btf1_im;  // sfix15_En5
  wire signed [14:0] btf2_re;  // sfix15_En5
  wire signed [14:0] btf2_im;  // sfix15_En5
  reg  btf_vld;


  Complex4Multiply u_MUL4 (.clk(clk),
                           .reset_x(reset_x),
                           .enb(enb),
                           .din_3_1_re_dly(din_3_1_re_dly),  // sfix15_En5
                           .din_3_1_im_dly(din_3_1_im_dly),  // sfix15_En5
                           .din_3_vld_dly(din_3_vld_dly),
                           .twdl_3_1_re(twdl_3_1_re),  // sfix15_En13
                           .twdl_3_1_im(twdl_3_1_im),  // sfix15_En13
                           .softReset(softReset),
                           .dinXTwdl_re(dinXTwdl_re),  // sfix15_En5
                           .dinXTwdl_im(dinXTwdl_im),  // sfix15_En5
                           .dinXTwdl_3_1_vld(dinXTwdl_3_1_vld)
                           );

  always @(posedge clk)
    begin : intdelay_process
      if (reset_x == 1'b1) begin
        x_vld <= 1'b0;
      end
      else begin
        if (enb) begin
          x_vld <= rd_3_Enb;
        end
      end
    end



  SimpleDualPortRAM_generic #(.AddrWidth(3),
                              .DataWidth(15)
                              )
                            u_dataMEM_im_0_3 (.clk(clk),
                                              .enb(enb),
                                              .wr_din(wrData_im),
                                              .wr_addr(wrAddr),
                                              .wr_en(wrEnb),
                                              .rd_addr(rd_3_Addr),
                                              .rd_dout(x_im)
                                              );

  SimpleDualPortRAM_generic #(.AddrWidth(3),
                              .DataWidth(15)
                              )
                            u_dataMEM_re_0_3 (.clk(clk),
                                              .enb(enb),
                                              .wr_din(wrData_re),
                                              .wr_addr(wrAddr),
                                              .wr_en(wrEnb),
                                              .rd_addr(rd_3_Addr),
                                              .rd_dout(x_re)
                                              );

  // Radix22ButterflyG1
  always @(posedge clk)
    begin : Radix22ButterflyG1_process
      if (reset_x == 1'b1) begin
        Radix22ButterflyG1_btf1_re_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_btf1_im_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_btf2_re_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_btf2_im_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_x_re_dly1 <= 15'sb000000000000000;
        Radix22ButterflyG1_x_im_dly1 <= 15'sb000000000000000;
        Radix22ButterflyG1_x_vld_dly1 <= 1'b0;
        xf_re <= 15'sb000000000000000;
        xf_im <= 15'sb000000000000000;
        xf_vld <= 1'b0;
        Radix22ButterflyG1_dinXtwdl_re_dly1 <= 15'sb000000000000000;
        Radix22ButterflyG1_dinXtwdl_im_dly1 <= 15'sb000000000000000;
        Radix22ButterflyG1_dinXtwdl_re_dly2 <= 15'sb000000000000000;
        Radix22ButterflyG1_dinXtwdl_im_dly2 <= 15'sb000000000000000;
        Radix22ButterflyG1_dinXtwdl_vld_dly1 <= 1'b0;
        Radix22ButterflyG1_dinXtwdl_vld_dly2 <= 1'b0;
        btf_vld <= 1'b0;
      end
      else begin
        if (enb) begin
          Radix22ButterflyG1_btf1_re_reg <= Radix22ButterflyG1_btf1_re_reg_next;
          Radix22ButterflyG1_btf1_im_reg <= Radix22ButterflyG1_btf1_im_reg_next;
          Radix22ButterflyG1_btf2_re_reg <= Radix22ButterflyG1_btf2_re_reg_next;
          Radix22ButterflyG1_btf2_im_reg <= Radix22ButterflyG1_btf2_im_reg_next;
          xf_re <= Radix22ButterflyG1_x_re_dly1;
          xf_im <= Radix22ButterflyG1_x_im_dly1;
          xf_vld <= Radix22ButterflyG1_x_vld_dly1;
          btf_vld <= Radix22ButterflyG1_dinXtwdl_vld_dly2;
          Radix22ButterflyG1_dinXtwdl_vld_dly2 <= Radix22ButterflyG1_dinXtwdl_vld_dly1;
          Radix22ButterflyG1_dinXtwdl_re_dly2 <= Radix22ButterflyG1_dinXtwdl_re_dly1;
          Radix22ButterflyG1_dinXtwdl_im_dly2 <= Radix22ButterflyG1_dinXtwdl_im_dly1;
          Radix22ButterflyG1_dinXtwdl_re_dly1 <= dinXTwdl_re;
          Radix22ButterflyG1_dinXtwdl_im_dly1 <= dinXTwdl_im;
          Radix22ButterflyG1_x_re_dly1 <= x_re;
          Radix22ButterflyG1_x_im_dly1 <= x_im;
          Radix22ButterflyG1_x_vld_dly1 <= x_vld;
          Radix22ButterflyG1_dinXtwdl_vld_dly1 <= proc_3_enb && dinXTwdl_3_1_vld;
        end
      end
    end

  assign dinxTwdlf_vld = ( ! proc_3_enb) && dinXTwdl_3_1_vld;
  assign Radix22ButterflyG1_add_cast = {Radix22ButterflyG1_x_re_dly1[14], Radix22ButterflyG1_x_re_dly1};
  assign Radix22ButterflyG1_add_cast_1 = {Radix22ButterflyG1_dinXtwdl_re_dly2[14], Radix22ButterflyG1_dinXtwdl_re_dly2};
  assign Radix22ButterflyG1_btf1_re_reg_next = Radix22ButterflyG1_add_cast + Radix22ButterflyG1_add_cast_1;
  assign Radix22ButterflyG1_sub_cast = {Radix22ButterflyG1_x_re_dly1[14], Radix22ButterflyG1_x_re_dly1};
  assign Radix22ButterflyG1_sub_cast_1 = {Radix22ButterflyG1_dinXtwdl_re_dly2[14], Radix22ButterflyG1_dinXtwdl_re_dly2};
  assign Radix22ButterflyG1_btf2_re_reg_next = Radix22ButterflyG1_sub_cast - Radix22ButterflyG1_sub_cast_1;
  assign Radix22ButterflyG1_add_cast_2 = {Radix22ButterflyG1_x_im_dly1[14], Radix22ButterflyG1_x_im_dly1};
  assign Radix22ButterflyG1_add_cast_3 = {Radix22ButterflyG1_dinXtwdl_im_dly2[14], Radix22ButterflyG1_dinXtwdl_im_dly2};
  assign Radix22ButterflyG1_btf1_im_reg_next = Radix22ButterflyG1_add_cast_2 + Radix22ButterflyG1_add_cast_3;
  assign Radix22ButterflyG1_sub_cast_2 = {Radix22ButterflyG1_x_im_dly1[14], Radix22ButterflyG1_x_im_dly1};
  assign Radix22ButterflyG1_sub_cast_3 = {Radix22ButterflyG1_dinXtwdl_im_dly2[14], Radix22ButterflyG1_dinXtwdl_im_dly2};
  assign Radix22ButterflyG1_btf2_im_reg_next = Radix22ButterflyG1_sub_cast_2 - Radix22ButterflyG1_sub_cast_3;
  assign dinXTwdlf_re = dinXTwdl_re;
  assign dinXTwdlf_im = dinXTwdl_im;
  assign Radix22ButterflyG1_sra_temp = Radix22ButterflyG1_btf1_re_reg >>> 8'd1;
  assign btf1_re = Radix22ButterflyG1_sra_temp[14:0];
  assign Radix22ButterflyG1_sra_temp_1 = Radix22ButterflyG1_btf1_im_reg >>> 8'd1;
  assign btf1_im = Radix22ButterflyG1_sra_temp_1[14:0];
  assign Radix22ButterflyG1_sra_temp_2 = Radix22ButterflyG1_btf2_re_reg >>> 8'd1;
  assign btf2_re = Radix22ButterflyG1_sra_temp_2[14:0];
  assign Radix22ButterflyG1_sra_temp_3 = Radix22ButterflyG1_btf2_im_reg >>> 8'd1;
  assign btf2_im = Radix22ButterflyG1_sra_temp_3[14:0];



  SDFCommutator3 u_SDFCOMMUTATOR_3 (.clk(clk),
                                    .reset_x(reset_x),
                                    .enb(enb),
                                    .din_3_vld_dly(din_3_vld_dly),
                                    .xf_re(xf_re),  // sfix15_En5
                                    .xf_im(xf_im),  // sfix15_En5
                                    .xf_vld(xf_vld),
                                    .dinXTwdlf_re(dinXTwdlf_re),  // sfix15_En5
                                    .dinXTwdlf_im(dinXTwdlf_im),  // sfix15_En5
                                    .dinxTwdlf_vld(dinxTwdlf_vld),
                                    .btf1_re(btf1_re),  // sfix15_En5
                                    .btf1_im(btf1_im),  // sfix15_En5
                                    .btf2_re(btf2_re),  // sfix15_En5
                                    .btf2_im(btf2_im),  // sfix15_En5
                                    .btf_vld(btf_vld),
                                    .softReset(softReset),
                                    .wrData_re(wrData_re),  // sfix15_En5
                                    .wrData_im(wrData_im),  // sfix15_En5
                                    .wrAddr(wrAddr),  // ufix3
                                    .wrEnb(wrEnb),
                                    .dout_3_1_re(dout_3_1_re),  // sfix15_En5
                                    .dout_3_1_im(dout_3_1_im),  // sfix15_En5
                                    .dout_3_1_vld(dout_3_1_vld)
                                    );

endmodule  // RADIX22FFT_SDF1_3

