Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.26-s026
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.26-s039_1" on Wed Dec 16 22:50:48 2015 (mem=95.3M) ---
--- Running on lab1-16.eng.utah.edu (x86_64 w/Linux 3.10.0-123.el7.x86_64) ---
This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
<CMD> init_design
**ERROR: (ENCSYT-16038):	The specified file 'Lib6710_05.lef' could not be found. Check your file system, correct the file name.
**ERROR: **ERROR: (ENCIMEX-7327):	The lef file specified in init_lef_file does not exist.

<CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
<CMD> init_design
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file Lib6710_05.lef ...
**WARN: (ENCLF-105):	The layer 'poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (ENCLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 240.
**ERROR: (ENCLF-40):	Macro 'AOI21' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'AOI21' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'AOI22' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'AOI22' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'BUF4X' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'BUF4X' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'BUF8X' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'BUF8X' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'DFFRX1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'DFFRX1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'DFFRX1_v1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'DFFRX1_v1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'FULLADD' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'FULLADD' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'Filler' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-46):	Class CORE macro 'Filler' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
created and will be used for this macro, using height 29.4000 that
matches the macro SIZE height, and width 2.4000 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.
**ERROR: (ENCLF-40):	Macro 'Filler4' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'Filler4' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'Filler8' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'Filler8' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX4' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX4' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX8' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX8' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'MUX2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'MUX2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NAND2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NAND2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NAND3X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NAND3X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NANDX2' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NANDX2' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NOR2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NOR2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'OAI21' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'OAI21' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'TIEHI' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'TIEHI' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**WARN: (EMS-63):	Message <ENCLF-40> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (ENCLF-45):	Macro 'TIELO' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.

viaInitial starts at Wed Dec 16 22:51:41 2015
viaInitial ends at Wed Dec 16 22:51:41 2015
*** Begin netlist parsing (mem=345.8M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'FPU_Control_struct.v'

*** Memory Usage v#1 (Current mem = 348.828M, initial mem = 95.305M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=348.8M) ***
Set top cell to FPU_Control.
Loading view definition file from Default.view
Reading 6710_typical timing library '/home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final/Lib6710_05.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN1' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN2' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN3' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN1' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN2' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN3' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN4' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN' of cell 'BUF4X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'BUF4X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN' of cell 'BUF8X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'BUF8X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'FULLADD' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'FULLADD' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 17 cells in library 'Lib6710_05' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.24min, fe_real=0.98min, fe_mem=364.8M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell FPU_Control ...
*** Netlist is unique.
** info: there are 24 modules.
** info: there are 3399 stdCell insts.

*** Memory Usage v#1 (Current mem = 369.270M, initial mem = 95.305M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 31.2000.
**WARN: (ENCFP-3961):	The techSite 'dbl_core' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'IO' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corner' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: INVX1 INVX4 INVX8 BUF4X BUF8X
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2776):	The via resistance between layers M0 and M1 is not defined in the capacitance table file. The via resistance of 17 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 0.9 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.09 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.09 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.05 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'FPU_Control_struct.sdc' ...
Current (total cpu=0:00:14.4, real=0:00:59.0, peak res=376.5M, current mem=466.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File FPU_Control_struct.sdc, Line 80).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File FPU_Control_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=391.3M, current mem=480.5M)
Current (total cpu=0:00:14.5, real=0:00:59.0, peak res=391.3M, current mem=480.5M)
Total number of combinational cells: 16
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF4X BUF8X
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX4 INVX1 INVX8
Total number of usable inverters: 3
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 30 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.974846551932 0.5 31.2 30.0 30.0 30.0
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal3 -type core_rings -jog_distance 1.5 -threshold 1.5 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 490.4M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 360 -skip_via_on_pin Standardcell -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 90 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {gnd! vdd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 490.4M) ***
<CMD> windowSelect 70.960 1962.610 1704.890 -167.190
<CMD> windowSelect 1209.200 592.500 1243.150 577.650
<CMD> windowSelect 44.580 1956.740 1780.390 -123.370
<CMD> deselectAll
<CMD> windowSelect 68.490 2071.500 1694.320 -56.430
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 360 -skip_via_on_pin Standardcell -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 360 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {gnd! vdd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 491.4M) ***
<CMD> selectWire 1831.2000 15.9000 1836.0000 1835.1000 2 gnd!
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1837.8000 4.2000 1842.6000 1846.8000 2 vdd!
<CMD> deleteSelectedFromFPlan
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getSrouteMode -allowWrongWayRoute -quiet
<CMD> getSrouteMode -viaThruToClosestRing -quiet
<CMD> getSrouteMode -extendNearestTarget -quiet
<CMD> getSrouteMode -targetNumber -quiet
<CMD> getSrouteMode -targetSearchDistance -quiet
<CMD> getSrouteMode -jogThresholdRatio -quiet
<CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
<CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
<CMD> getSrouteMode -padPinMinViaSize -quiet
<CMD> getSrouteMode -padPinSplit -quiet
<CMD> getSrouteMode -padRingLefConvention -quiet
<CMD> getSrouteMode -signalPinAsPG -quiet
<CMD> getSrouteMode -corePinJoinLimit -quiet
<CMD> getSrouteMode -corePinLength -quiet
<CMD> getSrouteMode -corePinLengthAsInstance -quiet
<CMD> getSrouteMode -corePinReferenceMacro -quiet
<CMD> getSrouteMode -treatEndcapAsCore -quiet
<CMD> getSrouteMode -secondaryPinMaxGap -quiet
<CMD> getSrouteMode -secondaryPinRailWidth -quiet
<CMD> getSrouteMode -srpgAonCellPin -quiet
<CMD> getSrouteMode -viaConnectToShape -quiet
<CMD> getSrouteMode -layerNormalCost -quiet
<CMD> getSrouteMode -layerWrongWayCost -quiet
<CMD> setSrouteMode -allowWrongWayRoute false -viaThruToClosestRing false -extendNearestTarget false -blockPinConnectRingPinCorners false -blockPinRouteWithPinWidth false -padRingLefConvention true -signalPinAsPG false -corePinLengthAsInstance false -treatEndcapAsCore false -secondaryPinRailWidth 2.4
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal3 } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal3 }
*** Begin SPECIAL ROUTE on Wed Dec 16 22:54:50 2015 ***
SPECIAL ROUTE ran on directory: /home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final
SPECIAL ROUTE ran on machine: lab1-16.eng.utah.edu (Linux 3.10.0-123.el7.x86_64 x86_64 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 3
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRailWidth set to 240
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1149.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 21 macros, 15 used
Read in 15 components
  15 core components: 15 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
Bad via found: M1_POLY
**WARN: (ENCSR-1235):	Find 1 via whose layer defination is incorrect before power routing.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd!.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd!.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
Bad via found: M1_POLY
**WARN: (ENCSR-1235):	Find 1 via whose layer defination is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 130
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 65
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1155.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Dec 16 22:54:50 2015
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Wed Dec 16 22:54:50 2015

sroute post-processing starts at Wed Dec 16 22:54:50 2015
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Wed Dec 16 22:54:50 2015
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 6.30 megs
sroute: Total Peak Memory used = 497.70 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -noPrePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4935 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 512.5M, InitMEM = 512.5M)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=634.621 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 634.6M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#3 (mem=626.6M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=3399 (0 fixed + 3399 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3582 #term=11646 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 3399 single + 0 double + 0 multi
Total standard cell length = 39.2592 (mm), area = 1.0600 (mm^2)
Average module density = 0.509.
Density for the design = 0.509.
       = stdcell_area 16358 sites (1059998 um^2) / alloc_area 32121 sites (2081441 um^2).
Pin Density = 0.712.
            = total # of pins 11646 / total Instance area 16358.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.858e-09 (1.03e-09 8.23e-10)
              Est.  stn bbox = 1.976e-09 (1.10e-09 8.73e-10)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 634.6M
Iteration  2: Total net bbox = 1.858e-09 (1.03e-09 8.23e-10)
              Est.  stn bbox = 1.976e-09 (1.10e-09 8.73e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 634.6M
Iteration  3: Total net bbox = 1.281e+03 (7.95e+02 4.86e+02)
              Est.  stn bbox = 1.511e+03 (9.32e+02 5.80e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 634.6M
Iteration  4: Total net bbox = 4.206e+05 (1.91e+05 2.29e+05)
              Est.  stn bbox = 4.853e+05 (2.17e+05 2.68e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 634.6M
Iteration  5: Total net bbox = 4.933e+05 (2.34e+05 2.59e+05)
              Est.  stn bbox = 5.813e+05 (2.71e+05 3.10e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 634.6M
Iteration  6: Total net bbox = 5.061e+05 (2.36e+05 2.70e+05)
              Est.  stn bbox = 5.965e+05 (2.73e+05 3.24e+05)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 634.6M
Iteration  7: Total net bbox = 5.505e+05 (2.39e+05 3.11e+05)
              Est.  stn bbox = 6.425e+05 (2.76e+05 3.66e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 634.6M
Iteration  8: Total net bbox = 5.505e+05 (2.39e+05 3.11e+05)
              Est.  stn bbox = 6.425e+05 (2.76e+05 3.66e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 634.6M
Iteration  9: Total net bbox = 5.631e+05 (2.49e+05 3.14e+05)
              Est.  stn bbox = 6.573e+05 (2.89e+05 3.69e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 634.6M
Iteration 10: Total net bbox = 5.631e+05 (2.49e+05 3.14e+05)
              Est.  stn bbox = 6.573e+05 (2.89e+05 3.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 634.6M
Iteration 11: Total net bbox = 6.020e+05 (2.70e+05 3.32e+05)
              Est.  stn bbox = 6.973e+05 (3.10e+05 3.87e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 634.6M
Iteration 12: Total net bbox = 6.020e+05 (2.70e+05 3.32e+05)
              Est.  stn bbox = 6.973e+05 (3.10e+05 3.87e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 634.6M
*** cost = 6.020e+05 (2.70e+05 3.32e+05) (cpu for global=0:00:08.7) real=0:00:09.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:07.9 real: 0:00:08.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:58.3 mem=634.6M) ***
Total net length = 6.021e+05 (2.700e+05 3.322e+05) (ext = 4.535e+04)
Move report: Detail placement moves 3399 insts, mean move: 11.82 um, max move: 138.78 um
	Max move on inst (u_booth_Adder_datain2_reg_2_): (387.37, 47.35) --> (508.80, 30.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 634.6MB
Summary Report:
Instances move: 3399 (out of 3399 movable)
Mean displacement: 11.82 um
Max displacement: 138.78 um (Instance: u_booth_Adder_datain2_reg_2_) (387.37, 47.35) -> (508.8, 30)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFFRX1
	Violation at original loc: Placement Blockage Violation
Total net length = 5.865e+05 (2.557e+05 3.308e+05) (ext = 4.540e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 634.6MB
*** Finished refinePlace (0:00:59.2 mem=634.6M) ***
Total net length = 5.866e+05 (2.552e+05 3.313e+05) (ext = 4.558e+04)
*** End of Placement (cpu=0:00:09.6, real=0:00:10.0, mem=634.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 35 )
Density distribution unevenness ratio = 7.229%
Starting IO pin assignment...
Completed IO pin assignment.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 600.4M, totSessionCpu=0:00:59 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=600.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.04% H + 16.97% V (0:00:00.0 600.4M)

Phase 1e-1f Overflow: 0.00% H + 11.42% V (0:00:00.0 600.4M)

Phase 1l Overflow: 0.00% H + 11.42% V (0:00:00.0 600.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	0	 0.00%	117	 1.26%
 -1:	0	 0.00%	895	 9.62%
--------------------------------------
  0:	59	 0.58%	2531	27.20%
  1:	185	 1.81%	1056	11.35%
  2:	449	 4.39%	1007	10.82%
  3:	832	 8.13%	1363	14.65%
  4:	1284	12.55%	1420	15.26%
  5:	7421	72.54%	914	 9.82%


Total length: 7.171e+05um, number of vias: 24484
M1(H) length: 0.000e+00um, number of vias: 11576
M2(V) length: 3.859e+05um, number of vias: 12908
M3(H) length: 3.312e+05um

Peak Memory Usage was 600.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=600.6M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'FPU_Control' of instances=3399 and nets=3596 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 600.555M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 600.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.7  MEM= 610.4M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 608.4M, InitMEM = 608.4M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=688.559 CPU=0:00:00.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 688.6M) ***
Info: 1 clock net  excluded from IPO operation.
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 686.4M, totSessionCpu=0:01:01 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|   929   |  3180   |   469   |    469  |     0   |     0   |     0   |     0   | -59.24 |          0|          0|  50.93  |            |           |
|     4   |    10   |     2   |      2  |     0   |     0   |     0   |     0   | -11.62 |        690|         72|  57.49  |   0:00:04.0|     802.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=802.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 688.5M, totSessionCpu=0:01:05 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 14 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -11.622  TNS Slack -458.827 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
| -11.622|-458.827|    57.49%|   0:00:00.0|  802.9M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
| -10.938|-388.380|    58.10%|   0:00:01.0|  803.9M|   typical|  default| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
| -10.523|-361.958|    58.15%|   0:00:01.0|  803.9M|   typical|  default| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -9.330|-314.685|    58.42%|   0:00:00.0|  804.9M|   typical|  default| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -9.330|-314.685|    58.42%|   0:00:01.0|  804.9M|   typical|  default| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -9.330|-314.316|    58.44%|   0:00:00.0|  804.9M|   typical|  default| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=804.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=804.9M) ***
** GigaOpt Global Opt End WNS Slack -9.330  TNS Slack -314.316 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 688.4M, totSessionCpu=0:01:08 **
*** Timing NOT met, worst failing slack is -9.330
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -9.330  TNS Slack -314.316 Density 58.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.44%|        -|  -9.330|-314.316|   0:00:00.0|  804.9M|
|    58.44%|        0|  -9.330|-314.316|   0:00:00.0|  804.9M|
|    57.75%|       59|  -9.259|-307.938|   0:00:01.0|  804.9M|
|    57.71%|       19|  -9.259|-307.629|   0:00:00.0|  804.9M|
|    57.71%|        1|  -9.259|-307.629|   0:00:00.0|  804.9M|
|    57.71%|        0|  -9.259|-307.629|   0:00:00.0|  804.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -9.259  TNS Slack -307.629 Density 57.71
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=690.46M, totSessionCpu=0:01:09).
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 690.5M, totSessionCpu=0:01:09 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    39   |    45   |     2   |      2  |     0   |     0   |     0   |     0   | -9.26 |          0|          0|  57.71  |            |           |
|    36   |    36   |     0   |      0  |     0   |     0   |     0   |     0   | -9.26 |          7|          0|  57.81  |   0:00:00.0|     807.7M|
|    36   |    36   |     0   |      0  |     0   |     0   |     0   |     0   | -9.26 |          0|          0|  57.81  |   0:00:00.0|     807.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:00.0 mem=807.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 693.2M, totSessionCpu=0:01:11 **
*** Timing NOT met, worst failing slack is -9.259
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -9.259 TNS Slack -307.569 Density 57.81
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -9.259|   -9.259|-307.569| -307.569|    57.81%|   0:00:00.0|  809.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -8.892|   -8.892|-298.808| -298.808|    57.83%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -8.549|   -8.549|-295.380| -295.380|    57.88%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -8.163|   -8.163|-286.031| -286.031|    57.92%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -7.759|   -7.759|-272.683| -272.683|    58.00%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -7.583|   -7.583|-273.028| -273.028|    58.02%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -7.179|   -7.179|-264.267| -264.267|    58.06%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -6.985|   -6.985|-259.999| -259.999|    58.10%|   0:00:01.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -6.818|   -6.818|-255.956| -255.956|    58.14%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -6.638|   -6.638|-251.575| -251.575|    58.16%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -6.368|   -6.368|-245.002| -245.002|    58.18%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -6.106|   -6.106|-239.598| -239.598|    58.20%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -5.914|   -5.914|-235.187| -235.187|    58.21%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.775|   -5.775|-230.677| -230.677|    58.26%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.662|   -5.662|-227.814| -227.814|    58.36%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -5.562|   -5.562|-224.661| -224.661|    58.39%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.497|   -5.497|-224.098| -224.098|    58.41%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.320|   -5.320|-218.138| -218.138|    58.50%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.242|   -5.242|-212.745| -212.745|    58.55%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -5.166|   -5.166|-205.451| -205.451|    58.67%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.096|   -5.096|-205.141| -205.141|    58.71%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -5.019|   -5.019|-207.774| -207.774|    58.83%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.930|   -4.930|-207.117| -207.117|    58.88%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.879|   -4.879|-206.057| -206.057|    58.95%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.848|   -4.848|-204.358| -204.358|    59.10%|   0:00:01.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.848|   -4.848|-203.458| -203.458|    59.19%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.821|   -4.821|-203.432| -203.432|    59.19%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.821|   -4.821|-202.054| -202.054|    59.29%|   0:00:00.0|  810.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.807|   -4.807|-201.732| -201.732|    59.31%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.752|   -4.752|-199.690| -199.690|    59.40%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D         |
|  -4.746|   -4.746|-199.310| -199.310|    59.44%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.727|   -4.727|-199.153| -199.153|    59.44%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.715|   -4.715|-199.875| -199.875|    59.48%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.715|   -4.715|-199.727| -199.727|    59.52%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.715|   -4.715|-199.430| -199.430|    59.52%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.703|   -4.703|-199.390| -199.390|    59.52%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.703|   -4.703|-198.880| -198.880|    59.58%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.657|   -4.657|-198.485| -198.485|    59.59%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.563|   -4.563|-191.378| -191.378|    59.68%|   0:00:01.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/StateMC_reg_1_/D                    |
|  -4.472|   -4.472|-190.322| -190.322|    59.73%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -4.385|   -4.385|-183.959| -183.959|    59.79%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/StateMC_reg_1_/D                    |
|  -4.270|   -4.270|-183.063| -183.063|    59.93%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -4.218|   -4.218|-174.459| -174.459|    60.15%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/StateMC_reg_1_/D                    |
|  -4.134|   -4.134|-173.710| -173.710|    60.38%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/StateMC_reg_1_/D                    |
|  -4.060|   -4.060|-172.688| -172.688|    60.62%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -4.032|   -4.032|-172.642| -172.642|    60.73%|   0:00:01.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/StateMC_reg_1_/D                    |
|  -4.022|   -4.022|-162.930| -162.930|    60.84%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.022|   -4.022|-161.459| -161.459|    60.87%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -4.007|   -4.007|-161.027| -161.027|    60.87%|   0:00:00.0|  811.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.007|   -4.007|-160.946| -160.946|    60.93%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.993|   -3.993|-160.809| -160.809|    60.94%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.976|   -3.976|-156.343| -156.343|    60.98%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.833|   -3.833|-155.415| -155.415|    61.03%|   0:00:01.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.833|   -3.833|-150.869| -150.869|    61.15%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.786|   -3.786|-149.786| -149.786|    61.16%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.786|   -3.786|-149.264| -149.264|    61.18%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.713|   -3.713|-148.356| -148.356|    61.19%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -3.659|   -3.659|-147.449| -147.449|    61.26%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.647|   -3.647|-144.916| -144.916|    61.33%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_3_/D         |
|  -3.632|   -3.632|-144.802| -144.802|    61.35%|   0:00:01.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.632|   -3.632|-144.530| -144.530|    61.41%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.632|   -3.632|-144.004| -144.004|    61.42%|   0:00:00.0|  812.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.580|   -3.580|-142.549| -142.549|    61.59%|   0:00:00.0|  813.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -3.465|   -3.465|-140.840| -140.840|    61.61%|   0:00:00.0|  813.7M|   typical|  reg2reg| u_adder_24b_Z_reg_8_/D                          |
|  -3.412|   -3.412|-131.962| -131.962|    61.86%|   0:00:01.0|  814.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D         |
|  -3.311|   -3.311|-130.184| -130.184|    62.11%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.195|   -3.195|-128.958| -128.958|    62.16%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -3.174|   -3.174|-128.263| -128.263|    62.22%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_5_/D         |
|  -3.070|   -3.070|-125.148| -125.148|    62.34%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -3.047|   -3.047|-121.400| -121.400|    62.43%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_4_/D         |
|  -2.990|   -2.990|-120.602| -120.602|    62.48%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -2.892|   -2.892|-117.010| -117.010|    62.54%|   0:00:01.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.869|   -2.869|-110.345| -110.345|    62.66%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -2.761|   -2.761|-109.355| -109.355|    62.68%|   0:00:00.0|  814.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -2.713|   -2.713|-108.461| -108.461|    62.70%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D         |
|  -2.666|   -2.666|-106.927| -106.927|    62.74%|   0:00:02.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.659|   -2.659|-106.095| -106.095|    62.79%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.659|   -2.659|-104.053| -104.053|    62.79%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.643|   -2.643|-103.971| -103.971|    62.80%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.576|   -2.576|-102.937| -102.937|    62.83%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D         |
|  -2.573|   -2.573|-100.644| -100.644|    63.06%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.561|   -2.561|-100.345| -100.345|    63.06%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.547|   -2.547|-100.233| -100.233|    63.06%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.547|   -2.547|-100.154| -100.154|    63.23%|   0:00:01.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.538|   -2.538|-100.073| -100.073|    63.24%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.535|   -2.535| -99.901|  -99.901|    63.32%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.518|   -2.518| -98.162|  -98.162|    63.39%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.483|   -2.483| -97.084|  -97.084|    63.42%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.457|   -2.457| -92.003|  -92.003|    63.55%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.457|   -2.457| -91.850|  -91.850|    63.56%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.433|   -2.433| -91.482|  -91.482|    63.57%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.421|   -2.421| -91.048|  -91.048|    63.62%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.415|   -2.415| -90.943|  -90.943|    63.63%|   0:00:01.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.393|   -2.393| -91.486|  -91.486|    63.65%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.366|   -2.366| -91.372|  -91.372|    63.72%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.276|   -2.276| -89.902|  -89.902|    63.70%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -2.256|   -2.256| -88.011|  -88.011|    63.83%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -2.256|   -2.256| -87.767|  -87.767|    63.85%|   0:00:01.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -2.198|   -2.198| -87.407|  -87.407|    63.86%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -2.196|   -2.196| -86.739|  -86.739|    63.91%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.166|   -2.166| -86.454|  -86.454|    63.91%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_7_/D         |
|  -2.156|   -2.156| -84.497|  -84.497|    63.92%|   0:00:00.0|  815.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.156|   -2.156| -84.430|  -84.430|    63.94%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.144|   -2.144| -84.422|  -84.422|    63.95%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.144|   -2.144| -84.341|  -84.341|    63.99%|   0:00:01.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.130|   -2.130| -84.353|  -84.353|    64.00%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.118|   -2.118| -84.244|  -84.244|    64.01%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.109|   -2.109| -84.643|  -84.643|    64.03%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -2.056|   -2.056| -83.718|  -83.718|    64.05%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.974|   -1.974| -78.404|  -78.404|    63.94%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D         |
|  -1.894|   -1.894| -72.254|  -72.254|    63.97%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -1.817|   -1.817| -65.951|  -65.951|    64.09%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.742|   -1.742| -64.358|  -64.358|    64.02%|   0:00:01.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.651|   -1.651| -60.495|  -60.495|    64.04%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.620|   -1.620| -54.921|  -54.921|    63.98%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.617|   -1.617| -53.520|  -53.520|    63.98%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.595|   -1.595| -53.381|  -53.381|    63.98%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.595|   -1.595| -53.303|  -53.303|    63.97%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.568|   -1.568| -52.689|  -52.689|    63.98%|   0:00:01.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.528|   -1.528| -52.103|  -52.103|    64.00%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.528|   -1.528| -50.708|  -50.708|    64.01%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.422|   -1.422| -49.633|  -49.633|    64.03%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -1.415|   -1.415| -43.148|  -43.148|    64.12%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.392|   -1.392| -42.870|  -42.870|    64.11%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -1.362|   -1.362| -42.105|  -42.105|    64.11%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.362|   -1.362| -41.634|  -41.634|    64.09%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.359|   -1.359| -41.586|  -41.586|    64.10%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.352|   -1.352| -41.484|  -41.484|    64.10%|   0:00:00.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.273|   -1.273| -40.694|  -40.694|    64.10%|   0:00:01.0|  816.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -1.265|   -1.265| -37.727|  -37.727|    64.09%|   0:00:00.0|  818.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -1.249|   -1.249| -37.627|  -37.627|    64.10%|   0:00:00.0|  818.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -1.181|   -1.181| -35.536|  -35.536|    64.15%|   0:00:00.0|  818.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.178|   -1.178| -34.910|  -34.910|    64.14%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.164|   -1.164| -34.473|  -34.473|    64.15%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_4_/D         |
|  -1.164|   -1.164| -34.375|  -34.375|    64.15%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_4_/D         |
|  -1.142|   -1.142| -34.262|  -34.262|    64.18%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.142|   -1.142| -34.114|  -34.114|    64.18%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.133|   -1.133| -34.097|  -34.097|    64.18%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.133|   -1.133| -33.886|  -33.886|    64.16%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.121|   -1.121| -33.680|  -33.680|    64.17%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -1.121|   -1.121| -33.660|  -33.660|    64.17%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -1.110|   -1.110| -33.354|  -33.354|    64.18%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.110|   -1.110| -32.579|  -32.579|    64.18%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.110|   -1.110| -32.470|  -32.470|    64.19%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.077|   -1.077| -31.783|  -31.783|    64.19%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -1.034|   -1.034| -31.131|  -31.131|    64.19%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.006|   -1.006| -28.333|  -28.333|    64.22%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.992|   -0.992| -27.574|  -27.574|    64.29%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.989|   -0.989| -25.008|  -25.008|    64.32%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.903|   -0.903| -23.995|  -23.995|    64.33%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.903|   -0.903| -23.223|  -23.223|    64.30%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.903|   -0.903| -22.796|  -22.796|    64.33%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.903|   -0.903| -22.792|  -22.792|    64.34%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.886|   -0.886| -22.741|  -22.741|    64.34%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.880|   -0.880| -22.443|  -22.443|    64.33%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.880|   -0.880| -22.421|  -22.421|    64.32%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.859|   -0.859| -22.499|  -22.499|    64.33%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.859|   -0.859| -22.069|  -22.069|    64.32%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.859|   -0.859| -21.845|  -21.845|    64.35%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.811|   -0.811| -21.301|  -21.301|    64.36%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -0.787|   -0.787| -20.576|  -20.576|    64.38%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.772|   -0.772| -18.079|  -18.079|    64.39%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.701|   -0.701| -17.822|  -17.822|    64.41%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.701|   -0.701| -16.192|  -16.192|    64.56%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.694|   -0.694| -16.148|  -16.148|    64.56%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.689|   -0.689| -16.557|  -16.557|    64.59%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -0.621|   -0.621| -15.342|  -15.342|    64.61%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.605|   -0.605| -14.249|  -14.249|    64.72%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -0.605|   -0.605| -14.139|  -14.139|    64.70%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_8_/D         |
|  -0.603|   -0.603| -13.882|  -13.882|    64.76%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.593|   -0.593| -13.854|  -13.854|    64.76%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.593|   -0.593| -13.817|  -13.817|    64.76%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.550|   -0.550| -13.533|  -13.533|    64.74%|   0:00:01.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.519|   -0.519| -13.355|  -13.355|    64.75%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.519|   -0.519| -13.155|  -13.155|    64.77%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.519|   -0.519| -12.690|  -12.690|    64.85%|   0:00:02.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.519|   -0.519| -12.287|  -12.287|    64.86%|   0:00:00.0|  819.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.501|   -0.501| -12.249|  -12.249|    64.91%|   0:00:02.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -0.474|   -0.474| -11.815|  -11.815|    64.94%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.469|   -0.469| -10.578|  -10.578|    65.06%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.453|   -0.453|  -9.594|   -9.594|    65.08%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.453|   -0.453|  -8.977|   -8.977|    65.25%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.433|   -0.433|  -8.998|   -8.998|    65.27%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.429|   -0.429|  -8.425|   -8.425|    65.30%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.410|   -0.410|  -7.912|   -7.912|    65.32%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.410|   -0.410|  -6.644|   -6.644|    65.32%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.391|   -0.391|  -6.370|   -6.370|    65.33%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.391|   -0.391|  -6.259|   -6.259|    65.37%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.377|   -0.377|  -6.334|   -6.334|    65.39%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.379|   -0.379|  -6.163|   -6.163|    65.40%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.372|   -0.372|  -6.111|   -6.111|    65.40%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.309|   -0.309|  -4.825|   -4.825|    65.41%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.280|   -0.280|  -4.231|   -4.231|    65.42%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|  -0.267|   -0.267|  -4.049|   -4.049|    65.49%|   0:00:02.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.267|   -0.267|  -3.470|   -3.470|    65.57%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.258|   -0.258|  -3.386|   -3.386|    65.59%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.258|   -0.258|  -3.280|   -3.280|    65.63%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.241|   -0.241|  -3.254|   -3.254|    65.62%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.232|   -0.232|  -3.272|   -3.272|    65.62%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.232|   -0.232|  -2.985|   -2.985|    65.65%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.232|   -0.232|  -2.918|   -2.918|    65.67%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.231|   -0.231|  -2.785|   -2.785|    65.68%|   0:00:02.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.228|   -0.228|  -2.675|   -2.675|    65.71%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.186|   -0.186|  -2.284|   -2.284|    65.71%|   0:00:01.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.184|   -0.184|  -1.725|   -1.725|    65.75%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.181|   -0.181|  -1.700|   -1.700|    65.75%|   0:00:00.0|  821.7M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.173|   -0.173|  -1.689|   -1.689|    65.83%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.173|   -0.173|  -1.655|   -1.655|    65.84%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.172|   -0.172|  -1.642|   -1.642|    65.84%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.172|   -0.172|  -1.641|   -1.641|    65.85%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.162|   -0.162|  -1.553|   -1.553|    65.85%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.162|   -0.162|  -1.445|   -1.445|    65.87%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.162|   -0.162|  -1.429|   -1.429|    65.89%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.141|   -0.141|  -1.210|   -1.210|    65.90%|   0:00:01.0|  840.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.141|   -0.141|  -1.083|   -1.083|    65.89%|   0:00:01.0|  840.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.135|   -0.135|  -1.007|   -1.007|    65.94%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.110|   -0.110|  -0.832|   -0.832|    65.95%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.110|   -0.110|  -0.627|   -0.627|    65.96%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.103|   -0.103|  -0.645|   -0.645|    65.98%|   0:00:01.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.103|   -0.103|  -0.611|   -0.611|    65.98%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.102|   -0.102|  -0.587|   -0.587|    65.96%|   0:00:02.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.102|   -0.102|  -0.548|   -0.548|    65.99%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.102|   -0.102|  -0.542|   -0.542|    65.99%|   0:00:02.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.102|   -0.102|  -0.537|   -0.537|    65.99%|   0:00:00.0|  821.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.102|   -0.102|  -0.537|   -0.537|    65.99%|   0:00:02.0|  840.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:59.7 real=0:00:59.0 mem=840.1M) ***
** GigaOpt Optimizer WNS Slack -0.102 TNS Slack -0.537 Density 65.99
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.102  TNS Slack -0.537 Density 65.99
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.99%|        -|  -0.102|  -0.537|   0:00:00.0|  840.1M|
|    63.34%|      235|  -0.092|  -0.434|   0:00:03.0|  840.1M|
|    63.10%|       84|  -0.092|  -0.426|   0:00:00.0|  840.1M|
|    63.10%|        1|  -0.092|  -0.426|   0:00:00.0|  840.1M|
|    63.10%|        0|  -0.092|  -0.426|   0:00:00.0|  840.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.092  TNS Slack -0.426 Density 63.10
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=818.61M, totSessionCpu=0:02:13).
** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.426 Density 63.10
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.092|   -0.092|  -0.426|   -0.426|    63.10%|   0:00:00.0|  818.6M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|   0.037|    0.037|   0.000|    0.000|    63.31%|   0:00:04.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|   0.037|    0.037|   0.000|    0.000|    63.35%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|   0.060|    0.060|   0.000|    0.000|    63.37%|   0:00:00.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|   0.066|    0.066|   0.000|    0.000|    63.40%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|   0.098|    0.098|   0.000|    0.000|    63.42%|   0:00:01.0|  821.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.100|    0.102|   0.000|    0.000|    63.42%|   0:00:00.0|  821.4M|        NA|       NA| NA                                              |
|   0.100|    0.102|   0.000|    0.000|    63.42%|   0:00:00.0|  821.4M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:06.9 real=0:00:07.0 mem=821.4M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 63.42
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 63.42

*** Finish pre-CTS Setup Fixing (cpu=0:01:09 real=0:01:09 mem=821.4M) ***

End: GigaOpt Optimization in WNS mode
**optDesign ... cpu = 0:01:20, real = 0:01:21, mem = 702.1M, totSessionCpu=0:02:20 **
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:01:20, real = 0:01:21, mem = 702.1M, totSessionCpu=0:02:20 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#3 (mem=702.1M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=4710 (0 fixed + 4710 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4877 #term=14524 #term/net=2.98, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 4710 single + 0 double + 0 multi
Total standard cell length = 48.8928 (mm), area = 1.3201 (mm^2)
Average module density = 0.634.
Density for the design = 0.634.
       = stdcell_area 20372 sites (1320106 um^2) / alloc_area 32121 sites (2081441 um^2).
Pin Density = 0.713.
            = total # of pins 14524 / total Instance area 20372.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.683e+05 (3.12e+05 3.57e+05)
              Est.  stn bbox = 7.566e+05 (3.50e+05 4.07e+05)
              cpu = 0:00:02.4 real = 0:00:00.0 mem = 702.1M
Iteration  8: Total net bbox = 5.978e+05 (2.72e+05 3.25e+05)
              Est.  stn bbox = 6.796e+05 (3.08e+05 3.72e+05)
              cpu = 0:00:00.0 real = 0:00:02.0 mem = 702.1M
Iteration  9: Total net bbox = 6.176e+05 (2.80e+05 3.37e+05)
              Est.  stn bbox = 6.995e+05 (3.16e+05 3.84e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 702.1M
Iteration 10: Total net bbox = 6.304e+05 (2.84e+05 3.47e+05)
              Est.  stn bbox = 7.124e+05 (3.19e+05 3.93e+05)
              cpu = 0:00:00.0 real = 0:00:02.0 mem = 702.1M
Iteration 11: Total net bbox = 6.304e+05 (2.84e+05 3.47e+05)
              Est.  stn bbox = 7.124e+05 (3.19e+05 3.93e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 702.1M
*** cost = 6.304e+05 (2.84e+05 3.47e+05) (cpu for global=0:00:02.4) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:02.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:02:22 mem=702.1M) ***
Total net length = 6.306e+05 (2.840e+05 3.466e+05) (ext = 1.814e+04)
Move report: Detail placement moves 4710 insts, mean move: 11.78 um, max move: 154.41 um
	Max move on inst (U1864): (689.51, 61.10) --> (588.00, 114.00)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 702.1MB
Summary Report:
Instances move: 4710 (out of 4710 movable)
Mean displacement: 11.78 um
Max displacement: 154.41 um (Instance: U1864) (689.51, 61.1) -> (588, 114)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX4
Total net length = 6.179e+05 (2.693e+05 3.485e+05) (ext = 1.812e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 702.1MB
*** Finished refinePlace (0:02:24 mem=702.1M) ***
Total net length = 6.184e+05 (2.690e+05 3.494e+05) (ext = 1.829e+04)
*** End of Placement (cpu=0:00:04.7, real=0:00:03.0, mem=702.1M) ***
default core: bins with density >  0.75 = 5.71 % ( 2 / 35 )
Density distribution unevenness ratio = 4.597%
Starting IO pin assignment...
Completed IO pin assignment.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=694.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.32% H + 23.73% V (0:00:00.0 694.1M)

Phase 1e-1f Overflow: 0.01% H + 20.03% V (0:00:00.0 694.1M)

Phase 1l Overflow: 0.01% H + 20.03% V (0:00:00.0 694.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.02%
 -3:	0	 0.00%	31	 0.34%
 -2:	0	 0.00%	321	 3.52%
 -1:	1	 0.01%	1315	14.42%
--------------------------------------
  0:	110	 1.08%	2431	26.65%
  1:	267	 2.61%	961	10.54%
  2:	573	 5.60%	935	10.25%
  3:	980	 9.58%	1129	12.38%
  4:	1342	13.12%	1149	12.60%
  5:	6957	68.01%	847	 9.29%


Total length: 8.111e+05um, number of vias: 29105
M1(H) length: 0.000e+00um, number of vias: 14455
M2(V) length: 4.368e+05um, number of vias: 14650
M3(H) length: 3.744e+05um

Peak Memory Usage was 694.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=694.1M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 35.00, normalized total congestion hotspot area = 88.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.44
Trial Route Overflow 0.009775(H) 20.026928(V).
Start repairing congestion with level 4.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
congRepair round 1: bin height 4 and width 4
Iteration  6: Total net bbox = 5.792e+05 (2.59e+05 3.20e+05)
              Est.  stn bbox = 6.587e+05 (2.92e+05 3.66e+05)
              cpu = 0:00:02.8 real = 0:00:01.0 mem = 694.1M
Iteration  7: Total net bbox = 5.797e+05 (2.60e+05 3.20e+05)
              Est.  stn bbox = 6.618e+05 (2.95e+05 3.66e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 689.0M
Iteration  8: Total net bbox = 5.957e+05 (2.69e+05 3.26e+05)
              Est.  stn bbox = 6.787e+05 (3.05e+05 3.74e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 689.0M
Iteration  9: Total net bbox = 6.071e+05 (2.74e+05 3.33e+05)
              Est.  stn bbox = 6.899e+05 (3.10e+05 3.80e+05)
              cpu = 0:00:02.6 real = 0:00:01.0 mem = 689.0M
*** Starting refinePlace (0:02:32 mem=689.0M) ***
Total net length = 6.208e+05 (2.784e+05 3.424e+05) (ext = 1.541e+04)
Move report: Detail placement moves 4709 insts, mean move: 9.19 um, max move: 157.14 um
	Max move on inst (u_mul_cntrl/FE_OCPC1280_n171): (93.45, 1373.01) --> (249.60, 1374.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 689.0MB
Summary Report:
Instances move: 4709 (out of 4710 movable)
Mean displacement: 9.19 um
Max displacement: 157.14 um (Instance: u_mul_cntrl/FE_OCPC1280_n171) (93.45, 1373.01) -> (249.6, 1374)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
Total net length = 6.108e+05 (2.644e+05 3.464e+05) (ext = 1.519e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 689.0MB
*** Finished refinePlace (0:02:32 mem=689.0M) ***
Total net length = 6.112e+05 (2.642e+05 3.470e+05) (ext = 1.535e+04)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=689.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.43% H + 23.52% V (0:00:00.0 689.0M)

Phase 1e-1f Overflow: 0.00% H + 19.83% V (0:00:00.0 689.0M)

Phase 1l Overflow: 0.00% H + 19.83% V (0:00:00.0 689.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	14	 0.15%
 -2:	0	 0.00%	303	 3.34%
 -1:	0	 0.00%	1347	14.84%
--------------------------------------
  0:	75	 0.73%	2484	27.36%
  1:	209	 2.04%	930	10.24%
  2:	531	 5.19%	868	 9.56%
  3:	861	 8.42%	1149	12.66%
  4:	1350	13.20%	1158	12.76%
  5:	7204	70.42%	825	 9.09%


Total length: 7.919e+05um, number of vias: 29140
M1(H) length: 0.000e+00um, number of vias: 14455
M2(V) length: 4.359e+05um, number of vias: 14685
M3(H) length: 3.560e+05um

Peak Memory Usage was 689.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=689.0M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 17.00, normalized total congestion hotspot area = 71.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.38
Trial Route Overflow 0.000000(H) 19.825462(V).
Start repairing congestion with level 3.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Iteration  7: Total net bbox = 5.838e+05 (2.62e+05 3.21e+05)
              Est.  stn bbox = 6.658e+05 (2.98e+05 3.68e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 689.0M
Iteration  8: Total net bbox = 5.990e+05 (2.71e+05 3.28e+05)
              Est.  stn bbox = 6.819e+05 (3.07e+05 3.75e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 689.0M
Iteration  9: Total net bbox = 6.081e+05 (2.75e+05 3.33e+05)
              Est.  stn bbox = 6.911e+05 (3.11e+05 3.80e+05)
              cpu = 0:00:02.4 real = 0:00:01.0 mem = 689.0M
*** Starting refinePlace (0:02:37 mem=689.0M) ***
Total net length = 6.222e+05 (2.784e+05 3.438e+05) (ext = 1.545e+04)
Move report: Detail placement moves 4710 insts, mean move: 9.42 um, max move: 105.27 um
	Max move on inst (FE_OFC43_Add_valid): (703.75, 315.32) --> (604.80, 309.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 689.0MB
Summary Report:
Instances move: 4710 (out of 4710 movable)
Mean displacement: 9.42 um
Max displacement: 105.27 um (Instance: FE_OFC43_Add_valid) (703.75, 315.32) -> (604.8, 309)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 6.122e+05 (2.650e+05 3.472e+05) (ext = 1.535e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 689.0MB
*** Finished refinePlace (0:02:37 mem=689.0M) ***
Total net length = 6.125e+05 (2.646e+05 3.479e+05) (ext = 1.549e+04)
*** Starting trialRoute (mem=689.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.14% H + 23.13% V (0:00:00.0 689.0M)

Phase 1e-1f Overflow: 0.00% H + 18.43% V (0:00:00.0 689.0M)

Phase 1l Overflow: 0.00% H + 18.43% V (0:00:00.0 689.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	13	 0.14%
 -2:	0	 0.00%	221	 2.44%
 -1:	0	 0.00%	1336	14.73%
--------------------------------------
  0:	80	 0.78%	2487	27.43%
  1:	242	 2.37%	981	10.82%
  2:	449	 4.39%	918	10.12%
  3:	873	 8.53%	1128	12.44%
  4:	1270	12.41%	1200	13.23%
  5:	7316	71.52%	783	 8.64%


Total length: 7.454e+05um, number of vias: 28962
M1(H) length: 0.000e+00um, number of vias: 14455
M2(V) length: 4.026e+05um, number of vias: 14507
M3(H) length: 3.428e+05um

Peak Memory Usage was 689.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=689.0M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 49.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.32
End of congRepair (cpu=0:00:12.7, real=0:00:13.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:48, real = 0: 1:48, mem = 660.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 664.3M, totSessionCpu=0:02:40 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=664.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=664.3M) ***

Extraction called for design 'FPU_Control' of instances=4710 and nets=4984 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 664.293M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=715.02 CPU=0:00:00.0 REAL=0:00:01.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.223  |
|           TNS (ns):| -40.777 |
|    Violating Paths:|   41    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.040   |      4 (4)       |
|   max_tran     |     43 (49)      |   -0.257   |     43 (49)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.423%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 678.9M, totSessionCpu=0:02:40 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 678.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 678.9M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 706.7M, totSessionCpu=0:02:41 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    83   |   146   |    21   |     21  |     0   |     0   |     0   |     0   | -2.22 |          0|          0|  63.42  |            |           |
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -5.72 |        116|         47|  64.26  |   0:00:00.0|     821.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=821.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 706.7M, totSessionCpu=0:02:41 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 107 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.724  TNS Slack -50.548 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -5.724| -50.548|    64.26%|   0:00:00.0|  821.2M|   typical|  default| u_adder_cntrl/R_reg_reg/D                       |
|  -2.120| -39.531|    64.64%|   0:00:00.0|  821.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.120| -37.255|    64.66%|   0:00:01.0|  821.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -2.087| -32.216|    64.77%|   0:00:00.0|  821.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=821.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=821.2M) ***
** GigaOpt Global Opt End WNS Slack -2.087  TNS Slack -32.216 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 704.7M, totSessionCpu=0:02:43 **
*** Timing NOT met, worst failing slack is -2.087
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.087  TNS Slack -32.216 Density 64.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.77%|        -|  -2.087| -32.216|   0:00:00.0|  821.2M|
|    64.77%|        0|  -2.087| -32.216|   0:00:00.0|  821.2M|
|    62.88%|      154|  -2.021| -29.380|   0:00:02.0|  821.2M|
|    62.80%|       31|  -2.013| -29.337|   0:00:00.0|  821.2M|
|    62.80%|        0|  -2.013| -29.337|   0:00:00.0|  821.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.013  TNS Slack -29.337 Density 62.80
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=706.75M, totSessionCpu=0:02:45).
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 706.7M, totSessionCpu=0:02:45 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:02:45 mem=706.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4649 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Density distribution unevenness ratio = 4.723%
Density distribution unevenness ratio = 5.174%
Move report: Timing Driven Placement moves 4629 insts, mean move: 106.36 um, max move: 765.60 um
	Max move on inst (U1760): (1010.40, 1065.00) --> (1020.00, 1821.00)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 708.7MB
Move report: Detail placement moves 2610 insts, mean move: 9.73 um, max move: 96.00 um
	Max move on inst (u_adder_cntrl/U638): (1202.40, 618.00) --> (1298.40, 618.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 708.7MB
Summary Report:
Instances move: 4617 (out of 4649 movable)
Mean displacement: 106.96 um
Max displacement: 731.40 um (Instance: U1760) (1010.4, 1065) -> (1008, 1794)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX4
Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 708.7MB
*** Finished refinePlace (0:02:54 mem=708.7M) ***
Density distribution unevenness ratio = 4.753%
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting trialRoute (mem=708.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.08% H + 22.96% V (0:00:00.0 708.7M)

Phase 1e-1f Overflow: 0.00% H + 19.39% V (0:00:00.0 709.7M)

Phase 1l Overflow: 0.00% H + 19.39% V (0:00:00.0 709.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	39	 0.43%
 -2:	0	 0.00%	303	 3.35%
 -1:	0	 0.00%	1257	13.90%
--------------------------------------
  0:	83	 0.81%	2383	26.35%
  1:	254	 2.48%	1006	11.12%
  2:	497	 4.86%	876	 9.69%
  3:	914	 8.93%	1166	12.89%
  4:	1432	14.00%	1215	13.44%
  5:	7050	68.91%	798	 8.82%


Total length: 7.547e+05um, number of vias: 29319
M1(H) length: 0.000e+00um, number of vias: 14330
M2(V) length: 3.986e+05um, number of vias: 14989
M3(H) length: 3.562e+05um

Peak Memory Usage was 709.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=709.7M) ***

Extraction called for design 'FPU_Control' of instances=4649 and nets=4970 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 709.746M)
Trial Route Overflow 0.0(H) 19.3857866957(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Local HotSpot Analysis: normalized max congestion hotspot area = 26.00, normalized total congestion hotspot area = 75.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.40
Start repairing congestion with level 4.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Iteration  6: Total net bbox = 5.798e+05 (2.63e+05 3.17e+05)
              Est.  stn bbox = 6.601e+05 (2.98e+05 3.63e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 739.9M
Iteration  7: Total net bbox = 5.775e+05 (2.61e+05 3.17e+05)
              Est.  stn bbox = 6.600e+05 (2.97e+05 3.63e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 739.9M
Iteration  8: Total net bbox = 5.940e+05 (2.70e+05 3.24e+05)
              Est.  stn bbox = 6.779e+05 (3.07e+05 3.71e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 739.9M
Iteration  9: Total net bbox = 6.050e+05 (2.75e+05 3.30e+05)
              Est.  stn bbox = 6.888e+05 (3.11e+05 3.77e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 739.9M
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=739.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.15% H + 24.67% V (0:00:00.0 739.9M)

Phase 1e-1f Overflow: 0.00% H + 19.61% V (0:00:00.0 739.9M)

Phase 1l Overflow: 0.00% H + 19.61% V (0:00:00.0 739.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	26	 0.29%
 -2:	0	 0.00%	286	 3.15%
 -1:	0	 0.00%	1329	14.65%
--------------------------------------
  0:	114	 1.11%	2688	29.63%
  1:	285	 2.79%	1218	13.43%
  2:	587	 5.74%	954	10.52%
  3:	1132	11.07%	995	10.97%
  4:	1452	14.19%	912	10.05%
  5:	6660	65.10%	663	 7.31%


Total length: 8.474e+05um, number of vias: 30001
M1(H) length: 1.695e+04um, number of vias: 14330
M2(V) length: 4.448e+05um, number of vias: 15671
M3(H) length: 3.857e+05um

Peak Memory Usage was 739.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.9M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 38.00, normalized total congestion hotspot area = 96.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.36
Trial Route Overflow 0.000000(H) 19.606420(V).
Start repairing congestion with level 4.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Iteration  6: Total net bbox = 5.794e+05 (2.60e+05 3.19e+05)
              Est.  stn bbox = 6.591e+05 (2.95e+05 3.64e+05)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 739.9M
Iteration  7: Total net bbox = 5.810e+05 (2.62e+05 3.19e+05)
              Est.  stn bbox = 6.637e+05 (2.98e+05 3.66e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 739.9M
Iteration  8: Total net bbox = 5.954e+05 (2.70e+05 3.25e+05)
              Est.  stn bbox = 6.787e+05 (3.07e+05 3.72e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 739.9M
Iteration  9: Total net bbox = 6.060e+05 (2.74e+05 3.32e+05)
              Est.  stn bbox = 6.892e+05 (3.11e+05 3.78e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 739.9M
*** Starting trialRoute (mem=739.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.20% H + 24.65% V (0:00:00.0 739.9M)

Phase 1e-1f Overflow: 0.02% H + 19.18% V (0:00:00.0 739.9M)

Phase 1l Overflow: 0.02% H + 19.18% V (0:00:00.0 739.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	21	 0.23%
 -2:	0	 0.00%	267	 2.96%
 -1:	2	 0.02%	1319	14.60%
--------------------------------------
  0:	94	 0.92%	2652	29.36%
  1:	275	 2.69%	1125	12.45%
  2:	610	 5.96%	958	10.60%
  3:	983	 9.61%	1028	11.38%
  4:	1421	13.89%	963	10.66%
  5:	6845	66.91%	701	 7.76%


Total length: 8.002e+05um, number of vias: 29812
M1(H) length: 1.724e+04um, number of vias: 14330
M2(V) length: 4.122e+05um, number of vias: 15482
M3(H) length: 3.708e+05um

Peak Memory Usage was 739.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.9M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 31.00, normalized total congestion hotspot area = 91.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.39
End of congRepair (cpu=0:00:11.9, real=0:00:12.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:03:06 mem=739.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4649 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 4649 insts, mean move: 9.50 um, max move: 134.50 um
	Max move on inst (U1862): (743.34, 294.04) --> (808.80, 225.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 739.9MB
Summary Report:
Instances move: 4649 (out of 4649 movable)
Mean displacement: 9.50 um
Max displacement: 134.50 um (Instance: U1862) (743.34, 294.04) -> (808.8, 225)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX4
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 739.9MB
*** Finished refinePlace (0:03:08 mem=739.9M) ***
Density distribution unevenness ratio = 3.636%
*** Starting trialRoute (mem=739.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.21% H + 22.63% V (0:00:00.0 739.9M)

Phase 1e-1f Overflow: 0.00% H + 19.51% V (0:00:00.0 739.9M)

Phase 1l Overflow: 0.00% H + 19.51% V (0:00:00.0 739.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	11	 0.12%
 -2:	0	 0.00%	266	 2.95%
 -1:	0	 0.00%	1363	15.13%
--------------------------------------
  0:	72	 0.70%	2366	26.26%
  1:	199	 1.95%	925	10.27%
  2:	452	 4.42%	902	10.01%
  3:	829	 8.10%	1157	12.84%
  4:	1329	12.99%	1224	13.58%
  5:	7349	71.84%	797	 8.84%


Total length: 7.375e+05um, number of vias: 28835
M1(H) length: 0.000e+00um, number of vias: 14330
M2(V) length: 3.984e+05um, number of vias: 14505
M3(H) length: 3.391e+05um

Peak Memory Usage was 739.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.9M) ***

Extraction called for design 'FPU_Control' of instances=4649 and nets=4970 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.855M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=743.902 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=699.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.979  |
|           TNS (ns):| -32.228 |
|    Violating Paths:|   34    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.076   |     11 (11)      |
|   max_tran     |     45 (48)      |   -0.583   |     45 (48)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.803%
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 707.7M, totSessionCpu=0:03:10 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 707.7M, totSessionCpu=0:03:10 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.979  | -1.979  |  1.556  |
|           TNS (ns):| -32.228 | -32.228 |  0.000  |
|    Violating Paths:|   34    |   34    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.076   |     11 (11)      |
|   max_tran     |     45 (48)      |   -0.583   |     45 (48)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.803%
Routing Overflow: 0.00% H and 19.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 705.7M, totSessionCpu=0:03:10 **
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> createClockTreeSpec -bufferList {BUF4X BUF8X INVX1 INVX4 INVX8} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUF4X BUF8X INVX1 INVX4 INVX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: typical.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical
Default Analysis Views is typical


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=705.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=705.7M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 691.9M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical
Default Analysis Views is typical


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=691.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (335) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:01.0, mem=691.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 691.871M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=691.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
***** Allocate Placement Memory Finished (MEM: 691.871M)

Start to trace clock trees ...
*** Begin Tracer (mem=691.9M) ***
Tracing Clock CLK ...

Reconvergent mux Check for spec:CLK 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=691.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 691.871M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          69(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice INVX1 (library Lib6710_05 clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          1
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          69(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          35.575001(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 600(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUF4X) (INVX4) (BUF8X) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 335
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 335
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (335-leaf) (mem=699.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=235[2996,3230*] trVio=B79(83)S159(30134)ps N335 B87 G1 A218(217.5) L[6,6] C2/2 score=360341 cpu=0:00:22.0 mem=694M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:22.3, real=0:00:22.0, mem=693.9M)



**** CK_START: Update Database (mem=693.9M)
87 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=693.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 35.575001 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:04:05 mem=693.9M) ***
Total net length = 6.583e+05 (2.838e+05 3.744e+05) (ext = 1.182e+04)
Move report: Detail placement moves 265 insts, mean move: 18.97 um, max move: 105.60 um
	Max move on inst (CLK__L5_I63): (456.00, 618.00) --> (477.60, 534.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 693.9MB
Summary Report:
Instances move: 265 (out of 4401 movable)
Mean displacement: 18.97 um
Max displacement: 105.60 um (Instance: CLK__L5_I63) (456, 618) -> (477.6, 534)
	Length: 5 sites, height: 1 rows, site name: core, cell type: BUF8X
Total net length = 6.583e+05 (2.838e+05 3.744e+05) (ext = 1.182e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 693.9MB
*** Finished refinePlace (0:04:06 mem=693.9M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.3  MEM: 693.871M)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I63 was moved by 105.6 microns during refinePlace. Original location : (456, 618), Refined location : (477.6, 534)
**WARN: (ENCCK-6323):	The placement of u_mul_cntrl/FE_OFC416_Op2_Mantissa_reg_2_ was moved by 90.6 microns during refinePlace. Original location : (444, 618), Refined location : (410.4, 561)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I65 was moved by 81 microns during refinePlace. Original location : (444, 618), Refined location : (420, 561)
**WARN: (ENCCK-6323):	The placement of u_mul_cntrl/U174 was moved by 78.6 microns during refinePlace. Original location : (453.6, 618), Refined location : (432, 561)
**WARN: (ENCCK-6323):	The placement of u_mul_cntrl/U962 was moved by 77.4 microns during refinePlace. Original location : (403.2, 561), Refined location : (453.6, 534)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I64 was moved by 73.8 microns during refinePlace. Original location : (453.6, 618), Refined location : (436.8, 561)
**WARN: (ENCCK-6323):	The placement of u_adder_cntrl/U270 was moved by 70.2 microns during refinePlace. Original location : (1286.4, 1458), Refined location : (1243.2, 1485)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I37 was moved by 66.6 microns during refinePlace. Original location : (472.8, 729), Refined location : (482.4, 786)
**WARN: (ENCCK-6323):	The placement of u_adder_cntrl/FE_OFC300_n226 was moved by 65.4 microns during refinePlace. Original location : (1296, 729), Refined location : (1334.4, 702)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I38 was moved by 62.4 microns during refinePlace. Original location : (472.8, 729), Refined location : (535.2, 729)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 35.575 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 43...


Refine place movement check finished, CPU=0:00:00.3 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_adder_cntrl/Adder_datain1_reg_5_/CLK 3293.7(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 3046.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3046.5~3293.7(ps)      0~10(ps)            
Fall Phase Delay               : 3056.1~3314(ps)        0~10(ps)            
Trig. Edge Skew                : 247.2(ps)              600(ps)             
Rise Skew                      : 247.2(ps)              
Fall Skew                      : 257.9(ps)              
Max. Rise Buffer Tran.         : 204.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 201(ps)                200(ps)             
Max. Rise Sink Tran.           : 362.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 359.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 103.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 101.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 202.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 198.6(ps)              0(ps)               

view typical : skew = 247.2ps (required = 600ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'typical'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' in 'typical' view ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CLK__L2_I0' from (82560 22500) to (86160 47700)
MaxTriggerDelay: 3291.8 (ps)
MinTriggerDelay: 3044.7 (ps)
Skew: 247.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=693.9M) ***
Reducing the skew of clock tree 'CLK' in 'typical' view ...

moving 'CLK__L4_I2' from (131520 87000) to (133440 87000)
moving 'CLK__L4_I8' from (128160 89700) to (130080 87000)
MaxTriggerDelay: 3291.8 (ps)
MinTriggerDelay: 3055.4 (ps)
Skew: 236.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=693.9M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 3 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=693.9M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:04:06 mem=693.9M) ***
Total net length = 6.607e+05 (2.854e+05 3.752e+05) (ext = 1.182e+04)
Move report: Detail placement moves 7 insts, mean move: 9.94 um, max move: 19.20 um
	Max move on inst (u_adder_cntrl/U953): (1327.20, 870.00) --> (1346.40, 870.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 693.9MB
Summary Report:
Instances move: 7 (out of 4401 movable)
Mean displacement: 9.94 um
Max displacement: 19.20 um (Instance: u_adder_cntrl/U953) (1327.2, 870) -> (1346.4, 870)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22
Total net length = 6.607e+05 (2.854e+05 3.752e+05) (ext = 1.182e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 693.9MB
*** Finished refinePlace (0:04:06 mem=693.9M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 693.871M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_adder_cntrl/Adder_datain1_reg_5_/CLK 3291.8(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 3055.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3055.4~3291.8(ps)      0~10(ps)            
Fall Phase Delay               : 3067.5~3314.2(ps)      0~10(ps)            
Trig. Edge Skew                : 236.4(ps)              600(ps)             
Rise Skew                      : 236.4(ps)              
Fall Skew                      : 246.7(ps)              
Max. Rise Buffer Tran.         : 204.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 201(ps)                200(ps)             
Max. Rise Sink Tran.           : 362.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 359.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 119.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 202.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 198.6(ps)              0(ps)               

view typical : skew = 236.4ps (required = 600ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:00.0 mem=693.9M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:04:06 mem=693.9M) ***
Total net length = 6.608e+05 (2.856e+05 3.752e+05) (ext = 1.182e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.9MB
Summary Report:
Instances move: 0 (out of 4401 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.608e+05 (2.856e+05 3.752e+05) (ext = 1.182e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.9MB
*** Finished refinePlace (0:04:06 mem=693.9M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 693.871M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_adder_cntrl/Adder_datain1_reg_5_/CLK 3291.8(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 3055.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3055.4~3291.8(ps)      0~10(ps)            
Fall Phase Delay               : 3067.5~3314.2(ps)      0~10(ps)            
Trig. Edge Skew                : 236.4(ps)              600(ps)             
Rise Skew                      : 236.4(ps)              
Fall Skew                      : 246.7(ps)              
Max. Rise Buffer Tran.         : 204.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 201(ps)                200(ps)             
Max. Rise Sink Tran.           : 362.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 359.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 119.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 202.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 198.6(ps)              0(ps)               

view typical : skew = 236.4ps (required = 600ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Dec 16 23:02:00 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 5055 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.84 (MB), peak = 691.54 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Dec 16 23:02:01 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 16 23:02:01 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         992     0.00%
#  Metal 2        V         776          17         992     1.51%
#  Metal 3        H         617           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   2010       0.71%  2976     0.50%
#
#  88 nets (1.74%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.29 (MB), peak = 691.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.89 (MB), peak = 693.13 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.39 (MB), peak = 693.54 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.54 (MB), peak = 693.55 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.55 (MB), peak = 693.55 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 154 (skipped).
#Total number of selected nets for routing = 88.
#Total number of unselected nets (but routable) for routing = 4815 (skipped).
#Total number of nets in the design = 5057.
#
#4815 skipped nets do not have any wires.
#88 routable nets have only global wires.
#88 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88               0  
#------------------------------------------------
#        Total                 88               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88            4815  
#------------------------------------------------
#        Total                 88            4815  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     20(2.02%)      1(0.10%)      1(0.10%)   (2.22%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     20(0.67%)      1(0.03%)      1(0.03%)   (0.74%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 69445 um.
#Total half perimeter of net bounding box = 54397 um.
#Total wire length on LAYER metal1 = 3420 um.
#Total wire length on LAYER metal2 = 36265 um.
#Total wire length on LAYER metal3 = 29760 um.
#Total number of vias = 635
#Up-Via Summary (total 635):
#           
#-----------------------
#  Metal 1           43
#  Metal 2          592
#-----------------------
#                   635 
#
#Max overcon = 3 tracks.
#Total overcon = 0.74%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.60 (MB), peak = 693.61 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec 16 23:02:01 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.63 (MB), peak = 693.63 (MB)
#Start Track Assignment.
#Done with 364 horizontal wires in 1 hboxes and 366 vertical wires in 1 hboxes.
#Done with 37 horizontal wires in 1 hboxes and 66 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 68053 um.
#Total half perimeter of net bounding box = 54397 um.
#Total wire length on LAYER metal1 = 3479 um.
#Total wire length on LAYER metal2 = 35083 um.
#Total wire length on LAYER metal3 = 29491 um.
#Total number of vias = 635
#Up-Via Summary (total 635):
#           
#-----------------------
#  Metal 1           43
#  Metal 2          592
#-----------------------
#                   635 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.45 (MB), peak = 694.67 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.77 (MB)
#Total memory = 668.45 (MB)
#Peak memory = 694.67 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 705.27 (MB), peak = 707.09 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.27 (MB), peak = 707.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 62497 um.
#Total half perimeter of net bounding box = 54397 um.
#Total wire length on LAYER metal1 = 718 um.
#Total wire length on LAYER metal2 = 33993 um.
#Total wire length on LAYER metal3 = 27786 um.
#Total number of vias = 1041
#Up-Via Summary (total 1041):
#           
#-----------------------
#  Metal 1            7
#  Metal 2         1034
#-----------------------
#                  1041 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 36.83 (MB)
#Total memory = 705.28 (MB)
#Peak memory = 707.09 (MB)
#WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
#WARNING (NRDR-14) Net ABUSY is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[0] is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[1] is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[2] is not global routed.
#WARNING (NRDR-14) Net AddSelect is not global routed.
#WARNING (NRDR-14) Net Add_Op1[0] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[1] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[2] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[3] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[4] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[5] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[6] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[7] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[0] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[1] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[2] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[3] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[4] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[5] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[6] is not global routed.
#WARNING (EMS-27) Message (NRDR-14) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDR-16) 4815 nets out of 4903 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.30 (MB), peak = 707.09 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 62497 um.
#Total half perimeter of net bounding box = 54397 um.
#Total wire length on LAYER metal1 = 718 um.
#Total wire length on LAYER metal2 = 33993 um.
#Total wire length on LAYER metal3 = 27786 um.
#Total number of vias = 1041
#Up-Via Summary (total 1041):
#           
#-----------------------
#  Metal 1            7
#  Metal 2         1034
#-----------------------
#                  1041 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 36.85 (MB)
#Total memory = 705.30 (MB)
#Peak memory = 707.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 43.61 (MB)
#Total memory = 697.35 (MB)
#Peak memory = 707.09 (MB)
#Number of warnings = 33
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 16 23:02:03 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M2 to M3) for net "CLK__L5_N49" is 0.382601
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M2 to M3) for net "CLK__L5_N62" is 0.580328

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net CLK__L5_N49 has 43.1478 percent resistance deviation between preRoute resistance (38 ohm) and after route resistance (66.84 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N62 has 36.6056 percent resistance deviation between preRoute resistance (42.88 ohm) and after route resistance (67.64 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N42 has 28.2338 percent resistance deviation between preRoute resistance (34.62 ohm) and after route resistance (48.24 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N8 has 25.4747 percent resistance deviation between preRoute resistance (41.6 ohm) and after route resistance (55.82 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N28 has 25.4257 percent resistance deviation between preRoute resistance (63.06 ohm) and after route resistance (84.56 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L4_N8 has 24.5283 percent resistance deviation between preRoute resistance (33.6 ohm) and after route resistance (44.52 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N12 has 24.4988 percent resistance deviation between preRoute resistance (72.3 ohm) and after route resistance (95.76 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L1_N0 has 23.9374 percent resistance deviation between preRoute resistance (44.74 ohm) and after route resistance (58.82 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L4_N13 has 22.0137 percent resistance deviation between preRoute resistance (43.22 ohm) and after route resistance (55.42 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N57 has 20.9114 percent resistance deviation between preRoute resistance (81.92 ohm) and after route resistance (103.58 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): getdataStat_reg_reg_0_/CLK 3417.2(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 3140.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3140.9~3417.2(ps)      0~10(ps)            
Fall Phase Delay               : 3165.2~3456.2(ps)      0~10(ps)            
Trig. Edge Skew                : 276.3(ps)              600(ps)             
Rise Skew                      : 276.3(ps)              
Fall Skew                      : 291(ps)                
Max. Rise Buffer Tran.         : 210.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 207.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 365.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 362.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124(ps)                0(ps)               
Min. Fall Buffer Tran.         : 119.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 200.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 197.1(ps)              0(ps)               

view typical : skew = 276.3ps (required = 600ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'typical'...
Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): getdataStat_reg_reg_0_/CLK 3417.2(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 3140.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3140.9~3417.2(ps)      0~10(ps)            
Fall Phase Delay               : 3165.2~3456.2(ps)      0~10(ps)            
Trig. Edge Skew                : 276.3(ps)              600(ps)             
Rise Skew                      : 276.3(ps)              
Fall Skew                      : 291(ps)                
Max. Rise Buffer Tran.         : 210.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 207.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 365.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 362.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124(ps)                0(ps)               
Min. Fall Buffer Tran.         : 119.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 200.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 197.1(ps)              0(ps)               

view typical : skew = 276.3ps (required = 600ps)


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide FPU_Control.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          43
Check route layer follows preference              :          0
Check route follows guide                         :          2
clock gating checks                               :          0
Wire resistance checks                            :          10

typical
*** End ckSynthesis (cpu=0:00:25.9, real=0:00:25.0, mem=710.3M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=710.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 88

Phase 1a-1d Overflow: 5.79% H + 36.01% V (0:00:00.1 710.3M)

Phase 1e-1f Overflow: 1.97% H + 34.63% V (0:00:00.1 710.3M)

Phase 1l Overflow: 23.12% H + 51.09% V (0:00:00.0 710.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	391	 3.82%	593	 6.60%
 -4:	95	 0.93%	191	 2.13%
 -3:	241	 2.36%	246	 2.74%
 -2:	265	 2.59%	604	 6.72%
 -1:	312	 3.05%	1367	15.22%
--------------------------------------
  0:	423	 4.13%	1916	21.33%
  1:	537	 5.25%	826	 9.19%
  2:	683	 6.68%	866	 9.64%
  3:	895	 8.75%	900	10.02%
  4:	1196	11.69%	871	 9.70%
  5:	5192	50.75%	604	 6.72%


Total length: 8.442e+05um, number of vias: 29763
M1(H) length: 7.176e+02um, number of vias: 14002
M2(V) length: 4.382e+05um, number of vias: 15761
M3(H) length: 4.052e+05um

Peak Memory Usage was 710.3M 
*** Finished trialRoute (cpu=0:00:00.4 mem=710.3M) ***

Extraction called for design 'FPU_Control' of instances=4736 and nets=5057 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 710.336M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'typical'...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): getdataStat_reg_reg_0_/CLK 2601.9(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 2416(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2416~2601.9(ps)        0~10(ps)            
Fall Phase Delay               : 2401.4~2599.5(ps)      0~10(ps)            
Trig. Edge Skew                : 185.9(ps)              600(ps)             
Rise Skew                      : 185.9(ps)              
Fall Skew                      : 198.1(ps)              
Max. Rise Buffer Tran.         : 213.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 210.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 379.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 375.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124(ps)                0(ps)               
Min. Fall Buffer Tran.         : 119.6(ps)              0(ps)               
Min. Rise Sink Tran.           : 202.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 199(ps)                0(ps)               

view typical : skew = 185.9ps (required = 600ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'typical' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=710.3M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=710.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=710.3M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=67	Sink=0	BUF8X=67)
Level 4 (Total=14	Sink=0	BUF8X=14)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 87
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): getdataStat_reg_reg_0_/CLK 2601.9(ps)
Min trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK 2416(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2416~2601.9(ps)        0~10(ps)            
Fall Phase Delay               : 2401.4~2599.5(ps)      0~10(ps)            
Trig. Edge Skew                : 185.9(ps)              600(ps)             
Rise Skew                      : 185.9(ps)              
Fall Skew                      : 198.1(ps)              
Max. Rise Buffer Tran.         : 213.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 210.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 379.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 375.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 124(ps)                0(ps)               
Min. Fall Buffer Tran.         : 119.6(ps)              0(ps)               
Min. Rise Sink Tran.           : 202.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 199(ps)                0(ps)               

view typical : skew = 185.9ps (required = 600ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:00.7, real=0:00:01.0, mem=710.3M) ***
**clockDesign ... cpu = 0:00:27, real = 0:00:27, mem = 678.9M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6316           1  The buffer cell choice %s (library %s cl...
WARNING   ENCCK-6324           1  More than %d instances moved during refi...
WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
WARNING   ENCCK-6328           2  The utilization of preferred routing lay...
WARNING   ENCCK-6350          10  Clock net %s has %g percent resistance d...
*** Message Summary: 26 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 682.9M, totSessionCpu=0:04:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=682.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=682.9M) ***

Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=771.898 CPU=0:00:00.8 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.188  |
|           TNS (ns):| -36.862 |
|    Violating Paths:|   36    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.137   |     19 (19)      |
|   max_tran     |     57 (62)      |   -0.932   |     57 (62)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.157%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 735.7M, totSessionCpu=0:04:23 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 737.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 737.7M) ***
*** Starting optimizing excluded clock nets MEM= 737.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 737.7M) ***
Begin: GigaOpt Global Optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 154 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -2.188  TNS Slack -36.862 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -2.188| -36.862|    64.16%|   0:00:00.0|  860.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=860.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=860.2M) ***
** GigaOpt Global Opt End WNS Slack -2.188  TNS Slack -36.311 
End: GigaOpt Global Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=737.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.188  |
|           TNS (ns):| -36.311 |
|    Violating Paths:|   32    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.137   |     19 (19)      |
|   max_tran     |     57 (62)      |   -0.932   |     57 (62)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.201%
Routing Overflow: 23.12% H and 51.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 737.7M, totSessionCpu=0:04:24 **
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.188  TNS Slack -36.311 Density 64.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.20%|        -|  -2.188| -36.311|   0:00:00.0|  854.2M|
|    64.20%|        1|  -2.188| -36.311|   0:00:01.0|  856.0M|
|    64.20%|        0|  -2.188| -36.311|   0:00:00.0|  856.0M|
|    63.62%|       52|  -2.188| -35.629|   0:00:01.0|  856.0M|
|    63.59%|       14|  -2.188| -35.597|   0:00:00.0|  856.0M|
|    63.59%|        0|  -2.188| -35.597|   0:00:00.0|  856.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.188  TNS Slack -35.597 Density 63.59
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:04:26 mem=779.7M) ***
Total net length = 7.194e+05 (3.286e+05 3.907e+05) (ext = 1.450e+04)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4685 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 376 insts, mean move: 12.21 um, max move: 45.60 um
	Max move on inst (u_adder_cntrl/U296): (1740.00, 1206.00) --> (1785.60, 1206.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 779.7MB
Summary Report:
Instances move: 376 (out of 4598 movable)
Mean displacement: 12.21 um
Max displacement: 45.60 um (Instance: u_adder_cntrl/U296) (1740, 1206) -> (1785.6, 1206)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX4
Total net length = 7.224e+05 (3.316e+05 3.907e+05) (ext = 1.450e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 779.7MB
*** Finished refinePlace (0:04:26 mem=779.7M) ***
Ripped up 474 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=741.50M, totSessionCpu=0:04:26).
*** Starting trialRoute (mem=741.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 88

Phase 1a-1d Overflow: 5.64% H + 35.50% V (0:00:00.1 741.5M)

Phase 1e-1f Overflow: 1.73% H + 34.02% V (0:00:00.1 741.5M)

Phase 1l Overflow: 22.62% H + 50.77% V (0:00:00.0 741.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	392	 3.83%	584	 6.49%
 -4:	104	 1.02%	189	 2.10%
 -3:	225	 2.20%	261	 2.90%
 -2:	225	 2.20%	609	 6.77%
 -1:	334	 3.26%	1335	14.84%
--------------------------------------
  0:	412	 4.03%	1916	21.30%
  1:	557	 5.44%	866	 9.63%
  2:	653	 6.38%	840	 9.34%
  3:	944	 9.23%	909	10.10%
  4:	1186	11.59%	861	 9.57%
  5:	5198	50.81%	626	 6.96%


Total length: 8.407e+05um, number of vias: 29609
M1(H) length: 7.176e+02um, number of vias: 13896
M2(V) length: 4.373e+05um, number of vias: 15713
M3(H) length: 4.027e+05um

Peak Memory Usage was 741.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=741.5M) ***

Extraction called for design 'FPU_Control' of instances=4685 and nets=5025 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 741.500M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 769.6M, InitMEM = 769.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=777.656 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 777.7M) ***
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=739.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.806  |
|           TNS (ns):| -29.980 |
|    Violating Paths:|   32    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -0.161   |     20 (20)      |
|   max_tran     |     56 (60)      |   -0.879   |     56 (60)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.594%
Routing Overflow: 22.62% H and 50.77% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 741.5M, totSessionCpu=0:04:28 **
Begin: GigaOpt DRV Optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|   112   |   190   |    42   |     42  |     0   |     0   |     0   |     0   | -1.81 |          0|          0|  63.59  |            |           |
|    43   |    47   |     0   |      0  |     0   |     0   |     0   |     0   | -1.81 |         76|          6|  64.58  |   0:00:01.0|     856.0M|
|    40   |    44   |     0   |      0  |     0   |     0   |     0   |     0   | -1.81 |          3|          1|  64.62  |   0:00:00.0|     856.0M|
|    39   |    43   |     0   |      0  |     0   |     0   |     0   |     0   | -1.81 |          1|          0|  64.63  |   0:00:00.0|     856.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=856.0M) ***

*** Starting refinePlace (0:04:29 mem=856.0M) ***
*** Starting refinePlace (0:04:29 mem=856.0M) ***
Total net length = 7.201e+05 (3.279e+05 3.922e+05) (ext = 9.156e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4765 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 205 insts, mean move: 5.99 um, max move: 81.00 um
	Max move on inst (u_mul_cntrl/FE_OFC1923_MulCntrl_Op2_0_): (379.20, 477.00) --> (355.20, 534.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 856.0MB
Summary Report:
Instances move: 205 (out of 4678 movable)
Mean displacement: 5.99 um
Max displacement: 81.00 um (Instance: u_mul_cntrl/FE_OFC1923_MulCntrl_Op2_0_) (379.2, 477) -> (355.2, 534)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 7.201e+05 (3.279e+05 3.922e+05) (ext = 9.156e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 856.0MB
*** Finished refinePlace (0:04:29 mem=856.0M) ***
*** maximum move = 81.00 um ***
*** Finished refinePlace (0:04:29 mem=856.0M) ***
*** Finished re-routing un-routed nets (856.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=856.0M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=741.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.806  |
|           TNS (ns):| -29.886 |
|    Violating Paths:|   32    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     29 (29)      |   -0.030   |     29 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.631%
Routing Overflow: 22.62% H and 50.77% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 741.5M, totSessionCpu=0:04:29 **
Begin: GigaOpt Optimization in WNS mode
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 173 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.806 TNS Slack -29.886 Density 64.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -1.806|   -1.806| -29.886|  -29.886|    64.63%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.568|   -1.568| -28.892|  -28.892|    64.80%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -1.419|   -1.419| -29.104|  -29.104|    64.83%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.366|   -1.366| -25.389|  -25.389|    64.84%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.366|   -1.366| -25.224|  -25.224|    64.85%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.352|   -1.352| -25.211|  -25.211|    64.85%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_3_/D         |
|  -1.349|   -1.349| -25.383|  -25.383|    64.86%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.334|   -1.334| -25.369|  -25.369|    64.86%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.156|   -1.156| -22.587|  -22.587|    64.88%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.139|   -1.139| -22.063|  -22.063|    64.92%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -1.041|   -1.041| -20.987|  -20.987|    64.92%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.958|   -0.958| -19.818|  -19.818|    64.95%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.894|   -0.894| -17.689|  -17.689|    64.96%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.796|   -0.796| -15.544|  -15.544|    64.99%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.696|   -0.696| -12.081|  -12.081|    65.19%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_4_/D       |
|  -0.623|   -0.623| -11.278|  -11.278|    65.18%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.606|   -0.606| -10.303|  -10.303|    65.20%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.592|   -0.592| -10.160|  -10.160|    65.20%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.589|   -0.589| -10.394|  -10.394|    65.20%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.580|   -0.580| -10.255|  -10.255|    65.22%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.577|   -0.577|  -9.154|   -9.154|    65.26%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.544|   -0.544|  -8.908|   -8.908|    65.25%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.544|   -0.544|  -7.988|   -7.988|    65.28%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.533|   -0.533|  -7.839|   -7.839|    65.29%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.533|   -0.533|  -7.787|   -7.787|    65.29%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.516|   -0.516|  -7.751|   -7.751|    65.30%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.496|   -0.496|  -6.753|   -6.753|    65.27%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.496|   -0.496|  -6.132|   -6.132|    65.30%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.470|   -0.470|  -5.913|   -5.913|    65.30%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.470|   -0.470|  -5.615|   -5.615|    65.30%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.468|   -0.468|  -6.058|   -6.058|    65.31%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.438|   -0.438|  -5.570|   -5.570|    65.32%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.438|   -0.438|  -5.524|   -5.524|    65.32%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.432|   -0.432|  -5.584|   -5.584|    65.32%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.415|   -0.415|  -5.302|   -5.302|    65.32%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.389|   -0.389|  -4.481|   -4.481|    65.31%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.389|   -0.389|  -4.480|   -4.480|    65.32%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.384|   -0.384|  -4.694|   -4.694|    65.33%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.334|   -0.334|  -3.904|   -3.904|    65.33%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.309|   -0.309|  -3.166|   -3.166|    65.32%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.245|   -0.245|  -2.305|   -2.305|    65.37%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.180|   -0.180|  -1.545|   -1.545|    65.44%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.184|   -0.184|  -1.075|   -1.075|    65.46%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_5_/D       |
|  -0.131|   -0.131|  -0.893|   -0.893|    65.49%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.131|   -0.131|  -0.701|   -0.701|    65.58%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.130|   -0.130|  -0.442|   -0.442|    65.59%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.118|   -0.118|  -0.541|   -0.541|    65.59%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.118|   -0.118|  -0.436|   -0.436|    65.61%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.096|   -0.096|  -0.372|   -0.372|    65.61%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.096|   -0.096|  -0.360|   -0.360|    65.63%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/G_reg_reg/D                         |
|  -0.043|   -0.043|  -0.079|   -0.079|    65.65%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.043|   -0.043|  -0.043|   -0.043|    65.70%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.042|   -0.042|  -0.042|   -0.042|    65.70%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.012|   -0.012|  -0.012|   -0.012|    65.71%|   0:00:00.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.009|    0.009|   0.000|    0.000|    65.81%|   0:00:01.0|  875.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.057|    0.057|   0.000|    0.000|    65.83%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|   0.064|    0.064|   0.000|    0.000|    65.87%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.120|    0.120|   0.000|    0.000|    65.90%|   0:00:01.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.121|    0.121|   0.000|    0.000|    66.11%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.129|    0.129|   0.000|    0.000|    66.12%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.140|    0.140|   0.000|    0.000|    66.13%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.140|    0.140|   0.000|    0.000|    66.13%|   0:00:00.0|  856.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:13.6 real=0:00:13.0 mem=856.0M) ***
** GigaOpt Optimizer WNS Slack 0.140 TNS Slack 0.000 Density 66.13
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.140  TNS Slack 0.000 Density 66.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.13%|        -|   0.140|   0.000|   0:00:00.0|  856.0M|
|    64.01%|      178|   0.157|   0.000|   0:00:02.0|  856.0M|
|    63.90%|       41|   0.151|   0.000|   0:00:01.0|  856.0M|
|    63.90%|        1|   0.151|   0.000|   0:00:00.0|  856.0M|
|    63.90%|        0|   0.151|   0.000|   0:00:00.0|  856.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.151  TNS Slack 0.000 Density 63.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=855.97M, totSessionCpu=0:04:46).
*** Starting refinePlace (0:04:46 mem=856.0M) ***
*** Starting refinePlace (0:04:46 mem=856.0M) ***
Total net length = 7.238e+05 (3.251e+05 3.987e+05) (ext = 9.789e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4747 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 511 insts, mean move: 6.54 um, max move: 53.40 um
	Max move on inst (u_mul_cntrl/FE_RC_937_0): (643.20, 870.00) --> (669.60, 897.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 856.0MB
Summary Report:
Instances move: 511 (out of 4660 movable)
Mean displacement: 6.54 um
Max displacement: 53.40 um (Instance: u_mul_cntrl/FE_RC_937_0) (643.2, 870) -> (669.6, 897)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NANDX2
Total net length = 7.238e+05 (3.251e+05 3.987e+05) (ext = 9.789e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 856.0MB
*** Finished refinePlace (0:04:46 mem=856.0M) ***
*** maximum move = 53.40 um ***
*** Finished refinePlace (0:04:46 mem=856.0M) ***
*** Finished re-routing un-routed nets (856.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=856.0M) ***
** GigaOpt Optimizer WNS Slack 0.151 TNS Slack 0.000 Density 63.90

*** Finish post-CTS Setup Fixing (cpu=0:00:16.5 real=0:00:16.0 mem=856.0M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.28min real=0.27min mem=739.5M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.151  |  0.151  |  4.804  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     33 (33)      |   -0.030   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.902%
Routing Overflow: 22.62% H and 50.77% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 739.5M, totSessionCpu=0:04:46 **
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*** Starting trialRoute (mem=739.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90

Phase 1a-1d Overflow: 6.40% H + 35.52% V (0:00:00.1 739.6M)

Phase 1e-1f Overflow: 1.94% H + 34.34% V (0:00:00.1 739.6M)

Phase 1l Overflow: 23.40% H + 51.37% V (0:00:00.0 739.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	398	 3.89%	585	 6.55%
 -4:	99	 0.97%	181	 2.03%
 -3:	230	 2.25%	307	 3.44%
 -2:	259	 2.53%	605	 6.77%
 -1:	346	 3.38%	1293	14.48%
--------------------------------------
  0:	436	 4.26%	1858	20.80%
  1:	577	 5.64%	872	 9.76%
  2:	742	 7.25%	874	 9.79%
  3:	895	 8.75%	887	 9.93%
  4:	1174	11.48%	877	 9.82%
  5:	5074	49.60%	593	 6.64%


Total length: 8.642e+05um, number of vias: 30206
M1(H) length: 7.176e+02um, number of vias: 14061
M2(V) length: 4.472e+05um, number of vias: 16145
M3(H) length: 4.164e+05um

Peak Memory Usage was 739.6M 
*** Finished trialRoute (cpu=0:00:00.4 mem=739.6M) ***

Extraction called for design 'FPU_Control' of instances=4747 and nets=5110 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 739.555M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 767.7M, InitMEM = 767.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=774.211 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 774.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    75   |   107   |    12   |     12  |     0   |     0   |     0   |     0   | -0.39 |          0|          0|  63.90  |            |           |
|    42   |    46   |     0   |      0  |     0   |     0   |     0   |     0   | -0.39 |         33|          5|  64.33  |   0:00:01.0|     852.3M|
|    37   |    41   |     0   |      0  |     0   |     0   |     0   |     0   | -0.39 |          5|          0|  64.39  |   0:00:00.0|     852.3M|
|    37   |    41   |     0   |      0  |     0   |     0   |     0   |     0   | -0.39 |          0|          0|  64.39  |   0:00:00.0|     852.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=852.3M) ***

*** Starting refinePlace (0:04:49 mem=852.3M) ***
*** Starting refinePlace (0:04:49 mem=852.3M) ***
Total net length = 7.391e+05 (3.384e+05 4.007e+05) (ext = 9.253e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4785 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 77 insts, mean move: 17.06 um, max move: 69.00 um
	Max move on inst (u_mul_cntrl/FE_OFC2185_Op2_Mantissa_reg_5_): (232.80, 702.00) --> (220.80, 645.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 852.3MB
Summary Report:
Instances move: 77 (out of 4698 movable)
Mean displacement: 17.06 um
Max displacement: 69.00 um (Instance: u_mul_cntrl/FE_OFC2185_Op2_Mantissa_reg_5_) (232.8, 702) -> (220.8, 645)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 7.391e+05 (3.384e+05 4.007e+05) (ext = 9.253e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 852.3MB
*** Finished refinePlace (0:04:49 mem=852.3M) ***
*** maximum move = 69.00 um ***
*** Finished refinePlace (0:04:49 mem=852.3M) ***
*** Finished re-routing un-routed nets (852.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=852.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.100 -> -0.395 (bump = 0.495)
Begin: GigaOpt postEco optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.395 TNS Slack -2.914 Density 64.39
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.395|   -0.395|  -2.914|   -2.914|    64.39%|   0:00:00.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.204|   -0.204|  -1.852|   -1.852|    64.44%|   0:00:01.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.204|   -0.204|  -1.371|   -1.371|    64.47%|   0:00:00.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.195|   -0.195|  -1.321|   -1.321|    64.47%|   0:00:01.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.186|   -0.186|  -1.229|   -1.229|    64.45%|   0:00:00.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.186|   -0.186|  -1.199|   -1.199|    64.46%|   0:00:01.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.172|   -0.172|  -1.185|   -1.185|    64.46%|   0:00:00.0|  871.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.172|   -0.172|  -1.179|   -1.179|    64.46%|   0:00:00.0|  854.3M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.172|   -0.172|  -1.180|   -1.180|    64.46%|   0:00:01.0|  854.3M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=854.3M) ***
** GigaOpt Optimizer WNS Slack -0.172 TNS Slack -1.180 Density 64.46
*** Starting refinePlace (0:04:53 mem=854.3M) ***
*** Starting refinePlace (0:04:53 mem=854.3M) ***
Total net length = 7.409e+05 (3.390e+05 4.018e+05) (ext = 9.372e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4786 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 854.3MB
Summary Report:
Instances move: 0 (out of 4699 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 7.409e+05 (3.390e+05 4.018e+05) (ext = 9.372e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 854.3MB
*** Finished refinePlace (0:04:53 mem=854.3M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:04:53 mem=854.3M) ***
*** Finished re-routing un-routed nets (854.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=854.3M) ***
** GigaOpt Optimizer WNS Slack -0.172 TNS Slack -1.180 Density 64.46

*** Finish post-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=854.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.100 -> -0.172 (bump = 0.272)
Begin: GigaOpt nonLegal postEco optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.172 TNS Slack -1.180 Density 64.46
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.172|   -0.172|  -1.180|   -1.180|    64.46%|   0:00:00.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.160|   -0.160|  -0.811|   -0.811|    64.48%|   0:00:01.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.123|   -0.123|  -0.458|   -0.458|    64.48%|   0:00:00.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.123|   -0.123|  -0.439|   -0.439|    64.51%|   0:00:00.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.122|   -0.122|  -0.379|   -0.379|    64.73%|   0:00:01.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.122|   -0.122|  -0.379|   -0.379|    64.86%|   0:00:02.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=873.4M) ***
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -0.379 Density 64.86
*** Starting refinePlace (0:04:57 mem=873.4M) ***
*** Starting refinePlace (0:04:57 mem=873.4M) ***
Total net length = 7.423e+05 (3.393e+05 4.030e+05) (ext = 9.372e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4817 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 156 insts, mean move: 4.32 um, max move: 21.60 um
	Max move on inst (u_mul_cntrl/U284): (381.60, 1290.00) --> (403.20, 1290.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 873.4MB
Summary Report:
Instances move: 156 (out of 4730 movable)
Mean displacement: 4.32 um
Max displacement: 21.60 um (Instance: u_mul_cntrl/U284) (381.6, 1290) -> (403.2, 1290)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NANDX2
Total net length = 7.423e+05 (3.393e+05 4.030e+05) (ext = 9.372e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 873.4MB
*** Finished refinePlace (0:04:57 mem=873.4M) ***
*** maximum move = 21.60 um ***
*** Finished refinePlace (0:04:57 mem=873.4M) ***
*** Finished re-routing un-routed nets (873.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=873.4M) ***
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -0.379 Density 64.86

*** Finish post-CTS Setup Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=873.4M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: 0.100 -> -0.122 (bump = 0.222)
Begin: GigaOpt postEco optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -0.379 Density 64.86
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.122|   -0.122|  -0.379|   -0.379|    64.86%|   0:00:00.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.102|   -0.102|  -0.216|   -0.216|    64.87%|   0:00:02.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
|  -0.102|   -0.102|  -0.216|   -0.216|    64.87%|   0:00:00.0|  873.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=873.4M) ***
** GigaOpt Optimizer WNS Slack -0.102 TNS Slack -0.216 Density 64.87
*** Starting refinePlace (0:04:59 mem=873.4M) ***
*** Starting refinePlace (0:04:59 mem=873.4M) ***
Total net length = 7.431e+05 (3.398e+05 4.033e+05) (ext = 9.372e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4818 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 873.4MB
Summary Report:
Instances move: 0 (out of 4731 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 7.431e+05 (3.398e+05 4.033e+05) (ext = 9.372e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 873.4MB
*** Finished refinePlace (0:04:59 mem=873.4M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:04:59 mem=873.4M) ***
*** Finished re-routing un-routed nets (873.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=873.4M) ***
** GigaOpt Optimizer WNS Slack -0.102 TNS Slack -0.216 Density 64.87

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=873.4M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.32838217583%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Extraction called for design 'FPU_Control' of instances=4818 and nets=5181 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 769.922M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 767.9M, InitMEM = 767.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=775.961 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 776.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 737.8M, totSessionCpu=0:05:00 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.099  |  4.679  |
|           TNS (ns):| -0.209  | -0.209  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     33 (33)      |   -0.030   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.873%
Routing Overflow: 23.40% H and 51.37% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 737.8M, totSessionCpu=0:05:01 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> displayClockPhaseDelay -clkRouteOnly
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -clkRouteOnly 
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTdrEffort 10
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.56 (MB), peak = 742.24 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=745.8M, init mem=745.8M)
*info: Placed = 4818           (Fixed = 422)
*info: Unplaced = 0           
Placement Density:64.87%(1350302/2081441)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=745.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (88) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=745.8M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Dec 16 23:04:47 2015
#
#Generating timing graph information, please wait...
#4982 total nets, 88 already routed, 88 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
AAE_THRD: End delay calculation. (MEM=753.758 CPU=0:00:00.8 REAL=0:00:01.0)
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 664.62 (MB), peak = 742.24 (MB)
#Done generating timing graph information.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Multi_datain1_reg_4_ connects to NET CLK__L5_N66 at location (229.200 403.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Op1_Mantissa_reg_reg_3_ connects to NET CLK__L5_N65 at location (310.800 550.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Q_reg_reg_8_ connects to NET CLK__L5_N64 at location (135.600 550.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_BStateMC_reg_1_ connects to NET CLK__L5_N64 at location (133.200 550.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Final_Mantissa_reg_reg_2_ connects to NET CLK__L5_N63 at location (284.400 823.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Q_reg_reg_6_ connects to NET CLK__L5_N62 at location (166.800 655.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Multi_datain2_reg_5_ connects to NET CLK__L5_N62 at location (202.800 718.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Multi_datain1_reg_2_ connects to NET CLK__L5_N60 at location (260.400 382.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_Adder_interconnect_M2_ack_reg connects to NET CLK__L5_N60 at location (217.200 382.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_24b_ACK_reg connects to NET CLK__L5_N59 at location (445.200 382.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_Adder_interconnect_Select_reg connects to NET CLK__L5_N59 at location (406.800 235.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_Adder_interconnect_S_req_reg connects to NET CLK__L5_N56 at location (490.800 235.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_count_reg_reg_3_ connects to NET CLK__L5_N55 at location (80.400 130.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_count_reg_reg_0_ connects to NET CLK__L5_N55 at location (82.800 130.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/exc_reg_reg_2_ connects to NET CLK__L5_N54 at location (822.000 1243.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Final_Exponent_reg_reg_1_ connects to NET CLK__L5_N53 at location (342.000 1663.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Final_Exponent_reg_reg_0_ connects to NET CLK__L5_N53 at location (306.000 1579.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Final_Mantissa_reg_reg_0_ connects to NET CLK__L5_N52 at location (428.400 907.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST AdderCntrl_Op2_reg_1_ connects to NET CLK__L5_N45 at location (1033.200 67.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST MultResult_reg_reg_12_ connects to NET CLK__L5_N42 at location (966.000 1138.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CLK__L5_N34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_4935.tif.gz ...
#Read in timing information for 70 ports, 4818 instances from timing file .timing_file_4935.tif.gz.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 5179 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 664.76 (MB), peak = 742.24 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1069.200 1579.500) on metal2 for NET CLK__L5_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1023.600 1474.500) on metal2 for NET CLK__L5_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1297.200 1495.500) on metal2 for NET CLK__L5_N11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1246.800 1810.500) on metal2 for NET CLK__L5_N11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1052.400 550.500) on metal2 for NET CLK__L5_N18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1021.200 1243.500) on metal2 for NET CLK__L5_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1038.000 319.500) on metal2 for NET CLK__L5_N20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (843.600 1579.500) on metal2 for NET CLK__L5_N22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (70.800 319.500) on metal2 for NET CLK__L5_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (73.200 235.500) on metal2 for NET CLK__L5_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (70.800 382.500) on metal2 for NET CLK__L5_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (466.800 382.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (524.400 382.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (526.800 298.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (507.600 319.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (488.400 298.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (670.800 550.500) on metal2 for NET CLK__L5_N31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (591.600 718.500) on metal2 for NET CLK__L5_N32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (502.800 655.500) on metal2 for NET CLK__L5_N32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (610.800 718.500) on metal2 for NET CLK__L5_N32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#40 routed nets are extracted.
#    33 (0.64%) extracted nets are partially routed.
#48 routed nets are imported.
#4894 (94.46%) nets are without wires.
#199 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5181.
#Number of eco nets is 33
#
#Start data preparation...
#
#Data preparation is done on Wed Dec 16 23:04:49 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 16 23:04:49 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         992     0.00%
#  Metal 2        V         776          17         992     2.62%
#  Metal 3        H         617           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   2010       0.71%  2976     0.87%
#
#  88 nets (1.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 664.82 (MB), peak = 742.24 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.75 (MB), peak = 742.24 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.62 (MB), peak = 742.24 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.76 (MB), peak = 742.24 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.77 (MB), peak = 742.24 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 199 (skipped).
#Total number of routable nets = 4982.
#Total number of nets in the design = 5181.
#
#4927 routable nets have only global wires.
#55 routable nets have only detail routed wires.
#33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 33            4894  
#------------------------------------------------
#        Total                 33            4894  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88            4894  
#------------------------------------------------
#        Total                 88            4894  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1     47(4.74%)      2(0.20%)      0(0.00%)   (4.94%)
#   Metal 2    168(16.9%)     41(4.13%)      3(0.30%)   (21.4%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    215(7.22%)     43(1.44%)      3(0.10%)   (8.77%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 760346 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 121091 um.
#Total wire length on LAYER metal2 = 386076 um.
#Total wire length on LAYER metal3 = 253178 um.
#Total number of vias = 9935
#Up-Via Summary (total 9935):
#           
#-----------------------
#  Metal 1         1880
#  Metal 2         8055
#-----------------------
#                  9935 
#
#Max overcon = 5 tracks.
#Total overcon = 8.77%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 671.77 (MB), peak = 742.24 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec 16 23:04:51 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.77 (MB), peak = 742.24 (MB)
#Start Track Assignment.
#Done with 3991 horizontal wires in 1 hboxes and 4226 vertical wires in 1 hboxes.
#Done with 982 horizontal wires in 1 hboxes and 778 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 741440 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 116674 um.
#Total wire length on LAYER metal2 = 379320 um.
#Total wire length on LAYER metal3 = 245445 um.
#Total number of vias = 9934
#Up-Via Summary (total 9934):
#           
#-----------------------
#  Metal 1         1880
#  Metal 2         8054
#-----------------------
#                  9934 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 666.50 (MB), peak = 742.24 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.75 (MB)
#Total memory = 666.50 (MB)
#Peak memory = 742.24 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        1       22       23
#	metal3        0        7        7
#	Totals        1       30       31
#1779 out of 4818 instances need to be verified(marked ipoed).
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        2        2
#	metal2        2       53       55
#	metal3        0        7        7
#	Totals        2       62       64
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 957.63 (MB), peak = 957.63 (MB)
#start 1st optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        2       51       53
#	Totals        2       52       54
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 957.64 (MB), peak = 957.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        2       50       52
#	Totals        2       51       53
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.64 (MB), peak = 957.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 957.64 (MB), peak = 957.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.64 (MB), peak = 957.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 772005 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 78632 um.
#Total wire length on LAYER metal2 = 397503 um.
#Total wire length on LAYER metal3 = 295869 um.
#Total number of vias = 16788
#Up-Via Summary (total 16788):
#           
#-----------------------
#  Metal 1         3540
#  Metal 2        13248
#-----------------------
#                 16788 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 291.14 (MB)
#Total memory = 957.64 (MB)
#Peak memory = 957.64 (MB)
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Dec 16 23:05:16 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.65 (MB), peak = 957.65 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 1538 horizontal wires in 1 hboxes and 2297 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789786 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 80477 um.
#Total wire length on LAYER metal2 = 406035 um.
#Total wire length on LAYER metal3 = 303273 um.
#Total number of vias = 16788
#Up-Via Summary (total 16788):
#           
#-----------------------
#  Metal 1         3540
#  Metal 2        13248
#-----------------------
#                 16788 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 681.59 (MB), peak = 957.69 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789786 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 80477 um.
#Total wire length on LAYER metal2 = 406035 um.
#Total wire length on LAYER metal3 = 303273 um.
#Total number of vias = 16788
#Up-Via Summary (total 16788):
#           
#-----------------------
#  Metal 1         3540
#  Metal 2        13248
#-----------------------
#                 16788 
#
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 938.48 (MB), peak = 957.69 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 938.48 (MB), peak = 957.69 (MB)
#CELL_VIEW FPU_Control,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.48 (MB), peak = 957.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.48 (MB), peak = 957.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789786 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 80477 um.
#Total wire length on LAYER metal2 = 406035 um.
#Total wire length on LAYER metal3 = 303273 um.
#Total number of vias = 16788
#Up-Via Summary (total 16788):
#           
#-----------------------
#  Metal 1         3540
#  Metal 2        13248
#-----------------------
#                 16788 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.48 (MB), peak = 957.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789786 um.
#Total half perimeter of net bounding box = 760826 um.
#Total wire length on LAYER metal1 = 80477 um.
#Total wire length on LAYER metal2 = 406035 um.
#Total wire length on LAYER metal3 = 303273 um.
#Total number of vias = 16788
#Up-Via Summary (total 16788):
#           
#-----------------------
#  Metal 1         3540
#  Metal 2        13248
#-----------------------
#                 16788 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 271.97 (MB)
#Total memory = 938.48 (MB)
#Peak memory = 957.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 242.66 (MB)
#Total memory = 938.27 (MB)
#Peak memory = 957.69 (MB)
#Number of warnings = 69
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 16 23:05:18 2015
#
#routeDesign: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 938.27 (MB), peak = 957.69 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 723.6M, totSessionCpu=0:05:53 **
#Created 22 library cell signatures
#Created 5181 NETS and 0 SPECIALNETS signatures
#Created 4819 instance signatures
Begin checking placement ... (start mem=723.6M, init mem=723.6M)
*info: Placed = 4818           (Fixed = 87)
*info: Unplaced = 0           
Placement Density:64.87%(1350302/2081441)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=723.6M)

**ERROR: (ENCOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> selectInst u_mul_cntrl/Debug_reg_reg_3_
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postRoute -outDir timingReports

**ERROR: (ENCOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 723.6M, totSessionCpu=0:05:59 **
Begin checking placement ... (start mem=723.6M, init mem=723.6M)
*info: Placed = 4818           (Fixed = 87)
*info: Unplaced = 0           
Placement Density:64.87%(1350302/2081441)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=723.6M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'FPU_Control' of instances=4818 and nets=5181 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_4935_0srXgj.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 723.6M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 776.6M)
Extracted 20.0036% (CPU Time= 0:00:00.1  MEM= 776.6M)
Extracted 30.0043% (CPU Time= 0:00:00.2  MEM= 776.6M)
Extracted 40.0027% (CPU Time= 0:00:00.2  MEM= 776.6M)
Extracted 50.0034% (CPU Time= 0:00:00.3  MEM= 776.6M)
Extracted 60.0041% (CPU Time= 0:00:00.3  MEM= 776.6M)
Extracted 70.0025% (CPU Time= 0:00:00.3  MEM= 776.6M)
Extracted 80.0032% (CPU Time= 0:00:00.3  MEM= 776.6M)
Extracted 90.0038% (CPU Time= 0:00:00.4  MEM= 776.6M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 776.6M)
Number of Extracted Resistors     : 61840
Number of Extracted Ground Cap.   : 66820
Number of Extracted Coupling Cap. : 197700
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 749.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 756.637M)
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 754.7M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 754.7M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 754.7M, InitMEM = 754.7M)
AAE_INFO-618: Total number of nets in the design is 5181,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=806.891 CPU=0:00:01.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 806.9M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 806.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 768.7M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5181,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=782.934 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 782.9M) ***
*** Done Building Timing Graph (cpu=0:00:04, real=0:00:04, mem=744.78M, totSessionCpu=0:06:04).
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.328  | -0.328  |  4.385  |
|           TNS (ns):| -2.779  | -2.779  |  0.000  |
|    Violating Paths:|   15    |   15    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.873%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 744.8M, totSessionCpu=0:06:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 802.01M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 88 clock nets excluded from IPO operation.
All-RC-Corners-Per-Net-In-Memory is turned ON...
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    34   |    34   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|  64.87  |            |           |
|    28   |    28   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.33 |          0|          0|  64.87  |   0:00:01.0|     965.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=965.8M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 845.4M, totSessionCpu=0:06:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 845.40M).
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=845.4M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.328  | -0.328  |  4.387  |
|           TNS (ns):| -2.779  | -2.779  |  0.000  |
|    Violating Paths:|   15    |   15    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.873%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 845.4M, totSessionCpu=0:06:05 **
*** Timing NOT met, worst failing slack is -0.328
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.328 TNS Slack -2.779 Density 64.87
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.328|   -0.328|  -2.779|   -2.779|    64.87%|   0:00:00.0|  902.6M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.282|   -0.282|  -2.154|   -2.154|    64.88%|   0:00:01.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.261|   -0.261|  -1.798|   -1.798|    64.88%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.252|   -0.252|  -1.750|   -1.750|    64.88%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.241|   -0.241|  -1.728|   -1.728|    64.88%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.230|   -0.230|  -1.689|   -1.689|    64.88%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.230|   -0.230|  -1.647|   -1.647|    64.90%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.230|   -0.230|  -1.647|   -1.647|    64.90%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.230|   -0.230|  -1.587|   -1.587|    65.07%|   0:00:01.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.230|   -0.230|  -1.503|   -1.503|    65.07%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.230|   -0.230|  -1.393|   -1.393|    65.14%|   0:00:02.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.231|   -0.231|  -1.393|   -1.393|    65.14%|   0:00:00.0|  904.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=904.4M) ***
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -1.393 Density 65.14
Update Timing Windows (Threshold 0.131) ...
Re Calculate Delays on 3 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=904.4M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:09 mem=828.1M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4838 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 828.1MB
Summary Report:
Instances move: 0 (out of 4751 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 828.1MB
*** Finished refinePlace (0:06:09 mem=828.1M) ***
Density distribution unevenness ratio = 4.709%
End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=787.9M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  |  4.387  |
|           TNS (ns):| -1.393  | -1.393  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.141%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 787.9M, totSessionCpu=0:06:10 **
Begin: GigaOpt Optimization in TNS mode
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -1.393 Density 65.14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.231|   -0.231|  -1.393|   -1.393|    65.14%|   0:00:00.0|  902.4M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.231|   -0.231|  -1.336|   -1.336|    65.14%|   0:00:01.0|  905.1M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=905.1M) ***
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -1.336 Density 65.14
Update Timing Windows (Threshold 0.131) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=905.1M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:10 mem=828.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4838 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 828.8MB
Summary Report:
Instances move: 0 (out of 4751 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 828.8MB
*** Finished refinePlace (0:06:10 mem=828.8M) ***
Density distribution unevenness ratio = 4.709%
End: GigaOpt Optimization in TNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=788.7M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  |  4.387  |
|           TNS (ns):| -1.336  | -1.336  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.141%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 788.7M, totSessionCpu=0:06:10 **
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  |  4.387  |
|           TNS (ns):| -1.336  | -1.336  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.141%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: typical 
Active hold views: typical 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Dec 16 23:07:45 2015
#
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/FE_OCPC2249_Booth_dataout_6_ connects to NET u_mul_cntrl/FE_OCPN2249_Booth_dataout_6_ at location (150.000 751.500) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_OCPN2249_Booth_dataout_6_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST u_mul_cntrl/FE_RC_1055_0 connects to NET u_mul_cntrl/FE_RN_723_0 at location (301.200 1054.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_RN_723_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_OCPN2086_n535 has invalid routing segments, will delete these wires.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/FE_OCPC2009_Booth_dataout_11_ connects to NET u_mul_cntrl/FE_OCPN2009_Booth_dataout_11_ at location (246.000 1087.500) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_OCPN2009_Booth_dataout_11_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST FE_OCPC2006_u_booth_count_reg_3_ connects to NET FE_OCPN2006_u_booth_count_reg_3_ at location (49.200 133.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2006_u_booth_count_reg_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_OCPN1600_n517 has invalid routing segments, will delete these wires.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST u_mul_cntrl/FE_OCPC2249_Booth_dataout_6_ connects to NET FE_OCPN1467_Booth_dataout_6_ at location (147.600 739.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN1467_Booth_dataout_6_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/FE_OCPC1315_FE_RN_11 connects to NET u_mul_cntrl/FE_OCPN1315_FE_RN_11 at location (102.000 1075.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_OCPN1315_FE_RN_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST u_mul_cntrl/FE_OCPC1315_FE_RN_11 connects to NET u_mul_cntrl/FE_RN_11 at location (104.400 1075.500) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_RN_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST FE_OCPC2006_u_booth_count_reg_3_ connects to NET u_booth_count_reg_3_ at location (42.000 130.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_booth_count_reg_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_adder_cntrl/FE_RC_859_0 connects to NET u_adder_cntrl/n338 at location (1813.200 1630.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_adder_cntrl/n338 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/n205 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n205 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n516 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n534 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n618 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n618 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/Final_Mantissa_reg[2] has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/Final_Mantissa_reg[1] has invalid routing segments, will delete these wires.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 5199 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.21 (MB), peak = 957.69 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (152.400 739.500) on metal2 for NET FE_OCPN1467_Booth_dataout_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN OUT at (49.200 70.650) on metal2 for NET FE_OCPN2006_u_booth_count_reg_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at (118.800 406.500) on metal2 for NET FE_OCPN2084_n1867. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at (70.800 886.500) on metal2 for NET FE_OFN1870_Booth_dataout_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (106.800 1222.500) on metal2 for NET FE_OFN237_Booth_dataout_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (56.400 1054.500) on metal2 for NET FE_OFN238_Booth_dataout_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at (99.600 322.500) on metal2 for NET FE_RN_510_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at (104.400 322.500) on metal2 for NET FE_RN_511_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at (114.000 406.500) on metal2 for NET FE_RN_758_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at (116.400 469.500) on metal2 for NET n732. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN OUT at (1814.400 1639.500) on metal2 for NET u_adder_cntrl/n338. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at (121.200 469.500) on metal2 for NET u_booth_BStateMC_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (42.000 67.500) on metal2 for NET u_booth_count_reg_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at (73.200 886.500) on metal2 for NET u_mul_cntrl/FE_OCPN1062_n605. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (106.800 1159.500) on metal2 for NET u_mul_cntrl/FE_OCPN1468_Booth_dataout_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN OUT at (246.000 1078.650) on metal2 for NET u_mul_cntrl/FE_OCPN2009_Booth_dataout_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (159.600 907.500) on metal2 for NET u_mul_cntrl/FE_OCPN2024_n585. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (603.600 1726.500) on metal2 for NET u_mul_cntrl/FE_OCPN2054_DP_OP_433_158_7755_n56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (152.400 1747.500) on metal2 for NET u_mul_cntrl/FE_OCPN2155_n449. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (68.400 1642.500) on metal2 for NET u_mul_cntrl/FE_OCPN2208_n447. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#63 routed nets are extracted.
#    57 (1.10%) extracted nets are partially routed.
#4926 routed nets are imported.
#13 (0.25%) nets are without wires.
#199 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5201.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 57
#
#Start data preparation...
#
#Data preparation is done on Wed Dec 16 23:07:46 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 16 23:07:46 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         992     0.00%
#  Metal 2        V         776          17         992     2.62%
#  Metal 3        H         617           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   2010       0.71%  2976     0.87%
#
#  88 nets (1.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.21 (MB), peak = 957.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.21 (MB), peak = 957.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.28 (MB), peak = 957.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.28 (MB), peak = 957.69 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.28 (MB), peak = 957.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 199 (skipped).
#Total number of routable nets = 5002.
#Total number of nets in the design = 5201.
#
#70 routable nets have only global wires.
#4932 routable nets have only detail routed wires.
#88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              70  
#-----------------------------
#        Total              70  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88            4914  
#------------------------------------------------
#        Total                 88            4914  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.40%)   (0.40%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.13%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789747 um.
#Total half perimeter of net bounding box = 761972 um.
#Total wire length on LAYER metal1 = 80439 um.
#Total wire length on LAYER metal2 = 405913 um.
#Total wire length on LAYER metal3 = 303395 um.
#Total number of vias = 16737
#Up-Via Summary (total 16737):
#           
#-----------------------
#  Metal 1         3523
#  Metal 2        13214
#-----------------------
#                 16737 
#
#Max overcon = 1 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.29 (MB), peak = 957.69 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec 16 23:07:46 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.29 (MB), peak = 957.69 (MB)
#Start Track Assignment.
#Done with 34 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789729 um.
#Total half perimeter of net bounding box = 761972 um.
#Total wire length on LAYER metal1 = 80456 um.
#Total wire length on LAYER metal2 = 405896 um.
#Total wire length on LAYER metal3 = 303378 um.
#Total number of vias = 16737
#Up-Via Summary (total 16737):
#           
#-----------------------
#  Metal 1         3523
#  Metal 2        13214
#-----------------------
#                 16737 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.67 (MB), peak = 957.69 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.46 (MB)
#Total memory = 737.67 (MB)
#Peak memory = 957.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 40.0% required routing.
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	metal2        2        2
#	Totals        3        3
#32 out of 4838 instances need to be verified(marked ipoed).
#10.4% of the total area is being checked for drcs
#10.4% of the total area was checked
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        2       21        1       24
#	metal2        7       44        0       51
#	Totals        9       65        1       75
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 790.91 (MB), peak = 957.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 794.03 (MB), peak = 957.69 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.03 (MB), peak = 957.69 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.03 (MB), peak = 957.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790053 um.
#Total half perimeter of net bounding box = 761972 um.
#Total wire length on LAYER metal1 = 79990 um.
#Total wire length on LAYER metal2 = 405561 um.
#Total wire length on LAYER metal3 = 304502 um.
#Total number of vias = 16929
#Up-Via Summary (total 16929):
#           
#-----------------------
#  Metal 1         3567
#  Metal 2        13362
#-----------------------
#                 16929 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 56.36 (MB)
#Total memory = 794.03 (MB)
#Peak memory = 957.69 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.03 (MB), peak = 957.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790053 um.
#Total half perimeter of net bounding box = 761972 um.
#Total wire length on LAYER metal1 = 79990 um.
#Total wire length on LAYER metal2 = 405561 um.
#Total wire length on LAYER metal3 = 304502 um.
#Total number of vias = 16929
#Up-Via Summary (total 16929):
#           
#-----------------------
#  Metal 1         3567
#  Metal 2        13362
#-----------------------
#                 16929 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.03 (MB), peak = 957.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790053 um.
#Total half perimeter of net bounding box = 761972 um.
#Total wire length on LAYER metal1 = 79990 um.
#Total wire length on LAYER metal2 = 405561 um.
#Total wire length on LAYER metal3 = 304502 um.
#Total number of vias = 16929
#Up-Via Summary (total 16929):
#           
#-----------------------
#  Metal 1         3567
#  Metal 2        13362
#-----------------------
#                 16929 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 56.36 (MB)
#Total memory = 794.03 (MB)
#Peak memory = 957.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 36.95 (MB)
#Total memory = 769.94 (MB)
#Peak memory = 957.69 (MB)
#Number of warnings = 51
#Total number of warnings = 155
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 16 23:07:48 2015
#
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 754.6M, totSessionCpu=0:06:13 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'FPU_Control' of instances=4838 and nets=5201 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_4935_0srXgj.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 754.6M)
Extracted 10.0028% (CPU Time= 0:00:00.1  MEM= 808.6M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 808.6M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 808.6M)
Extracted 40.0041% (CPU Time= 0:00:00.2  MEM= 808.6M)
Extracted 50.0046% (CPU Time= 0:00:00.3  MEM= 808.6M)
Extracted 60.0028% (CPU Time= 0:00:00.3  MEM= 808.6M)
Extracted 70.0032% (CPU Time= 0:00:00.3  MEM= 808.6M)
Extracted 80.0037% (CPU Time= 0:00:00.3  MEM= 808.6M)
Extracted 90.0041% (CPU Time= 0:00:00.4  MEM= 808.6M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 808.6M)
Number of Extracted Resistors     : 61422
Number of Extracted Ground Cap.   : 66422
Number of Extracted Coupling Cap. : 196884
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 773.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 773.371M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 771.4M, totSessionCpu=0:06:14 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 771.4M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 771.4M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 771.4M, InitMEM = 771.4M)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 5201,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=829.633 CPU=0:00:01.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 829.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 829.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 791.5M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5201,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=805.676 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 805.7M) ***
*** Done Building Timing Graph (cpu=0:00:04, real=0:00:04, mem=767.52M, totSessionCpu=0:06:18).
Setting latch borrow mode to budget during optimization.
Running setup recovery post routing.
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 767.5M, totSessionCpu=0:06:19 **
Checking DRV degradation...
Skipping DRV recovery as drv did not degraded beyond margin (10)
Checking setup slack degradation ...
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.415 TNS Slack -1.836 Density 65.14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.415|   -0.415|  -1.836|   -1.836|    65.14%|   0:00:00.0|  899.3M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.261|   -0.261|  -2.315|   -2.315|    65.24%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -2.379|   -2.379|    65.32%|   0:00:00.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -2.285|   -2.285|    65.32%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -2.095|   -2.095|    65.35%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -2.095|   -2.095|    65.37%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -2.095|   -2.095|    65.37%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=901.0M) ***
** GigaOpt Optimizer WNS Slack -0.258 TNS Slack -2.095 Density 65.37
Update Timing Windows (Threshold 0.131) ...
Re Calculate Delays on 58 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.258|   -0.258|  -2.100|   -2.100|    65.37%|   0:00:00.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -1.593|   -1.593|    65.38%|   0:00:02.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -1.593|   -1.593|    65.38%|   0:00:01.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.258|   -0.258|  -1.593|   -1.593|    65.38%|   0:00:00.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=901.0M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=901.0M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:27 mem=824.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4860 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 824.7MB
Summary Report:
Instances move: 0 (out of 4773 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 824.7MB
*** Finished refinePlace (0:06:27 mem=824.7M) ***
Density distribution unevenness ratio = 4.696%
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt harden opt
Info: 88 clock nets excluded from IPO operation.
*info: 88 clock nets excluded
*info: 2 special nets excluded.
*info: 199 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.258|   -0.258|  -1.593|   -1.593|    65.38%|   0:00:00.0|  901.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=901.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=901.0M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:29 mem=824.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4871 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 824.7MB
Summary Report:
Instances move: 0 (out of 4784 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 824.7MB
*** Finished refinePlace (0:06:29 mem=824.7M) ***
Density distribution unevenness ratio = 4.664%
End: GigaOpt harden opt
End: GigaOpt WNS recovery
GigaOpt: Skipping TNS recovery
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.258  | -0.258  |  4.381  |
|           TNS (ns):| -1.485  | -1.485  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.527%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 786.5M, totSessionCpu=0:06:29 **
Active setup views: typical 
Active hold views: typical 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Dec 16 23:08:04 2015
#
#WARNING (NRIG-101) Net u_mul_cntrl/FE_OCPN2020_n557 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_OFN1892_Final_Mantissa_reg_3_ has invalid routing segments, will delete these wires.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/FE_OCPC1639_n549 connects to NET u_mul_cntrl/FE_OCPN1639_n549 at location (262.800 1054.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_OCPN1639_n549 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/FE_OCPC1549_FE_OFN389_n294 connects to NET u_mul_cntrl/FE_OCPN1549_FE_OFN389_n294 at location (478.800 1507.500) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/FE_OCPN1549_FE_OFN389_n294 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST FE_RC_544_0 connects to NET FE_RN_400_0 at location (310.800 739.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_400_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_OCPN1435_n179 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_RN_374_0 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_RN_373_0 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_RN_231_0 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/FE_RN_76_0 has invalid routing segments, will delete these wires.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST FE_RC_544_0 connects to NET Booth_dataout_13_ at location (308.400 742.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET Booth_dataout_13_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST u_adder_cntrl/FE_OFC1868_n999 connects to NET u_adder_cntrl/n999 at location (1825.200 655.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_adder_cntrl/n999 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/n876 has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net u_mul_cntrl/n205 has invalid routing segments, will delete these wires.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/U277 connects to NET u_mul_cntrl/n244 at location (351.600 1576.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN OUT of INST u_mul_cntrl/U277 connects to NET u_mul_cntrl/n244 at location (351.600 1591.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/n244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN IN of INST u_mul_cntrl/FE_OCPC1549_FE_OFN389_n294 connects to NET u_mul_cntrl/n294 at location (481.200 1495.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_mul_cntrl/n294 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-101) Net u_mul_cntrl/n317 has invalid routing segments, will delete these wires.
#WARNING (EMS-27) Message (NRIG-101) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 5232 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.48 (MB), peak = 957.69 (MB)
#Merging special wires...
#74 routed nets are extracted.
#    61 (1.17%) extracted nets are partially routed.
#4935 routed nets are imported.
#26 (0.50%) nets are without wires.
#199 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5234.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 61
#
#Start data preparation...
#
#Data preparation is done on Wed Dec 16 23:08:04 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 16 23:08:04 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         992     0.00%
#  Metal 2        V         776          17         992     2.62%
#  Metal 3        H         617           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   2010       0.71%  2976     0.87%
#
#  88 nets (1.68%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.48 (MB), peak = 957.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.44 (MB), peak = 957.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.55 (MB), peak = 957.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.55 (MB), peak = 957.69 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.55 (MB), peak = 957.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 199 (skipped).
#Total number of routable nets = 5035.
#Total number of nets in the design = 5234.
#
#87 routable nets have only global wires.
#4948 routable nets have only detail routed wires.
#88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              87  
#-----------------------------
#        Total              87  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88            4947  
#------------------------------------------------
#        Total                 88            4947  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.10%)   (0.10%)
#   Metal 2      9(0.91%)   (0.91%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.34%)   (0.34%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790099 um.
#Total half perimeter of net bounding box = 763977 um.
#Total wire length on LAYER metal1 = 79983 um.
#Total wire length on LAYER metal2 = 405816 um.
#Total wire length on LAYER metal3 = 304300 um.
#Total number of vias = 16869
#Up-Via Summary (total 16869):
#           
#-----------------------
#  Metal 1         3554
#  Metal 2        13315
#-----------------------
#                 16869 
#
#Max overcon = 1 tracks.
#Total overcon = 0.34%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.55 (MB), peak = 957.69 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec 16 23:08:04 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.55 (MB), peak = 957.69 (MB)
#Start Track Assignment.
#Done with 38 horizontal wires in 1 hboxes and 52 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 789896 um.
#Total half perimeter of net bounding box = 763977 um.
#Total wire length on LAYER metal1 = 79947 um.
#Total wire length on LAYER metal2 = 405778 um.
#Total wire length on LAYER metal3 = 304171 um.
#Total number of vias = 16866
#Up-Via Summary (total 16866):
#           
#-----------------------
#  Metal 1         3553
#  Metal 2        13313
#-----------------------
#                 16866 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.69 (MB), peak = 957.69 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.21 (MB)
#Total memory = 739.69 (MB)
#Peak memory = 957.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.0% of the total area was rechecked for DRC, and 68.0% required routing.
#    number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        4        4
#	metal2        0        2        2
#	metal3        2        0        2
#	Totals        2        6        8
#48 out of 4871 instances need to be verified(marked ipoed).
#18.5% of the total area is being checked for drcs
#18.5% of the total area was checked
#    number of violations = 124
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        4       55
#	metal2        3       64        0       67
#	metal3        2        0        0        2
#	Totals        5      115        4      124
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 790.19 (MB), peak = 957.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	metal2        1        1
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 793.64 (MB), peak = 957.69 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.80 (MB), peak = 957.69 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.80 (MB), peak = 957.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790305 um.
#Total half perimeter of net bounding box = 763977 um.
#Total wire length on LAYER metal1 = 79970 um.
#Total wire length on LAYER metal2 = 405403 um.
#Total wire length on LAYER metal3 = 304932 um.
#Total number of vias = 17096
#Up-Via Summary (total 17096):
#           
#-----------------------
#  Metal 1         3631
#  Metal 2        13465
#-----------------------
#                 17096 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 54.11 (MB)
#Total memory = 793.80 (MB)
#Peak memory = 957.69 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.80 (MB), peak = 957.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790305 um.
#Total half perimeter of net bounding box = 763977 um.
#Total wire length on LAYER metal1 = 79970 um.
#Total wire length on LAYER metal2 = 405403 um.
#Total wire length on LAYER metal3 = 304932 um.
#Total number of vias = 17096
#Up-Via Summary (total 17096):
#           
#-----------------------
#  Metal 1         3631
#  Metal 2        13465
#-----------------------
#                 17096 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.80 (MB), peak = 957.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 790305 um.
#Total half perimeter of net bounding box = 763977 um.
#Total wire length on LAYER metal1 = 79970 um.
#Total wire length on LAYER metal2 = 405403 um.
#Total wire length on LAYER metal3 = 304932 um.
#Total number of vias = 17096
#Up-Via Summary (total 17096):
#           
#-----------------------
#  Metal 1         3631
#  Metal 2        13465
#-----------------------
#                 17096 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 54.11 (MB)
#Total memory = 793.80 (MB)
#Peak memory = 957.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 33.41 (MB)
#Total memory = 769.71 (MB)
#Peak memory = 957.69 (MB)
#Number of warnings = 28
#Total number of warnings = 183
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 16 23:08:08 2015
#
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 755.5M, totSessionCpu=0:06:33 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Generating Setup Timing Windows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Extraction called for design 'FPU_Control' of instances=4871 and nets=5234 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_4935_0srXgj.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 753.5M)
Extracted 10.0047% (CPU Time= 0:00:00.1  MEM= 805.5M)
Extracted 20.0047% (CPU Time= 0:00:00.2  MEM= 803.5M)
Extracted 30.0047% (CPU Time= 0:00:00.2  MEM= 803.5M)
Extracted 40.0047% (CPU Time= 0:00:00.2  MEM= 803.5M)
Extracted 50.0047% (CPU Time= 0:00:00.3  MEM= 803.5M)
Extracted 60.0047% (CPU Time= 0:00:00.3  MEM= 803.5M)
Extracted 70.0047% (CPU Time= 0:00:00.3  MEM= 803.5M)
Extracted 80.0047% (CPU Time= 0:00:00.3  MEM= 803.5M)
Extracted 90.0047% (CPU Time= 0:00:00.4  MEM= 803.5M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 803.5M)
Number of Extracted Resistors     : 60865
Number of Extracted Ground Cap.   : 65899
Number of Extracted Coupling Cap. : 195068
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 768.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 768.262M)
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 770.3M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 770.3M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 770.3M, InitMEM = 770.3M)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 5234,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=830.523 CPU=0:00:01.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 830.5M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 830.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 792.4M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5234,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=806.566 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 806.6M) ***
*** Done Building Timing Graph (cpu=0:00:05, real=0:00:05, mem=768.41M, totSessionCpu=0:06:38).
*** Finish setup-recovery (cpu=0:00:20, real=0:00:20, mem=768.41M, totSessionCpu=0:06:38 .
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 768.4M, totSessionCpu=0:06:38 **

Active setup views: typical 
Active hold views: typical 
Active setup views: typical 
Active hold views: typical 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 768.4M, totSessionCpu=0:06:38 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.343  | -0.343  |  4.348  |
|           TNS (ns):| -2.178  | -2.178  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     28 (28)      |   -0.026   |     28 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.527%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 768.4M, totSessionCpu=0:06:39 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign FPU_Control.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "FPU_Control.enc.dat/FPU_Control.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'FPU_Control.enc.dat/FPU_Control.ctstch' ...
Saving configuration ...
Saving preference file FPU_Control.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=743.7M) ***
Writing DEF file 'FPU_Control.enc.dat/FPU_Control.def.gz', current time is Wed Dec 16 23:08:36 2015 ...
unitPerMicron=100, dbgMicronPerDBU=0.010000, unitPerDBU=1.000000
DEF file 'FPU_Control.enc.dat/FPU_Control.def.gz' is written, current time is Wed Dec 16 23:08:36 2015 ...
Copying Timing Library...
Copying LEF file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.6
<CMD> defOut -floorplan -netlist -routing FPU_Control.def
Writing DEF file 'FPU_Control.def', current time is Wed Dec 16 23:09:00 2015 ...
unitPerMicron=100, dbgMicronPerDBU=0.010000, unitPerDBU=1.000000
**WARN: (ENCDF-1008):	The routing has wire-patches in the signal routing that cannot be represented correctly in DEF 5.7. They will be converted to SPECIALNET routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Encounter as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
Type 'man ENCDF-1008' for more detail.
DEF file 'FPU_Control.def' is written, current time is Wed Dec 16 23:09:00 2015 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> saveNetlist FPU_Control.v
Writing Netlist "FPU_Control.v" ...
