[{"name": "\u674e\u5b97\u6f14", "email": "tylee@ntut.edu.tw", "latestUpdate": "2008-09-06 15:57:47", "objective": "Chapter 1. Introduction\r\nChapter 2. FPGA Fundamentals\r\nChapter 3. Optimizing the Development Cycle\r\nChapter 4. System Engineering\r\nChapter 5. FPGA Device-level Design Decisions\r\nChapter 6. Board-level Design Decisions and Allocation\r\nChapter 7. Design Implementation\r\nChapter 8. Design Simulation\r\nChapter 9. Design Constraints and Optimization\r\nChapter 10. Configuration\r\nChapter 11. Board-level Testing\r\nChapter 12. Advanced Topic Introduction\r\nChapter 13. Cores and Intellectual Property\r\nChapter 14. Embedded Processing Cores\r\nChapter 15. Digital Signal Processing\r\nChapter 16. Advanced Interconnect\r\nChapter 17. Bringing It All Together\r\n-------------------------------------------------------\r\nLab 1 - Digital Circuits Design By Xilinx ISE\r\nLab 2 - Module-Based Digital Circuit Design and Verification\r\nLab 3 -Tutorial using StateCAD\r\nLab 4 - Tutorial using HDL Based Design\r\nLab 5 - Design a 4-bit up-down Counter\r\nLab 6 - D2E Design Platform\r\nLab 7 - Design and Implementation\r\nTerm Project\r\n", "schedule": "\u7b2c\u4e00\u9031--Chapter 1. Introduction\r\n\u7b2c\u4e8c\u9031--Chapter 2. FPGA Fundamentals; Lab 1 - Digital Circuits Design By Xilinx ISE\r\n\u7b2c\u4e09\u9031--Chapter 3. Optimizing the Development Cycle; Chapter 4. System Engineering; Lab 2 - Module-Based Digital Circuit Design and Verification\r\n\u7b2c\u56db\u9031--Chapter 5. FPGA Device-level Design Decisions\r\nChapter 6. Board-level Design Decisions and Allocation; Lab 3 -Tutorial using StateCAD\r\n\u7b2c\u4e94\u9031--Chapter 7. Design Implementation\r\nChapter 8. Design Simulation; Lab 4 - Tutorial using HDL Based Design\r\n\u7b2c\u516d\u9031--Chapter 9. Design Constraints and Optimization\r\nChapter 10. Configuration\r\n\u7b2c\u4e03\u9031--Chapter 11. Board-level Testing\r\nChapter 12. Advanced Topic Introduction\r\n\u7b2c\u516b\u9031--Lab 5 - Design a 4-bit up-down Counter\r\n\u7b2c\u4e5d\u9031--\u671f\u4e2d\u8003\u9031\r\n\u7b2c\u5341\u9031--Chapter 13. Cores and Intellectual Property\r\nChapter 14. Embedded Processing Cores; Lab 6 - D2E Design Platform\r\n\u7b2c\u5341\u4e00\u9031--Chapter 15. Digital Signal Processing\r\n; Lab 7 - Design and Implementation\r\n\u7b2c\u5341\u4e8c\u9031--Chapter 16. Advanced InterconnectC \r\n\u7b2c\u5341\u4e09\u9031--hapter 17. Bringing It All Together; \r\n\u7b2c\u5341\u56db\u9031--FPGA System Design Examples(\u4e00)\r\n\u7b2c\u5341\u4e94\u9031--FPGA System Design Examples(\u4e8c)\r\n\u7b2c\u5341\u516d\u9031--Term Project(\u4e00)\r\n\u7b2c\u5341\u4e03\u9031--Term Project(\u4e8c)\r\n\u7b2c\u5341\u516b\u9031--\u671f\u672b\u8003\u9031", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e40%\r\n2.\u671f\u4e2d\u800330%\r\n3.\u671f\u672b\u800330%", "materials": "Text Book:\r\nRapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\r\nReference book or papers\r\nWayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\r\nhppt://www.xilinx.com/support/support.htm\r\n", "foreignLanguageTextbooks": false}]