# Digital Clock
This repository contains Verilog code as well as block diagram used to model and implement a digital clock on an FPGA board

This project was created by
  1. Neha Fathima S
  2. Rajkrishna T R
  3. Sree Vishnu Vardhan

Tools Used: Xilinx Vivado 2024.1

FPGA board used: xc7s50csga324-2

# FEATURES
The digital clock displays time in 24h format. Time can also be set manually using a time setting mode.

External IP used: Clocking Wizard

For the Verilog modules please visit the branch "clock_modules"
