git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742929817
git clone --depth 1 --no-tags https://github.com/chloewangmeow/SoC_LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742836071
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/514.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743256198
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_SimpleMoore_Asyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743896658
git clone --depth 1 --no-tags https://github.com/danielgonzadelga/PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743789986
git clone --depth 1 --no-tags https://github.com/312510017Erison88/DIC_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744409063
git clone --depth 1 --no-tags https://github.com/Sas-ry/z16CPUemulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739820161
git clone --depth 1 --no-tags https://github.com/jurgz42/ic_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745209517
git clone --depth 1 --no-tags https://github.com/shalan/AUCOHL_CCC16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743976703
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/LinearInverseTonemapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745340176
git clone --depth 1 --no-tags https://github.com/KumarPujala/Single_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744409601
git clone --depth 1 --no-tags https://github.com/HanPU-Code/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744882105
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/SR-flip-flop-using-JK-D-T-flip-flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745775065
git clone --depth 1 --no-tags https://github.com/MohamedSherifNoureldin/VerilogPipelinedRISCVProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746601767
git clone --depth 1 --no-tags https://github.com/kyle174/Verilog-Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747487262
git clone --depth 1 --no-tags https://github.com/NhatKlose/clockDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747512939
git clone --depth 1 --no-tags https://github.com/mnentwig/verilogSnippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745880473
git clone --depth 1 --no-tags https://github.com/ESN2024/Lachenal_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744410326
git clone --depth 1 --no-tags https://github.com/Hafsa1918/RISC_V_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747804091
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Frequency-Divider-even-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748164591
git clone --depth 1 --no-tags https://github.com/ECSIS-lab/Cryptographic-Hardware-IPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746497278
git clone --depth 1 --no-tags https://github.com/maarikazuki/master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742358945
git clone --depth 1 --no-tags https://github.com/naomirehman1008/portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745973730
git clone --depth 1 --no-tags https://github.com/jonghee-son/Cyclone_V_Nios_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740856718
git clone --depth 1 --no-tags https://github.com/Daniel20010822/NYCU-CAD-2023-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741488108
git clone --depth 1 --no-tags https://github.com/kero-mina/ITI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741121476
git clone --depth 1 --no-tags https://github.com/Akhilesh2709/Sync-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745325689
git clone --depth 1 --no-tags https://github.com/Daniel20010822/NYCU-ICLAB-2023-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741460680
git clone --depth 1 --no-tags https://github.com/hare-care/CE362.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740277584
git clone --depth 1 --no-tags https://github.com/gyuho1228/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745828846
git clone --depth 1 --no-tags https://github.com/benjaminpotter/risc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746774702
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/EC792_HPC_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743221283
git clone --depth 1 --no-tags https://github.com/prar1hana/CS2093D-Hardware-Laboratory-S4-B-Tech-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740639867
git clone --depth 1 --no-tags https://github.com/paaban25/BatteryManagement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747556850
git clone --depth 1 --no-tags https://github.com/20rzaugg/AdvReconfigurableComputing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740759497
git clone --depth 1 --no-tags https://github.com/qiao-yh/fpga-pipeline-sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743507159
git clone --depth 1 --no-tags https://github.com/ZIAO2001/Duke-ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743421706
git clone --depth 1 --no-tags https://github.com/facu-tolay/tp-final-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742640404
git clone --depth 1 --no-tags https://github.com/siru24/traffic-signal-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740982016
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/UART-Communication-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740519610
git clone --depth 1 --no-tags https://github.com/celuk/wallace-multiplier-cmos-vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740236139
git clone --depth 1 --no-tags https://github.com/billybobjoe123/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739628767
git clone --depth 1 --no-tags https://github.com/BhoomiVarshney/TIC_TAC_TOE_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740062165
git clone --depth 1 --no-tags https://github.com/rishabh9837khanna/Half_Adder_Day-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740669704
git clone --depth 1 --no-tags https://github.com/ptchan/Integrated-Circuit-Design-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740770276
git clone --depth 1 --no-tags https://github.com/gun930715/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740297255
git clone --depth 1 --no-tags https://github.com/AlexDorinIrimia/ProiectFIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741399832
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_Door_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741287297
git clone --depth 1 --no-tags https://github.com/joyce820129/snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741388606
git clone --depth 1 --no-tags https://github.com/vanphuc1208/PWM-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741762783
git clone --depth 1 --no-tags https://github.com/Sheng08/SoC-LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739739166
git clone --depth 1 --no-tags https://github.com/Gigitty/5-Stage-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742215091
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/SoC_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742550750
git clone --depth 1 --no-tags https://github.com/FabulousMatin/DLD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743431822
git clone --depth 1 --no-tags https://github.com/Ryten303/MyProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743255146
git clone --depth 1 --no-tags https://github.com/KouroshAlinaghi/digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743052515
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742058077
git clone --depth 1 --no-tags https://github.com/saikrishnareddy2002/DIGITAL-AUDIO-PROCESSING-WITH-LMS-FILTER-USING-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742866540
git clone --depth 1 --no-tags https://github.com/SharathArvapally/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743021531
git clone --depth 1 --no-tags https://github.com/AbelCategory/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742689879
git clone --depth 1 --no-tags https://github.com/cx1218/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743166794
git clone --depth 1 --no-tags https://github.com/sozign/digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743150824
git clone --depth 1 --no-tags https://github.com/sw96/snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743239362
git clone --depth 1 --no-tags https://github.com/ReliableSketch/ReliableSketch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743807046
git clone --depth 1 --no-tags https://github.com/hermanumrao/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744418660
git clone --depth 1 --no-tags https://github.com/thhongee/SoC_LabD_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742429308
git clone --depth 1 --no-tags https://github.com/Prajwaln2002/Internship_I_type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744126440
git clone --depth 1 --no-tags https://github.com/gitmehrdad/Superscalar-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744217544
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742404347
git clone --depth 1 --no-tags https://github.com/vPIFO/Virtualization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744850482
git clone --depth 1 --no-tags https://github.com/SaxonRah/CADC-F14-Tomcat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744843911
git clone --depth 1 --no-tags https://github.com/danbaws/uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744988956
git clone --depth 1 --no-tags https://github.com/shalan/AUCOHL_TMR32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742864803
git clone --depth 1 --no-tags https://github.com/shariethernet/cpu_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746278749
git clone --depth 1 --no-tags https://github.com/Venkat-777/armM0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746494398
git clone --depth 1 --no-tags https://github.com/cmerrill/tt06-cmerrill.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740757951
git clone --depth 1 --no-tags https://github.com/GentleOstrich/BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745627744
git clone --depth 1 --no-tags https://github.com/Ignite2001/hdlbits_answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745543511
git clone --depth 1 --no-tags https://github.com/thongzenka/win_lose.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745621740
git clone --depth 1 --no-tags https://github.com/Chandler-Kluser/Tang75.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746116651
git clone --depth 1 --no-tags https://github.com/omarzalahh/Bit_Sync_with_parameterized_bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746221440
git clone --depth 1 --no-tags https://github.com/omarzalahh/MIPS_PIPLINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746222324
git clone --depth 1 --no-tags https://github.com/VishalPV2004/BasicProcessor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746695890
git clone --depth 1 --no-tags https://github.com/VishalPV2004/RAM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745923587
git clone --depth 1 --no-tags https://github.com/aligrand/verilog-parityChecker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747183041
git clone --depth 1 --no-tags https://github.com/abdelazeem201/VID_TIMING_GEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744470631
git clone --depth 1 --no-tags https://github.com/Bakeu127/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748122190
git clone --depth 1 --no-tags https://github.com/Corigine-mimic/xdma-ddr_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747985712
git clone --depth 1 --no-tags https://github.com/poojaudupa25/adld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748052272
git clone --depth 1 --no-tags https://github.com/renvlers/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748167243
git clone --depth 1 --no-tags https://github.com/LiamSkirrow/cpu-debug-environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739911032
git clone --depth 1 --no-tags https://github.com/Lena-2023/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740537352
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/Digital-Adder-ASCII-code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745782184
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Gauss-Seidel-Iteration-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748178036
git clone --depth 1 --no-tags https://github.com/cesar-miranda-alberto/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743839665
git clone --depth 1 --no-tags https://github.com/JariAbbas01/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746716653
