

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Wed Mar  6 18:26:26 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem7
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        3|  10.000 ns|  30.000 ns|    2|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_280  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     751|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1200|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     278|    -|
|Register         |        -|     -|     177|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     177|    2229|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+---+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +----------------------+-----------+---------+----+---+------+-----+
    |grp_OP_AL_32I_fu_280  |OP_AL_32I  |        0|   0|  0|  1200|    0|
    +----------------------+-----------+---------+----+---+------+-----+
    |Total                 |           |        0|   0|  0|  1200|    0|
    +----------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |rf_U   |rf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_546_p2            |         +|   0|  0|  39|          32|          32|
    |grp_fu_294_p2                 |         +|   0|  0|  39|          32|           3|
    |next_pc_1_fu_746_p2           |         +|   0|  0|  39|          32|          32|
    |next_pc_2_fu_772_p2           |         +|   0|  0|  39|          32|          32|
    |next_pc_5_fu_542_p2           |         +|   0|  0|  39|          32|          32|
    |next_pc_6_fu_511_p2           |         +|   0|  0|  39|          32|          32|
    |next_pc_fu_798_p2             |         +|   0|  0|  39|          32|          32|
    |ap_predicate_pred212_state11  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred218_state11  |       and|   0|  0|   2|           1|           1|
    |grp_fu_300_p2                 |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln57_fu_497_p2           |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln68_1_fu_682_p2         |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln68_2_fu_695_p2         |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln68_3_fu_708_p2         |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln68_4_fu_721_p2         |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln68_fu_669_p2           |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln69_fu_579_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_592_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln71_fu_605_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln72_fu_618_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_637_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln74_fu_650_p2           |      icmp|   0|  0|  39|          32|          32|
    |returnval_10_fu_713_p3        |    select|   0|  0|  13|           1|          13|
    |returnval_11_fu_726_p3        |    select|   0|  0|  13|           1|          13|
    |returnval_12_fu_734_p3        |    select|   0|  0|  13|           1|          13|
    |returnval_1_fu_585_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_2_fu_598_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_3_fu_611_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_4_fu_630_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_5_fu_643_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_6_fu_662_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_7_fu_674_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_8_fu_687_p3         |    select|   0|  0|  13|           1|          13|
    |returnval_9_fu_700_p3         |    select|   0|  0|  13|           1|          13|
    |select_ln59_fu_790_p3         |    select|   0|  0|   3|           1|           3|
    |select_ln65_fu_764_p3         |    select|   0|  0|   3|           1|           3|
    |xor_ln72_fu_624_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_fu_656_p2            |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 751|         457|         570|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  65|         12|    1|         12|
    |ap_phi_mux_next_pc_9_phi_fu_259_p18  |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_280_op1_val         |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_280_op2_val         |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_280_opcode_val      |  14|          3|    6|         18|
    |next_pc_9_reg_255                    |  37|          7|   32|        224|
    |rf_address0                          |  54|         10|    5|         50|
    |rf_address1                          |  26|          5|    5|         25|
    |rf_d0                                |  26|          5|   32|        160|
    |rf_d1                                |  14|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 278|         54|  209|        873|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |ap_predicate_pred140_state11  |   1|   0|    1|          0|
    |ap_predicate_pred146_state11  |   1|   0|    1|          0|
    |ap_predicate_pred151_state11  |   1|   0|    1|          0|
    |ap_predicate_pred212_state11  |   1|   0|    1|          0|
    |ap_predicate_pred218_state11  |   1|   0|    1|          0|
    |func3_reg_841                 |   3|   0|    3|          0|
    |icmp_ln57_reg_884             |   1|   0|    1|          0|
    |icmp_ln88_reg_893             |   1|   0|    1|          0|
    |imm_20_U_reg_873              |  20|   0|   32|         12|
    |next_pc_9_reg_255             |  32|   0|   32|          0|
    |offset_reg_863                |  12|   0|   13|          1|
    |opcode_reg_813                |   7|   0|    7|          0|
    |rd_reg_817                    |   5|   0|    5|          0|
    |rs1_reg_827                   |   5|   0|    5|          0|
    |rs2_reg_835                   |   5|   0|    5|          0|
    |sext_ln37_reg_857             |  32|   0|   32|          0|
    |sext_ln42_reg_879             |  31|   0|   32|          1|
    |tmp5_reg_852                  |   7|   0|    7|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 177|   0|  191|         14|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|inst       |   in|   32|     ap_none|          inst|        scalar|
|pc         |   in|   32|     ap_none|            pc|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

