// Seed: 769428957
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  initial id_3 = 1'd0 != id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_20 = id_19 ~^ 1'b0 < id_9;
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26, id_27;
  assign id_10 = 1 ? 1 : 1'b0 ? id_6 : 1'd0;
  wire id_28;
  module_0 modCall_1 (
      id_3,
      id_26,
      id_26
  );
  wire  id_29;
  tri0  id_30 = id_10;
  wire  id_31;
  wire  id_32;
  uwire id_33 = id_11;
  assign id_33 = id_30;
endprogram
