// Seed: 1276249003
module module_0 (
    input tri1 id_0
);
  assign id_2 = 1'h0;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    output wor id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11;
  always cover (id_1 == 0);
  module_0(
      id_0
  );
endmodule
module module_2 (
    input logic id_0,
    input supply1 id_1,
    input logic id_2,
    input tri id_3
);
  logic id_5;
  assign id_5 = id_0;
  always id_5 <= id_2;
  tri id_6 = id_3;
  module_0(
      id_3
  );
endmodule
