// Seed: 3690799287
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  assign id_3 = 1'b0;
  assign id_1[1'h0] = id_2 < id_2;
  assign id_0 = 1;
  assign id_3 = 1;
endmodule
