// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module verify (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sig_0_proofs_seed1_address0,
        sig_0_proofs_seed1_ce0,
        sig_0_proofs_seed1_q0,
        sig_0_proofs_seed2_address0,
        sig_0_proofs_seed2_ce0,
        sig_0_proofs_seed2_q0,
        sig_0_proofs_inputS_address0,
        sig_0_proofs_inputS_ce0,
        sig_0_proofs_inputS_q0,
        sig_0_proofs_commun_address0,
        sig_0_proofs_commun_ce0,
        sig_0_proofs_commun_q0,
        sig_0_proofs_view3C_address0,
        sig_0_proofs_view3C_ce0,
        sig_0_proofs_view3C_q0,
        sig_0_challengeBits_address0,
        sig_0_challengeBits_ce0,
        sig_0_challengeBits_q0,
        sig_0_challengeBits_address1,
        sig_0_challengeBits_ce1,
        sig_0_challengeBits_q1,
        sig_0_salt_address0,
        sig_0_salt_ce0,
        sig_0_salt_q0,
        pubKey_address0,
        pubKey_ce0,
        pubKey_q0,
        plaintext_address0,
        plaintext_ce0,
        plaintext_q0,
        message_address0,
        message_ce0,
        message_q0,
        messageByteLength,
        viewOutputs_address0,
        viewOutputs_ce0,
        viewOutputs_we0,
        viewOutputs_d0,
        viewOutputs_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 149'd1;
parameter    ap_ST_fsm_state2 = 149'd2;
parameter    ap_ST_fsm_state3 = 149'd4;
parameter    ap_ST_fsm_state4 = 149'd8;
parameter    ap_ST_fsm_state5 = 149'd16;
parameter    ap_ST_fsm_state6 = 149'd32;
parameter    ap_ST_fsm_state7 = 149'd64;
parameter    ap_ST_fsm_state8 = 149'd128;
parameter    ap_ST_fsm_state9 = 149'd256;
parameter    ap_ST_fsm_state10 = 149'd512;
parameter    ap_ST_fsm_state11 = 149'd1024;
parameter    ap_ST_fsm_state12 = 149'd2048;
parameter    ap_ST_fsm_state13 = 149'd4096;
parameter    ap_ST_fsm_state14 = 149'd8192;
parameter    ap_ST_fsm_state15 = 149'd16384;
parameter    ap_ST_fsm_state16 = 149'd32768;
parameter    ap_ST_fsm_state17 = 149'd65536;
parameter    ap_ST_fsm_state18 = 149'd131072;
parameter    ap_ST_fsm_state19 = 149'd262144;
parameter    ap_ST_fsm_state20 = 149'd524288;
parameter    ap_ST_fsm_state21 = 149'd1048576;
parameter    ap_ST_fsm_state22 = 149'd2097152;
parameter    ap_ST_fsm_state23 = 149'd4194304;
parameter    ap_ST_fsm_state24 = 149'd8388608;
parameter    ap_ST_fsm_state25 = 149'd16777216;
parameter    ap_ST_fsm_state26 = 149'd33554432;
parameter    ap_ST_fsm_state27 = 149'd67108864;
parameter    ap_ST_fsm_state28 = 149'd134217728;
parameter    ap_ST_fsm_state29 = 149'd268435456;
parameter    ap_ST_fsm_state30 = 149'd536870912;
parameter    ap_ST_fsm_state31 = 149'd1073741824;
parameter    ap_ST_fsm_state32 = 149'd2147483648;
parameter    ap_ST_fsm_state33 = 149'd4294967296;
parameter    ap_ST_fsm_state34 = 149'd8589934592;
parameter    ap_ST_fsm_state35 = 149'd17179869184;
parameter    ap_ST_fsm_state36 = 149'd34359738368;
parameter    ap_ST_fsm_state37 = 149'd68719476736;
parameter    ap_ST_fsm_state38 = 149'd137438953472;
parameter    ap_ST_fsm_state39 = 149'd274877906944;
parameter    ap_ST_fsm_state40 = 149'd549755813888;
parameter    ap_ST_fsm_state41 = 149'd1099511627776;
parameter    ap_ST_fsm_state42 = 149'd2199023255552;
parameter    ap_ST_fsm_state43 = 149'd4398046511104;
parameter    ap_ST_fsm_state44 = 149'd8796093022208;
parameter    ap_ST_fsm_state45 = 149'd17592186044416;
parameter    ap_ST_fsm_state46 = 149'd35184372088832;
parameter    ap_ST_fsm_state47 = 149'd70368744177664;
parameter    ap_ST_fsm_state48 = 149'd140737488355328;
parameter    ap_ST_fsm_state49 = 149'd281474976710656;
parameter    ap_ST_fsm_state50 = 149'd562949953421312;
parameter    ap_ST_fsm_state51 = 149'd1125899906842624;
parameter    ap_ST_fsm_state52 = 149'd2251799813685248;
parameter    ap_ST_fsm_state53 = 149'd4503599627370496;
parameter    ap_ST_fsm_state54 = 149'd9007199254740992;
parameter    ap_ST_fsm_state55 = 149'd18014398509481984;
parameter    ap_ST_fsm_state56 = 149'd36028797018963968;
parameter    ap_ST_fsm_state57 = 149'd72057594037927936;
parameter    ap_ST_fsm_state58 = 149'd144115188075855872;
parameter    ap_ST_fsm_state59 = 149'd288230376151711744;
parameter    ap_ST_fsm_state60 = 149'd576460752303423488;
parameter    ap_ST_fsm_state61 = 149'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 149'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 149'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 149'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 149'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 149'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 149'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 149'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 149'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 149'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 149'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 149'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 149'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 149'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 149'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 149'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 149'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 149'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 149'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 149'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 149'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 149'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 149'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 149'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 149'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 149'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 149'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 149'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 149'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 149'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 149'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 149'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 149'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 149'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 149'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 149'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 149'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 149'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 149'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 149'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 149'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 149'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 149'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 149'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 149'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 149'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 149'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 149'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 149'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 149'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 149'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 149'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 149'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 149'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 149'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 149'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 149'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 149'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 149'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 149'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 149'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 149'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 149'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 149'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 149'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 149'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 149'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 149'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 149'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 149'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 149'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 149'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 149'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 149'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 149'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 149'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 149'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 149'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 149'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 149'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 149'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 149'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 149'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 149'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 149'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 149'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 149'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 149'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 149'd356811923176489970264571492362373784095686656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] sig_0_proofs_seed1_address0;
output   sig_0_proofs_seed1_ce0;
input  [7:0] sig_0_proofs_seed1_q0;
output  [11:0] sig_0_proofs_seed2_address0;
output   sig_0_proofs_seed2_ce0;
input  [7:0] sig_0_proofs_seed2_q0;
output  [9:0] sig_0_proofs_inputS_address0;
output   sig_0_proofs_inputS_ce0;
input  [31:0] sig_0_proofs_inputS_q0;
output  [14:0] sig_0_proofs_commun_address0;
output   sig_0_proofs_commun_ce0;
input  [7:0] sig_0_proofs_commun_q0;
output  [12:0] sig_0_proofs_view3C_address0;
output   sig_0_proofs_view3C_ce0;
input  [7:0] sig_0_proofs_view3C_q0;
output  [5:0] sig_0_challengeBits_address0;
output   sig_0_challengeBits_ce0;
input  [7:0] sig_0_challengeBits_q0;
output  [5:0] sig_0_challengeBits_address1;
output   sig_0_challengeBits_ce1;
input  [7:0] sig_0_challengeBits_q1;
output  [4:0] sig_0_salt_address0;
output   sig_0_salt_ce0;
input  [7:0] sig_0_salt_q0;
output  [2:0] pubKey_address0;
output   pubKey_ce0;
input  [31:0] pubKey_q0;
output  [2:0] plaintext_address0;
output   plaintext_ce0;
input  [31:0] plaintext_q0;
output  [15:0] message_address0;
output   message_ce0;
input  [7:0] message_q0;
input  [63:0] messageByteLength;
output  [13:0] viewOutputs_address0;
output   viewOutputs_ce0;
output   viewOutputs_we0;
output  [31:0] viewOutputs_d0;
input  [31:0] viewOutputs_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] sig_0_proofs_seed1_address0;
reg sig_0_proofs_seed1_ce0;
reg[11:0] sig_0_proofs_seed2_address0;
reg sig_0_proofs_seed2_ce0;
reg sig_0_proofs_view3C_ce0;
reg[5:0] sig_0_challengeBits_address0;
reg sig_0_challengeBits_ce0;
reg sig_0_challengeBits_ce1;
reg[4:0] sig_0_salt_address0;
reg sig_0_salt_ce0;
reg[2:0] pubKey_address0;
reg pubKey_ce0;
reg[2:0] plaintext_address0;
reg plaintext_ce0;
reg[13:0] viewOutputs_address0;
reg viewOutputs_ce0;
reg viewOutputs_we0;
reg[31:0] viewOutputs_d0;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [148:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_HashInit_fu_3328_ap_return;
reg   [31:0] reg_3358;
wire    ap_CS_fsm_state50;
wire    grp_HashInit_fu_3328_ap_ready;
wire    grp_HashInit_fu_3328_ap_done;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state124;
wire   [31:0] grp_KeccakWidth1600_Spon_5_fu_3300_ap_return;
reg   [31:0] reg_3364;
wire    ap_CS_fsm_state52;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_ap_ready;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_ap_done;
wire    ap_CS_fsm_state118;
reg   [31:0] reg_3369;
wire    ap_CS_fsm_state54;
wire    grp_HashFinal_fu_3340_ap_ready;
wire    grp_HashFinal_fu_3340_ap_done;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state134;
reg   [31:0] reg_3374;
wire   [31:0] grp_KeccakWidth1600_Spon_6_fu_3286_ap_return;
reg   [31:0] reg_3379;
wire    ap_CS_fsm_state60;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_ap_ready;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_ap_done;
wire    ap_CS_fsm_state126;
wire   [31:0] grp_HashUpdate_2_1_fu_3273_ap_return;
reg   [31:0] reg_3384;
wire    ap_CS_fsm_state62;
wire    grp_HashUpdate_2_1_fu_3273_ap_ready;
wire    grp_HashUpdate_2_1_fu_3273_ap_done;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state132;
wire   [31:0] grp_KeccakWidth1600_Spon_11_fu_3315_ap_return;
reg   [31:0] reg_3390;
wire    ap_CS_fsm_state64;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_ap_ready;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_ap_done;
wire    ap_CS_fsm_state130;
wire   [14:0] add_ln1236_fu_3395_p2;
reg   [14:0] add_ln1236_reg_5796;
wire    ap_CS_fsm_state2;
wire   [13:0] zext_ln1254_fu_3413_p1;
reg   [13:0] zext_ln1254_reg_5801;
wire   [10:0] zext_ln1254_1_fu_3425_p1;
reg   [10:0] zext_ln1254_1_reg_5806;
wire   [10:0] sub_ln1254_fu_3429_p2;
reg   [10:0] sub_ln1254_reg_5813;
wire   [7:0] i_fu_3452_p2;
reg   [7:0] i_reg_5824;
wire   [0:0] icmp_ln1236_fu_3446_p2;
wire   [1:0] or_ln_fu_3525_p3;
reg   [1:0] or_ln_reg_5835;
wire    ap_CS_fsm_state3;
wire   [0:0] trunc_ln386_2_fu_3540_p1;
reg   [0:0] trunc_ln386_2_reg_5840;
wire   [0:0] trunc_ln54_1_fu_3550_p1;
reg   [0:0] trunc_ln54_1_reg_5845;
wire   [1:0] challenge_fu_3554_p3;
reg   [1:0] challenge_reg_5850;
wire    ap_CS_fsm_state4;
wire    grp_verifyProof_23_fu_3198_ap_ready;
wire    grp_verifyProof_23_fu_3198_ap_done;
wire   [10:0] zext_ln1250_cast_fu_3560_p1;
reg   [10:0] zext_ln1250_cast_reg_5858;
wire   [7:0] indvarinc_fu_3564_p2;
reg   [7:0] indvarinc_reg_5863;
wire    ap_CS_fsm_state5;
wire   [9:0] tmp_8_fu_3570_p3;
reg   [9:0] tmp_8_reg_5868;
wire   [63:0] empty_48_fu_3578_p1;
reg   [63:0] empty_48_reg_5874;
wire   [63:0] tmp_9_fu_3589_p3;
reg   [63:0] tmp_9_reg_5879;
wire   [0:0] empty_52_fu_3598_p2;
reg   [0:0] empty_52_reg_5894;
wire   [63:0] tmp_s_fu_3609_p3;
reg   [63:0] tmp_s_reg_5898;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_1_fu_3623_p3;
reg   [63:0] tmp_1_reg_5903;
wire   [63:0] phi_mul_cast_fu_3632_p1;
reg   [63:0] phi_mul_cast_reg_5918;
wire    ap_CS_fsm_state8;
wire   [63:0] p_cast167_fu_3643_p1;
reg   [63:0] p_cast167_reg_5928;
wire    ap_CS_fsm_state9;
wire   [63:0] p_cast166_fu_3654_p1;
reg   [63:0] p_cast166_reg_5933;
wire   [63:0] p_cast165_fu_3665_p1;
reg   [63:0] p_cast165_reg_5948;
wire    ap_CS_fsm_state10;
wire   [63:0] p_cast164_fu_3676_p1;
reg   [63:0] p_cast164_reg_5953;
wire   [63:0] p_cast163_fu_3687_p1;
reg   [63:0] p_cast163_reg_5968;
wire    ap_CS_fsm_state11;
wire   [63:0] p_cast162_fu_3698_p1;
reg   [63:0] p_cast162_reg_5973;
wire   [63:0] p_cast161_fu_3709_p1;
reg   [63:0] p_cast161_reg_5988;
wire    ap_CS_fsm_state12;
wire   [63:0] p_cast160_fu_3720_p1;
reg   [63:0] p_cast160_reg_5993;
wire   [63:0] p_cast159_fu_3731_p1;
reg   [63:0] p_cast159_reg_6008;
wire    ap_CS_fsm_state13;
wire   [63:0] p_cast158_fu_3742_p1;
reg   [63:0] p_cast158_reg_6013;
wire   [63:0] p_cast157_fu_3753_p1;
reg   [63:0] p_cast157_reg_6028;
wire    ap_CS_fsm_state14;
wire   [63:0] p_cast156_fu_3764_p1;
reg   [63:0] p_cast156_reg_6033;
wire   [63:0] p_cast155_fu_3775_p1;
reg   [63:0] p_cast155_reg_6048;
wire    ap_CS_fsm_state15;
wire   [63:0] p_cast154_fu_3786_p1;
reg   [63:0] p_cast154_reg_6053;
wire   [63:0] p_cast153_fu_3797_p1;
reg   [63:0] p_cast153_reg_6068;
wire    ap_CS_fsm_state16;
wire   [63:0] p_cast152_fu_3808_p1;
reg   [63:0] p_cast152_reg_6073;
wire   [63:0] p_cast151_fu_3819_p1;
reg   [63:0] p_cast151_reg_6088;
wire    ap_CS_fsm_state17;
wire   [63:0] p_cast150_fu_3830_p1;
reg   [63:0] p_cast150_reg_6093;
wire   [63:0] p_cast149_fu_3841_p1;
reg   [63:0] p_cast149_reg_6108;
wire    ap_CS_fsm_state18;
wire   [63:0] p_cast148_fu_3852_p1;
reg   [63:0] p_cast148_reg_6113;
wire   [63:0] p_cast147_fu_3863_p1;
reg   [63:0] p_cast147_reg_6128;
wire    ap_CS_fsm_state19;
wire   [63:0] p_cast146_fu_3874_p1;
reg   [63:0] p_cast146_reg_6133;
wire   [63:0] p_cast145_fu_3885_p1;
reg   [63:0] p_cast145_reg_6148;
wire    ap_CS_fsm_state20;
wire   [63:0] p_cast144_fu_3896_p1;
reg   [63:0] p_cast144_reg_6153;
wire   [63:0] p_cast143_fu_3907_p1;
reg   [63:0] p_cast143_reg_6168;
wire    ap_CS_fsm_state21;
wire   [63:0] p_cast142_fu_3918_p1;
reg   [63:0] p_cast142_reg_6173;
wire   [63:0] p_cast141_fu_3929_p1;
reg   [63:0] p_cast141_reg_6188;
wire    ap_CS_fsm_state22;
wire   [63:0] p_cast140_fu_3940_p1;
reg   [63:0] p_cast140_reg_6193;
wire   [63:0] p_cast139_fu_3951_p1;
reg   [63:0] p_cast139_reg_6208;
wire    ap_CS_fsm_state23;
wire   [63:0] p_cast138_fu_3962_p1;
reg   [63:0] p_cast138_reg_6213;
wire   [63:0] p_cast137_fu_3973_p1;
reg   [63:0] p_cast137_reg_6228;
wire    ap_CS_fsm_state24;
wire   [63:0] p_cast136_fu_3984_p1;
reg   [63:0] p_cast136_reg_6233;
wire   [14:0] phi_mul_cast168_fu_3989_p1;
reg   [14:0] phi_mul_cast168_reg_6248;
wire    ap_CS_fsm_state25;
wire   [13:0] next_mul_fu_3993_p2;
reg   [13:0] next_mul_reg_6292;
wire   [63:0] p_cast135_fu_4005_p1;
reg   [63:0] p_cast135_reg_6297;
wire   [63:0] p_cast134_fu_4016_p1;
reg   [63:0] p_cast134_reg_6302;
wire   [63:0] p_cast133_fu_4026_p1;
reg   [63:0] p_cast133_reg_6317;
wire    ap_CS_fsm_state26;
wire   [63:0] p_cast132_fu_4036_p1;
reg   [63:0] p_cast132_reg_6322;
wire   [63:0] p_cast131_fu_4046_p1;
reg   [63:0] p_cast131_reg_6337;
wire    ap_CS_fsm_state27;
wire   [63:0] p_cast130_fu_4056_p1;
reg   [63:0] p_cast130_reg_6342;
wire   [63:0] p_cast129_fu_4066_p1;
reg   [63:0] p_cast129_reg_6357;
wire    ap_CS_fsm_state28;
wire   [63:0] p_cast128_fu_4076_p1;
reg   [63:0] p_cast128_reg_6362;
wire   [63:0] p_cast127_fu_4086_p1;
reg   [63:0] p_cast127_reg_6377;
wire    ap_CS_fsm_state29;
wire   [63:0] p_cast126_fu_4096_p1;
reg   [63:0] p_cast126_reg_6382;
wire   [63:0] p_cast125_fu_4106_p1;
reg   [63:0] p_cast125_reg_6397;
wire    ap_CS_fsm_state30;
wire   [63:0] p_cast124_fu_4116_p1;
reg   [63:0] p_cast124_reg_6402;
wire   [63:0] p_cast123_fu_4126_p1;
reg   [63:0] p_cast123_reg_6417;
wire    ap_CS_fsm_state31;
wire   [63:0] p_cast122_fu_4136_p1;
reg   [63:0] p_cast122_reg_6422;
wire   [63:0] p_cast121_fu_4146_p1;
reg   [63:0] p_cast121_reg_6437;
wire    ap_CS_fsm_state32;
wire   [63:0] p_cast120_fu_4156_p1;
reg   [63:0] p_cast120_reg_6442;
wire   [63:0] p_cast119_fu_4166_p1;
reg   [63:0] p_cast119_reg_6457;
wire    ap_CS_fsm_state33;
wire   [63:0] p_cast118_fu_4176_p1;
reg   [63:0] p_cast118_reg_6462;
wire   [63:0] p_cast117_fu_4186_p1;
reg   [63:0] p_cast117_reg_6477;
wire    ap_CS_fsm_state34;
wire   [63:0] p_cast116_fu_4196_p1;
reg   [63:0] p_cast116_reg_6482;
wire   [63:0] p_cast115_fu_4206_p1;
reg   [63:0] p_cast115_reg_6497;
wire    ap_CS_fsm_state35;
wire   [63:0] p_cast114_fu_4216_p1;
reg   [63:0] p_cast114_reg_6502;
wire   [63:0] p_cast113_fu_4226_p1;
reg   [63:0] p_cast113_reg_6517;
wire    ap_CS_fsm_state36;
wire   [63:0] p_cast112_fu_4236_p1;
reg   [63:0] p_cast112_reg_6522;
wire   [63:0] p_cast111_fu_4246_p1;
reg   [63:0] p_cast111_reg_6537;
wire    ap_CS_fsm_state37;
wire   [63:0] p_cast110_fu_4256_p1;
reg   [63:0] p_cast110_reg_6542;
wire   [63:0] p_cast109_fu_4266_p1;
reg   [63:0] p_cast109_reg_6557;
wire    ap_CS_fsm_state38;
wire   [63:0] p_cast108_fu_4276_p1;
reg   [63:0] p_cast108_reg_6562;
wire   [63:0] p_cast107_fu_4286_p1;
reg   [63:0] p_cast107_reg_6577;
wire    ap_CS_fsm_state39;
wire   [63:0] p_cast106_fu_4296_p1;
reg   [63:0] p_cast106_reg_6582;
wire   [63:0] p_cast105_fu_4306_p1;
reg   [63:0] p_cast105_reg_6597;
wire    ap_CS_fsm_state40;
wire   [63:0] p_cast104_fu_4316_p1;
reg   [63:0] p_cast104_reg_6602;
wire   [63:0] p_cast103_fu_4326_p1;
reg   [63:0] p_cast103_reg_6617;
wire    ap_CS_fsm_state41;
wire   [63:0] p_cast102_fu_4336_p1;
reg   [63:0] p_cast102_reg_6622;
wire   [63:0] p_cast101_fu_4346_p1;
reg   [63:0] p_cast101_reg_6637;
wire    ap_CS_fsm_state42;
wire   [63:0] p_cast100_fu_4356_p1;
reg   [63:0] p_cast100_reg_6642;
wire   [63:0] p_cast99_fu_4366_p1;
reg   [63:0] p_cast99_reg_6657;
wire    ap_CS_fsm_state43;
wire   [63:0] p_cast98_fu_4376_p1;
reg   [63:0] p_cast98_reg_6662;
wire   [63:0] p_cast97_fu_4386_p1;
reg   [63:0] p_cast97_reg_6677;
wire    ap_CS_fsm_state44;
wire   [63:0] p_cast96_fu_4396_p1;
reg   [63:0] p_cast96_reg_6682;
wire   [63:0] p_cast95_fu_4406_p1;
reg   [63:0] p_cast95_reg_6697;
wire    ap_CS_fsm_state45;
wire   [63:0] p_cast94_fu_4416_p1;
reg   [63:0] p_cast94_reg_6702;
wire   [7:0] indvarinc9_fu_4421_p2;
wire    ap_CS_fsm_state46;
wire   [7:0] indvarinc88_fu_4433_p2;
reg   [7:0] indvarinc88_reg_6725;
wire    ap_CS_fsm_state47;
wire   [9:0] tmp_2_fu_4439_p3;
reg   [9:0] tmp_2_reg_6730;
wire   [63:0] empty_130_fu_4447_p1;
reg   [63:0] empty_130_reg_6736;
wire   [63:0] tmp_3_fu_4458_p3;
reg   [63:0] tmp_3_reg_6741;
wire   [0:0] empty_134_fu_4467_p2;
reg   [0:0] empty_134_reg_6756;
wire   [63:0] tmp_6_fu_4478_p3;
reg   [63:0] tmp_6_reg_6760;
wire    ap_CS_fsm_state48;
wire   [63:0] tmp_7_fu_4492_p3;
reg   [63:0] tmp_7_reg_6765;
wire   [2:0] zext_ln1251_fu_4501_p1;
reg   [2:0] zext_ln1251_reg_6780;
wire    ap_CS_fsm_state70;
wire    grp_KeccakWidth1600_Spon_fu_3258_ap_ready;
wire    grp_KeccakWidth1600_Spon_fu_3258_ap_done;
wire   [2:0] select_ln1251_fu_4525_p3;
reg   [2:0] select_ln1251_reg_6786;
wire   [10:0] zext_ln1251_1_cast_fu_4533_p1;
reg   [10:0] zext_ln1251_1_cast_reg_6791;
wire   [7:0] indvarinc96_fu_4537_p2;
reg   [7:0] indvarinc96_reg_6796;
wire    ap_CS_fsm_state71;
wire   [9:0] tmp_10_fu_4543_p3;
reg   [9:0] tmp_10_reg_6801;
wire   [63:0] empty_136_fu_4551_p1;
reg   [63:0] empty_136_reg_6807;
wire   [63:0] tmp_11_fu_4562_p3;
reg   [63:0] tmp_11_reg_6812;
wire   [0:0] empty_140_fu_4571_p2;
reg   [0:0] empty_140_reg_6827;
wire   [63:0] tmp_12_fu_4582_p3;
reg   [63:0] tmp_12_reg_6831;
wire    ap_CS_fsm_state72;
wire   [63:0] tmp_13_fu_4596_p3;
reg   [63:0] tmp_13_reg_6836;
wire   [63:0] phi_mul15_cast_fu_4605_p1;
reg   [63:0] phi_mul15_cast_reg_6851;
wire    ap_CS_fsm_state74;
wire   [63:0] p_cast92_fu_4616_p1;
reg   [63:0] p_cast92_reg_6861;
wire    ap_CS_fsm_state75;
wire   [63:0] p_cast91_fu_4627_p1;
reg   [63:0] p_cast91_reg_6866;
wire   [63:0] p_cast90_fu_4638_p1;
reg   [63:0] p_cast90_reg_6881;
wire    ap_CS_fsm_state76;
wire   [63:0] p_cast89_fu_4649_p1;
reg   [63:0] p_cast89_reg_6886;
wire   [63:0] p_cast88_fu_4660_p1;
reg   [63:0] p_cast88_reg_6901;
wire    ap_CS_fsm_state77;
wire   [63:0] p_cast87_fu_4671_p1;
reg   [63:0] p_cast87_reg_6906;
wire   [63:0] p_cast86_fu_4682_p1;
reg   [63:0] p_cast86_reg_6921;
wire    ap_CS_fsm_state78;
wire   [63:0] p_cast85_fu_4693_p1;
reg   [63:0] p_cast85_reg_6926;
wire   [63:0] p_cast84_fu_4704_p1;
reg   [63:0] p_cast84_reg_6941;
wire    ap_CS_fsm_state79;
wire   [63:0] p_cast83_fu_4715_p1;
reg   [63:0] p_cast83_reg_6946;
wire   [63:0] p_cast82_fu_4726_p1;
reg   [63:0] p_cast82_reg_6961;
wire    ap_CS_fsm_state80;
wire   [63:0] p_cast81_fu_4737_p1;
reg   [63:0] p_cast81_reg_6966;
wire   [63:0] p_cast80_fu_4748_p1;
reg   [63:0] p_cast80_reg_6981;
wire    ap_CS_fsm_state81;
wire   [63:0] p_cast79_fu_4759_p1;
reg   [63:0] p_cast79_reg_6986;
wire   [63:0] p_cast78_fu_4770_p1;
reg   [63:0] p_cast78_reg_7001;
wire    ap_CS_fsm_state82;
wire   [63:0] p_cast77_fu_4781_p1;
reg   [63:0] p_cast77_reg_7006;
wire   [63:0] p_cast76_fu_4792_p1;
reg   [63:0] p_cast76_reg_7021;
wire    ap_CS_fsm_state83;
wire   [63:0] p_cast75_fu_4803_p1;
reg   [63:0] p_cast75_reg_7026;
wire   [63:0] p_cast74_fu_4814_p1;
reg   [63:0] p_cast74_reg_7041;
wire    ap_CS_fsm_state84;
wire   [63:0] p_cast73_fu_4825_p1;
reg   [63:0] p_cast73_reg_7046;
wire   [63:0] p_cast72_fu_4836_p1;
reg   [63:0] p_cast72_reg_7061;
wire    ap_CS_fsm_state85;
wire   [63:0] p_cast71_fu_4847_p1;
reg   [63:0] p_cast71_reg_7066;
wire   [63:0] p_cast70_fu_4858_p1;
reg   [63:0] p_cast70_reg_7081;
wire    ap_CS_fsm_state86;
wire   [63:0] p_cast69_fu_4869_p1;
reg   [63:0] p_cast69_reg_7086;
wire   [63:0] p_cast68_fu_4880_p1;
reg   [63:0] p_cast68_reg_7101;
wire    ap_CS_fsm_state87;
wire   [63:0] p_cast67_fu_4891_p1;
reg   [63:0] p_cast67_reg_7106;
wire   [63:0] p_cast66_fu_4902_p1;
reg   [63:0] p_cast66_reg_7121;
wire    ap_CS_fsm_state88;
wire   [63:0] p_cast65_fu_4913_p1;
reg   [63:0] p_cast65_reg_7126;
wire   [63:0] p_cast64_fu_4924_p1;
reg   [63:0] p_cast64_reg_7141;
wire    ap_CS_fsm_state89;
wire   [63:0] p_cast63_fu_4935_p1;
reg   [63:0] p_cast63_reg_7146;
wire   [63:0] p_cast62_fu_4946_p1;
reg   [63:0] p_cast62_reg_7161;
wire    ap_CS_fsm_state90;
wire   [63:0] p_cast61_fu_4957_p1;
reg   [63:0] p_cast61_reg_7166;
wire   [14:0] phi_mul15_cast93_fu_4962_p1;
reg   [14:0] phi_mul15_cast93_reg_7181;
wire    ap_CS_fsm_state91;
wire   [13:0] next_mul16_fu_4966_p2;
reg   [13:0] next_mul16_reg_7225;
wire   [63:0] p_cast60_fu_4978_p1;
reg   [63:0] p_cast60_reg_7230;
wire   [63:0] p_cast59_fu_4989_p1;
reg   [63:0] p_cast59_reg_7235;
wire   [63:0] p_cast58_fu_4999_p1;
reg   [63:0] p_cast58_reg_7250;
wire    ap_CS_fsm_state92;
wire   [63:0] p_cast57_fu_5009_p1;
reg   [63:0] p_cast57_reg_7255;
wire   [63:0] p_cast56_fu_5019_p1;
reg   [63:0] p_cast56_reg_7270;
wire    ap_CS_fsm_state93;
wire   [63:0] p_cast55_fu_5029_p1;
reg   [63:0] p_cast55_reg_7275;
wire   [63:0] p_cast54_fu_5039_p1;
reg   [63:0] p_cast54_reg_7290;
wire    ap_CS_fsm_state94;
wire   [63:0] p_cast53_fu_5049_p1;
reg   [63:0] p_cast53_reg_7295;
wire   [63:0] p_cast52_fu_5059_p1;
reg   [63:0] p_cast52_reg_7310;
wire    ap_CS_fsm_state95;
wire   [63:0] p_cast51_fu_5069_p1;
reg   [63:0] p_cast51_reg_7315;
wire   [63:0] p_cast50_fu_5079_p1;
reg   [63:0] p_cast50_reg_7330;
wire    ap_CS_fsm_state96;
wire   [63:0] p_cast49_fu_5089_p1;
reg   [63:0] p_cast49_reg_7335;
wire   [63:0] p_cast48_fu_5099_p1;
reg   [63:0] p_cast48_reg_7350;
wire    ap_CS_fsm_state97;
wire   [63:0] p_cast47_fu_5109_p1;
reg   [63:0] p_cast47_reg_7355;
wire   [63:0] p_cast46_fu_5119_p1;
reg   [63:0] p_cast46_reg_7370;
wire    ap_CS_fsm_state98;
wire   [63:0] p_cast45_fu_5129_p1;
reg   [63:0] p_cast45_reg_7375;
wire   [63:0] p_cast44_fu_5139_p1;
reg   [63:0] p_cast44_reg_7390;
wire    ap_CS_fsm_state99;
wire   [63:0] p_cast43_fu_5149_p1;
reg   [63:0] p_cast43_reg_7395;
wire   [63:0] p_cast42_fu_5159_p1;
reg   [63:0] p_cast42_reg_7410;
wire    ap_CS_fsm_state100;
wire   [63:0] p_cast41_fu_5169_p1;
reg   [63:0] p_cast41_reg_7415;
wire   [63:0] p_cast40_fu_5179_p1;
reg   [63:0] p_cast40_reg_7430;
wire    ap_CS_fsm_state101;
wire   [63:0] p_cast39_fu_5189_p1;
reg   [63:0] p_cast39_reg_7435;
wire   [63:0] p_cast38_fu_5199_p1;
reg   [63:0] p_cast38_reg_7450;
wire    ap_CS_fsm_state102;
wire   [63:0] p_cast37_fu_5209_p1;
reg   [63:0] p_cast37_reg_7455;
wire   [63:0] p_cast36_fu_5219_p1;
reg   [63:0] p_cast36_reg_7470;
wire    ap_CS_fsm_state103;
wire   [63:0] p_cast35_fu_5229_p1;
reg   [63:0] p_cast35_reg_7475;
wire   [63:0] p_cast34_fu_5239_p1;
reg   [63:0] p_cast34_reg_7490;
wire    ap_CS_fsm_state104;
wire   [63:0] p_cast33_fu_5249_p1;
reg   [63:0] p_cast33_reg_7495;
wire   [63:0] p_cast32_fu_5259_p1;
reg   [63:0] p_cast32_reg_7510;
wire    ap_CS_fsm_state105;
wire   [63:0] p_cast31_fu_5269_p1;
reg   [63:0] p_cast31_reg_7515;
wire   [63:0] p_cast30_fu_5279_p1;
reg   [63:0] p_cast30_reg_7530;
wire    ap_CS_fsm_state106;
wire   [63:0] p_cast29_fu_5289_p1;
reg   [63:0] p_cast29_reg_7535;
wire   [63:0] p_cast28_fu_5299_p1;
reg   [63:0] p_cast28_reg_7550;
wire    ap_CS_fsm_state107;
wire   [63:0] p_cast27_fu_5309_p1;
reg   [63:0] p_cast27_reg_7555;
wire   [63:0] p_cast26_fu_5319_p1;
reg   [63:0] p_cast26_reg_7570;
wire    ap_CS_fsm_state108;
wire   [63:0] p_cast25_fu_5329_p1;
reg   [63:0] p_cast25_reg_7575;
wire   [63:0] p_cast24_fu_5339_p1;
reg   [63:0] p_cast24_reg_7590;
wire    ap_CS_fsm_state109;
wire   [63:0] p_cast23_fu_5349_p1;
reg   [63:0] p_cast23_reg_7595;
wire   [63:0] p_cast22_fu_5359_p1;
reg   [63:0] p_cast22_reg_7610;
wire    ap_CS_fsm_state110;
wire   [63:0] p_cast21_fu_5369_p1;
reg   [63:0] p_cast21_reg_7615;
wire   [63:0] p_cast20_fu_5379_p1;
reg   [63:0] p_cast20_reg_7630;
wire    ap_CS_fsm_state111;
wire   [63:0] p_cast_fu_5389_p1;
reg   [63:0] p_cast_reg_7635;
wire   [7:0] indvarinc104_fu_5394_p2;
wire    ap_CS_fsm_state112;
wire   [7:0] indvarinc183_fu_5406_p2;
reg   [7:0] indvarinc183_reg_7658;
wire    ap_CS_fsm_state113;
wire   [9:0] tmp_14_fu_5412_p3;
reg   [9:0] tmp_14_reg_7663;
wire   [63:0] empty_218_fu_5420_p1;
reg   [63:0] empty_218_reg_7669;
wire   [63:0] tmp_15_fu_5431_p3;
reg   [63:0] tmp_15_reg_7674;
wire   [0:0] empty_222_fu_5440_p2;
reg   [0:0] empty_222_reg_7689;
wire   [63:0] tmp_16_fu_5451_p3;
reg   [63:0] tmp_16_reg_7693;
wire    ap_CS_fsm_state114;
wire   [63:0] tmp_17_fu_5465_p3;
reg   [63:0] tmp_17_reg_7698;
wire   [1:0] trunc_ln81_fu_5474_p1;
reg   [1:0] trunc_ln81_reg_7713;
wire    ap_CS_fsm_state115;
wire   [15:0] tmp_25_cast_fu_5510_p3;
reg   [15:0] tmp_25_cast_reg_7719;
wire    ap_CS_fsm_state136;
wire   [10:0] zext_ln1253_fu_5518_p1;
reg   [10:0] zext_ln1253_reg_7724;
wire   [5:0] loop_fu_5528_p2;
reg   [5:0] loop_reg_7732;
wire    ap_CS_fsm_state137;
wire   [0:0] icmp_ln1253_fu_5522_p2;
wire   [15:0] add_ln1254_4_fu_5552_p2;
reg   [15:0] add_ln1254_4_reg_7742;
wire   [10:0] add_ln1263_fu_5557_p2;
reg   [10:0] add_ln1263_reg_7747;
wire   [2:0] loop_22_fu_5571_p2;
reg   [2:0] loop_22_reg_7755;
wire    ap_CS_fsm_state139;
wire   [0:0] icmp_ln1262_fu_5565_p2;
wire   [10:0] add_ln1265_fu_5591_p2;
reg   [10:0] add_ln1265_reg_7765;
wire   [2:0] loop_23_fu_5615_p2;
reg   [2:0] loop_23_reg_7773;
wire    ap_CS_fsm_state141;
wire   [0:0] icmp_ln1264_fu_5609_p2;
wire   [9:0] zext_ln1268_fu_5649_p1;
reg   [9:0] zext_ln1268_reg_7783;
wire    ap_CS_fsm_state143;
wire   [2:0] j_fu_5679_p2;
reg   [2:0] j_reg_7801;
wire   [0:0] icmp_ln1268_fu_5673_p2;
wire   [10:0] add_ln1273_fu_5685_p2;
reg   [10:0] add_ln1273_reg_7811;
wire   [2:0] loop_24_fu_5718_p2;
reg   [2:0] loop_24_reg_7819;
wire    ap_CS_fsm_state145;
wire   [0:0] icmp_ln1272_fu_5712_p2;
wire   [9:0] add_ln1275_fu_5739_p2;
wire   [5:0] loop_21_fu_5765_p2;
reg   [5:0] loop_21_reg_7837;
wire    ap_CS_fsm_state148;
wire   [0:0] icmp_ln1286_fu_5759_p2;
wire   [31:0] select_ln1287_fu_5783_p3;
wire    ap_CS_fsm_state149;
reg   [7:0] ctx_sponge_state_2_address0;
reg    ctx_sponge_state_2_ce0;
reg    ctx_sponge_state_2_we0;
reg   [7:0] ctx_sponge_state_2_d0;
wire   [7:0] ctx_sponge_state_2_q0;
reg   [9:0] view2s_outputShare18_address0;
reg    view2s_outputShare18_ce0;
reg    view2s_outputShare18_we0;
wire   [31:0] view2s_outputShare18_q0;
reg   [9:0] view2s_outputShare18_address1;
reg    view2s_outputShare18_ce1;
reg    view2s_outputShare18_we1;
reg   [14:0] data_assign_2_address0;
reg    data_assign_2_ce0;
reg    data_assign_2_we0;
wire   [7:0] data_assign_2_q0;
reg   [14:0] data_assign_2_address1;
reg    data_assign_2_ce1;
reg    data_assign_2_we1;
reg   [9:0] view2s_inputShare93_address0;
reg    view2s_inputShare93_ce0;
reg    view2s_inputShare93_we0;
wire   [31:0] view2s_inputShare93_q0;
reg   [9:0] view2s_inputShare93_address1;
reg    view2s_inputShare93_ce1;
reg    view2s_inputShare93_we1;
reg   [7:0] ctx_sponge_state_address0;
reg    ctx_sponge_state_ce0;
reg    ctx_sponge_state_we0;
reg   [7:0] ctx_sponge_state_d0;
wire   [7:0] ctx_sponge_state_q0;
reg   [9:0] view1s_outputShare85_address0;
reg    view1s_outputShare85_ce0;
reg    view1s_outputShare85_we0;
wire   [31:0] view1s_outputShare85_q0;
reg   [9:0] view1s_outputShare85_address1;
reg    view1s_outputShare85_ce1;
reg    view1s_outputShare85_we1;
reg   [14:0] data_assign_1_address0;
reg    data_assign_1_ce0;
reg    data_assign_1_we0;
wire   [7:0] data_assign_1_q0;
reg   [14:0] data_assign_1_address1;
reg    data_assign_1_ce1;
reg    data_assign_1_we1;
reg   [9:0] view1s_inputShare1_address0;
reg    view1s_inputShare1_ce0;
reg    view1s_inputShare1_we0;
wire   [31:0] view1s_inputShare1_q0;
reg   [9:0] view1s_inputShare1_address1;
reg    view1s_inputShare1_ce1;
reg    view1s_inputShare1_we1;
reg   [14:0] as_hashes_address0;
reg    as_hashes_ce0;
reg    as_hashes_we0;
reg   [7:0] as_hashes_d0;
wire   [7:0] as_hashes_q0;
reg   [5:0] computed_challengebi_address0;
reg    computed_challengebi_ce0;
reg    computed_challengebi_we0;
wire   [7:0] computed_challengebi_q0;
reg   [11:0] view3Slab_address0;
reg    view3Slab_ce0;
reg    view3Slab_we0;
wire   [31:0] view3Slab_d0;
wire   [31:0] view3Slab_q0;
wire   [7:0] tmp_q0;
wire   [7:0] tape_0_0_q0;
wire   [7:0] tape_0_0_q1;
reg   [9:0] view1s_inputShare_address0;
reg    view1s_inputShare_ce0;
reg    view1s_inputShare_we0;
wire   [31:0] view1s_inputShare_q0;
reg   [9:0] view1s_inputShare_address1;
reg    view1s_inputShare_ce1;
wire   [31:0] view1s_inputShare_q1;
reg   [14:0] view1s_communicatedB_address0;
reg    view1s_communicatedB_ce0;
reg    view1s_communicatedB_we0;
reg   [7:0] view1s_communicatedB_d0;
wire   [7:0] view1s_communicatedB_q0;
reg   [14:0] view1s_communicatedB_address1;
reg    view1s_communicatedB_ce1;
wire   [7:0] view1s_communicatedB_q1;
reg   [9:0] view1s_outputShare_address0;
reg    view1s_outputShare_ce0;
reg    view1s_outputShare_we0;
wire   [31:0] view1s_outputShare_q0;
reg   [9:0] view1s_outputShare_address1;
reg    view1s_outputShare_ce1;
wire   [31:0] view1s_outputShare_q1;
reg   [9:0] view2s_inputShare_address0;
reg    view2s_inputShare_ce0;
reg    view2s_inputShare_we0;
wire   [31:0] view2s_inputShare_q0;
reg   [9:0] view2s_inputShare_address1;
reg    view2s_inputShare_ce1;
wire   [31:0] view2s_inputShare_q1;
reg   [14:0] view2s_communicatedB_address0;
reg    view2s_communicatedB_ce0;
reg    view2s_communicatedB_we0;
wire   [7:0] view2s_communicatedB_q0;
reg   [14:0] view2s_communicatedB_address1;
reg    view2s_communicatedB_ce1;
wire   [7:0] view2s_communicatedB_q1;
reg   [9:0] view2s_outputShare_address0;
reg    view2s_outputShare_ce0;
reg    view2s_outputShare_we0;
wire   [31:0] view2s_outputShare_q0;
reg   [9:0] view2s_outputShare_address1;
reg    view2s_outputShare_ce1;
wire   [31:0] view2s_outputShare_q1;
wire    grp_verifyProof_23_fu_3198_ap_start;
wire    grp_verifyProof_23_fu_3198_ap_idle;
wire   [11:0] grp_verifyProof_23_fu_3198_proof_0_seed1_address0;
wire    grp_verifyProof_23_fu_3198_proof_0_seed1_ce0;
wire   [11:0] grp_verifyProof_23_fu_3198_proof_0_seed2_address0;
wire    grp_verifyProof_23_fu_3198_proof_0_seed2_ce0;
wire   [9:0] grp_verifyProof_23_fu_3198_proof_0_inputShare_address0;
wire    grp_verifyProof_23_fu_3198_proof_0_inputShare_ce0;
wire   [14:0] grp_verifyProof_23_fu_3198_proof_0_communicatedBits_address0;
wire    grp_verifyProof_23_fu_3198_proof_0_communicatedBits_ce0;
wire   [9:0] grp_verifyProof_23_fu_3198_view1_inputShare_address0;
wire    grp_verifyProof_23_fu_3198_view1_inputShare_ce0;
wire    grp_verifyProof_23_fu_3198_view1_inputShare_we0;
wire   [31:0] grp_verifyProof_23_fu_3198_view1_inputShare_d0;
wire   [14:0] grp_verifyProof_23_fu_3198_view1_communicatedBits_address0;
wire    grp_verifyProof_23_fu_3198_view1_communicatedBits_ce0;
wire    grp_verifyProof_23_fu_3198_view1_communicatedBits_we0;
wire   [7:0] grp_verifyProof_23_fu_3198_view1_communicatedBits_d0;
wire   [9:0] grp_verifyProof_23_fu_3198_view1_outputShare_address0;
wire    grp_verifyProof_23_fu_3198_view1_outputShare_ce0;
wire    grp_verifyProof_23_fu_3198_view1_outputShare_we0;
wire   [31:0] grp_verifyProof_23_fu_3198_view1_outputShare_d0;
wire   [9:0] grp_verifyProof_23_fu_3198_view2_inputShare_address0;
wire    grp_verifyProof_23_fu_3198_view2_inputShare_ce0;
wire    grp_verifyProof_23_fu_3198_view2_inputShare_we0;
wire   [31:0] grp_verifyProof_23_fu_3198_view2_inputShare_d0;
wire   [14:0] grp_verifyProof_23_fu_3198_view2_communicatedBits_address0;
wire    grp_verifyProof_23_fu_3198_view2_communicatedBits_ce0;
wire    grp_verifyProof_23_fu_3198_view2_communicatedBits_we0;
wire   [7:0] grp_verifyProof_23_fu_3198_view2_communicatedBits_d0;
wire   [9:0] grp_verifyProof_23_fu_3198_view2_outputShare_address0;
wire    grp_verifyProof_23_fu_3198_view2_outputShare_ce0;
wire    grp_verifyProof_23_fu_3198_view2_outputShare_we0;
wire   [31:0] grp_verifyProof_23_fu_3198_view2_outputShare_d0;
wire   [4:0] grp_verifyProof_23_fu_3198_salt_0_address0;
wire    grp_verifyProof_23_fu_3198_salt_0_ce0;
wire   [6:0] grp_verifyProof_23_fu_3198_tmp_address0;
wire    grp_verifyProof_23_fu_3198_tmp_ce0;
wire    grp_verifyProof_23_fu_3198_tmp_we0;
wire   [7:0] grp_verifyProof_23_fu_3198_tmp_d0;
wire   [2:0] grp_verifyProof_23_fu_3198_plaintext_address0;
wire    grp_verifyProof_23_fu_3198_plaintext_ce0;
wire   [8:0] grp_verifyProof_23_fu_3198_tape_0_tape_address0;
wire    grp_verifyProof_23_fu_3198_tape_0_tape_ce0;
wire    grp_verifyProof_23_fu_3198_tape_0_tape_we0;
wire   [7:0] grp_verifyProof_23_fu_3198_tape_0_tape_d0;
wire   [8:0] grp_verifyProof_23_fu_3198_tape_0_tape_address1;
wire    grp_verifyProof_23_fu_3198_tape_0_tape_ce1;
wire    grp_H3_2_fu_3237_ap_start;
wire    grp_H3_2_fu_3237_ap_done;
wire    grp_H3_2_fu_3237_ap_idle;
wire    grp_H3_2_fu_3237_ap_ready;
wire   [2:0] grp_H3_2_fu_3237_circuitOutput_address0;
wire    grp_H3_2_fu_3237_circuitOutput_ce0;
wire   [2:0] grp_H3_2_fu_3237_plaintext_address0;
wire    grp_H3_2_fu_3237_plaintext_ce0;
wire   [14:0] grp_H3_2_fu_3237_as_hashes_address0;
wire    grp_H3_2_fu_3237_as_hashes_ce0;
wire   [5:0] grp_H3_2_fu_3237_challengeBits_address0;
wire    grp_H3_2_fu_3237_challengeBits_ce0;
wire    grp_H3_2_fu_3237_challengeBits_we0;
wire   [7:0] grp_H3_2_fu_3237_challengeBits_d0;
wire   [4:0] grp_H3_2_fu_3237_salt_0_address0;
wire    grp_H3_2_fu_3237_salt_0_ce0;
wire   [15:0] grp_H3_2_fu_3237_message_address0;
wire    grp_H3_2_fu_3237_message_ce0;
wire   [13:0] grp_H3_2_fu_3237_viewOutputs_address0;
wire    grp_H3_2_fu_3237_viewOutputs_ce0;
wire    grp_KeccakWidth1600_Spon_fu_3258_ap_start;
wire    grp_KeccakWidth1600_Spon_fu_3258_ap_idle;
wire   [7:0] grp_KeccakWidth1600_Spon_fu_3258_instance_state_address0;
wire    grp_KeccakWidth1600_Spon_fu_3258_instance_state_ce0;
wire    grp_KeccakWidth1600_Spon_fu_3258_instance_state_we0;
wire   [7:0] grp_KeccakWidth1600_Spon_fu_3258_instance_state_d0;
reg   [7:0] grp_KeccakWidth1600_Spon_fu_3258_instance_state_q0;
wire   [14:0] grp_KeccakWidth1600_Spon_fu_3258_data_address0;
wire    grp_KeccakWidth1600_Spon_fu_3258_data_ce0;
wire    grp_KeccakWidth1600_Spon_fu_3258_data_we0;
wire   [7:0] grp_KeccakWidth1600_Spon_fu_3258_data_d0;
reg   [1:0] grp_KeccakWidth1600_Spon_fu_3258_data_offset1;
wire    grp_HashUpdate_2_1_fu_3273_ap_start;
wire    grp_HashUpdate_2_1_fu_3273_ap_idle;
wire   [7:0] grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_address0;
wire    grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_ce0;
wire    grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_we0;
wire   [7:0] grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_d0;
reg   [7:0] grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_q0;
reg   [31:0] grp_HashUpdate_2_1_fu_3273_ctx_sponge_byteIOInd;
wire   [9:0] grp_HashUpdate_2_1_fu_3273_data_address0;
wire    grp_HashUpdate_2_1_fu_3273_data_ce0;
reg   [31:0] grp_HashUpdate_2_1_fu_3273_data_q0;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_ap_start;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_ap_idle;
wire   [7:0] grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_address0;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_ce0;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_we0;
wire   [7:0] grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_d0;
reg   [7:0] grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_q0;
wire   [14:0] grp_KeccakWidth1600_Spon_6_fu_3286_data_address0;
wire    grp_KeccakWidth1600_Spon_6_fu_3286_data_ce0;
reg   [1:0] grp_KeccakWidth1600_Spon_6_fu_3286_data_offset1;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_ap_start;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_ap_idle;
wire   [7:0] grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_address0;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_ce0;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_we0;
wire   [7:0] grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_d0;
reg   [7:0] grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_q0;
wire   [11:0] grp_KeccakWidth1600_Spon_5_fu_3300_data_0_address0;
wire    grp_KeccakWidth1600_Spon_5_fu_3300_data_0_ce0;
reg   [7:0] grp_KeccakWidth1600_Spon_5_fu_3300_data_0_q0;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_ap_start;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_ap_idle;
wire   [7:0] grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_address0;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_ce0;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_we0;
wire   [7:0] grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_d0;
reg   [7:0] grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_q0;
wire   [14:0] grp_KeccakWidth1600_Spon_11_fu_3315_data_address0;
wire    grp_KeccakWidth1600_Spon_11_fu_3315_data_ce0;
reg   [7:0] grp_KeccakWidth1600_Spon_11_fu_3315_data_q0;
wire    grp_HashInit_fu_3328_ap_start;
wire    grp_HashInit_fu_3328_ap_idle;
wire   [7:0] grp_HashInit_fu_3328_ctx_sponge_state_address0;
wire    grp_HashInit_fu_3328_ctx_sponge_state_ce0;
wire    grp_HashInit_fu_3328_ctx_sponge_state_we0;
wire   [7:0] grp_HashInit_fu_3328_ctx_sponge_state_d0;
reg   [7:0] grp_HashInit_fu_3328_ctx_sponge_state_q0;
reg   [3:0] grp_HashInit_fu_3328_hashPrefix;
wire    grp_HashFinal_fu_3340_ap_start;
wire    grp_HashFinal_fu_3340_ap_idle;
wire   [7:0] grp_HashFinal_fu_3340_ctx_sponge_state_address0;
wire    grp_HashFinal_fu_3340_ctx_sponge_state_ce0;
wire    grp_HashFinal_fu_3340_ctx_sponge_state_we0;
wire   [7:0] grp_HashFinal_fu_3340_ctx_sponge_state_d0;
reg   [7:0] grp_HashFinal_fu_3340_ctx_sponge_state_q0;
reg   [31:0] grp_HashFinal_fu_3340_ctx_sponge_byteIOInd;
wire   [31:0] grp_HashFinal_fu_3340_ap_return_0;
wire   [31:0] grp_HashFinal_fu_3340_ap_return_1;
reg   [7:0] round_assign_reg_2992;
reg   [9:0] view3Output_0_rec_reg_3004;
reg   [14:0] phi_mul17_reg_3016;
reg   [7:0] indvar_reg_3027;
wire    ap_CS_fsm_state7;
reg   [13:0] phi_mul_reg_3038;
wire   [0:0] empty_128_fu_4427_p2;
reg   [7:0] indvar8_reg_3050;
reg   [7:0] indvar87_reg_3061;
wire    ap_CS_fsm_state49;
reg   [7:0] indvar95_reg_3072;
wire    ap_CS_fsm_state73;
reg   [13:0] phi_mul15_reg_3083;
wire   [0:0] empty_216_fu_5400_p2;
reg   [7:0] indvar103_reg_3095;
reg   [7:0] indvar182_reg_3106;
reg   [5:0] loop_0_reg_3117;
wire    ap_CS_fsm_state138;
reg   [2:0] loop_1_reg_3128;
wire    ap_CS_fsm_state140;
reg   [2:0] loop_2_reg_3140;
wire    ap_CS_fsm_state142;
reg   [2:0] j_0_reg_3152;
wire    ap_CS_fsm_state144;
reg   [2:0] loop_3_reg_3163;
wire    ap_CS_fsm_state146;
reg   [5:0] loop_4_reg_3175;
wire    ap_CS_fsm_state147;
reg   [31:0] status_0_reg_3186;
reg    grp_verifyProof_23_fu_3198_ap_start_reg;
reg    grp_H3_2_fu_3237_ap_start_reg;
reg    grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state122;
reg    grp_HashUpdate_2_1_fu_3273_ap_start_reg;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state131;
reg    grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state125;
reg    grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state117;
reg    grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state129;
reg    grp_HashInit_fu_3328_ap_start_reg;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state123;
reg    grp_HashFinal_fu_3340_ap_start_reg;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state133;
wire   [63:0] zext_ln1241_fu_3441_p1;
wire   [63:0] zext_ln54_fu_3468_p1;
wire   [63:0] zext_ln1254_5_fu_5547_p1;
wire   [63:0] zext_ln1254_6_fu_5561_p1;
wire   [63:0] zext_ln1263_1_fu_5586_p1;
wire  signed [63:0] sext_ln1263_fu_5604_p1;
wire   [63:0] zext_ln1265_1_fu_5630_p1;
wire  signed [63:0] sext_ln1265_fu_5644_p1;
wire   [63:0] zext_ln1269_2_fu_5667_p1;
wire   [63:0] zext_ln1268_1_fu_5653_p1;
wire   [63:0] zext_ln1269_fu_5707_p1;
wire   [63:0] zext_ln1273_1_fu_5734_p1;
wire  signed [63:0] sext_ln1273_fu_5754_p1;
wire   [63:0] zext_ln1287_fu_5771_p1;
wire   [12:0] tmp_4_fu_3405_p3;
wire   [9:0] tmp_5_fu_3417_p3;
wire   [10:0] zext_ln1236_fu_3401_p1;
wire   [14:0] add_ln1241_fu_3435_p2;
wire   [5:0] trunc_ln_fu_3458_p4;
wire   [1:0] trunc_ln386_fu_3473_p1;
wire   [2:0] bitNumber_assign_fu_3477_p3;
wire   [2:0] xor_ln54_fu_3485_p2;
wire   [7:0] zext_ln54_1_fu_3491_p1;
wire   [7:0] lshr_ln54_fu_3495_p2;
wire   [2:0] xor_ln54_1_fu_3505_p2;
wire   [7:0] zext_ln54_2_fu_3511_p1;
wire   [7:0] lshr_ln54_1_fu_3515_p2;
wire   [0:0] trunc_ln386_1_fu_3501_p1;
wire   [0:0] trunc_ln54_fu_3521_p1;
wire   [7:0] lshr_ln54_2_fu_3534_p2;
wire   [7:0] lshr_ln54_3_fu_3544_p2;
wire   [9:0] empty_49_fu_3583_p2;
wire   [9:0] empty_50_fu_3604_p2;
wire   [9:0] empty_51_fu_3618_p2;
wire   [13:0] empty_54_fu_3637_p2;
wire   [13:0] empty_55_fu_3648_p2;
wire   [13:0] empty_56_fu_3659_p2;
wire   [13:0] empty_57_fu_3670_p2;
wire   [13:0] empty_58_fu_3681_p2;
wire   [13:0] empty_59_fu_3692_p2;
wire   [13:0] empty_60_fu_3703_p2;
wire   [13:0] empty_61_fu_3714_p2;
wire   [13:0] empty_62_fu_3725_p2;
wire   [13:0] empty_63_fu_3736_p2;
wire   [13:0] empty_64_fu_3747_p2;
wire   [13:0] empty_65_fu_3758_p2;
wire   [13:0] empty_66_fu_3769_p2;
wire   [13:0] empty_67_fu_3780_p2;
wire   [13:0] empty_68_fu_3791_p2;
wire   [13:0] empty_69_fu_3802_p2;
wire   [13:0] empty_70_fu_3813_p2;
wire   [13:0] empty_71_fu_3824_p2;
wire   [13:0] empty_72_fu_3835_p2;
wire   [13:0] empty_73_fu_3846_p2;
wire   [13:0] empty_74_fu_3857_p2;
wire   [13:0] empty_75_fu_3868_p2;
wire   [13:0] empty_76_fu_3879_p2;
wire   [13:0] empty_77_fu_3890_p2;
wire   [13:0] empty_78_fu_3901_p2;
wire   [13:0] empty_79_fu_3912_p2;
wire   [13:0] empty_80_fu_3923_p2;
wire   [13:0] empty_81_fu_3934_p2;
wire   [13:0] empty_82_fu_3945_p2;
wire   [13:0] empty_83_fu_3956_p2;
wire   [13:0] empty_84_fu_3967_p2;
wire   [13:0] empty_85_fu_3978_p2;
wire   [13:0] empty_86_fu_3999_p2;
wire   [14:0] empty_87_fu_4010_p2;
wire   [14:0] empty_88_fu_4021_p2;
wire   [14:0] empty_89_fu_4031_p2;
wire   [14:0] empty_90_fu_4041_p2;
wire   [14:0] empty_91_fu_4051_p2;
wire   [14:0] empty_92_fu_4061_p2;
wire   [14:0] empty_93_fu_4071_p2;
wire   [14:0] empty_94_fu_4081_p2;
wire   [14:0] empty_95_fu_4091_p2;
wire   [14:0] empty_96_fu_4101_p2;
wire   [14:0] empty_97_fu_4111_p2;
wire   [14:0] empty_98_fu_4121_p2;
wire   [14:0] empty_99_fu_4131_p2;
wire   [14:0] empty_100_fu_4141_p2;
wire   [14:0] empty_101_fu_4151_p2;
wire   [14:0] empty_102_fu_4161_p2;
wire   [14:0] empty_103_fu_4171_p2;
wire   [14:0] empty_104_fu_4181_p2;
wire   [14:0] empty_105_fu_4191_p2;
wire   [14:0] empty_106_fu_4201_p2;
wire   [14:0] empty_107_fu_4211_p2;
wire   [14:0] empty_108_fu_4221_p2;
wire   [14:0] empty_109_fu_4231_p2;
wire   [14:0] empty_110_fu_4241_p2;
wire   [14:0] empty_111_fu_4251_p2;
wire   [14:0] empty_112_fu_4261_p2;
wire   [14:0] empty_113_fu_4271_p2;
wire   [14:0] empty_114_fu_4281_p2;
wire   [14:0] empty_115_fu_4291_p2;
wire   [14:0] empty_116_fu_4301_p2;
wire   [14:0] empty_117_fu_4311_p2;
wire   [14:0] empty_118_fu_4321_p2;
wire   [14:0] empty_119_fu_4331_p2;
wire   [14:0] empty_120_fu_4341_p2;
wire   [14:0] empty_121_fu_4351_p2;
wire   [14:0] empty_122_fu_4361_p2;
wire   [14:0] empty_123_fu_4371_p2;
wire   [14:0] empty_124_fu_4381_p2;
wire   [14:0] empty_125_fu_4391_p2;
wire   [14:0] empty_126_fu_4401_p2;
wire   [14:0] empty_127_fu_4411_p2;
wire   [9:0] empty_131_fu_4452_p2;
wire   [9:0] empty_132_fu_4473_p2;
wire   [9:0] empty_133_fu_4487_p2;
wire   [2:0] add_ln1251_fu_4504_p2;
wire   [1:0] xor_ln1251_fu_4516_p2;
wire   [0:0] icmp_ln1251_fu_4510_p2;
wire  signed [2:0] sext_ln1251_fu_4521_p1;
wire   [9:0] empty_137_fu_4556_p2;
wire   [9:0] empty_138_fu_4577_p2;
wire   [9:0] empty_139_fu_4591_p2;
wire   [13:0] empty_142_fu_4610_p2;
wire   [13:0] empty_143_fu_4621_p2;
wire   [13:0] empty_144_fu_4632_p2;
wire   [13:0] empty_145_fu_4643_p2;
wire   [13:0] empty_146_fu_4654_p2;
wire   [13:0] empty_147_fu_4665_p2;
wire   [13:0] empty_148_fu_4676_p2;
wire   [13:0] empty_149_fu_4687_p2;
wire   [13:0] empty_150_fu_4698_p2;
wire   [13:0] empty_151_fu_4709_p2;
wire   [13:0] empty_152_fu_4720_p2;
wire   [13:0] empty_153_fu_4731_p2;
wire   [13:0] empty_154_fu_4742_p2;
wire   [13:0] empty_155_fu_4753_p2;
wire   [13:0] empty_156_fu_4764_p2;
wire   [13:0] empty_157_fu_4775_p2;
wire   [13:0] empty_158_fu_4786_p2;
wire   [13:0] empty_159_fu_4797_p2;
wire   [13:0] empty_160_fu_4808_p2;
wire   [13:0] empty_161_fu_4819_p2;
wire   [13:0] empty_162_fu_4830_p2;
wire   [13:0] empty_163_fu_4841_p2;
wire   [13:0] empty_164_fu_4852_p2;
wire   [13:0] empty_165_fu_4863_p2;
wire   [13:0] empty_166_fu_4874_p2;
wire   [13:0] empty_167_fu_4885_p2;
wire   [13:0] empty_168_fu_4896_p2;
wire   [13:0] empty_169_fu_4907_p2;
wire   [13:0] empty_170_fu_4918_p2;
wire   [13:0] empty_171_fu_4929_p2;
wire   [13:0] empty_172_fu_4940_p2;
wire   [13:0] empty_173_fu_4951_p2;
wire   [13:0] empty_174_fu_4972_p2;
wire   [14:0] empty_175_fu_4983_p2;
wire   [14:0] empty_176_fu_4994_p2;
wire   [14:0] empty_177_fu_5004_p2;
wire   [14:0] empty_178_fu_5014_p2;
wire   [14:0] empty_179_fu_5024_p2;
wire   [14:0] empty_180_fu_5034_p2;
wire   [14:0] empty_181_fu_5044_p2;
wire   [14:0] empty_182_fu_5054_p2;
wire   [14:0] empty_183_fu_5064_p2;
wire   [14:0] empty_184_fu_5074_p2;
wire   [14:0] empty_185_fu_5084_p2;
wire   [14:0] empty_186_fu_5094_p2;
wire   [14:0] empty_187_fu_5104_p2;
wire   [14:0] empty_188_fu_5114_p2;
wire   [14:0] empty_189_fu_5124_p2;
wire   [14:0] empty_190_fu_5134_p2;
wire   [14:0] empty_191_fu_5144_p2;
wire   [14:0] empty_192_fu_5154_p2;
wire   [14:0] empty_193_fu_5164_p2;
wire   [14:0] empty_194_fu_5174_p2;
wire   [14:0] empty_195_fu_5184_p2;
wire   [14:0] empty_196_fu_5194_p2;
wire   [14:0] empty_197_fu_5204_p2;
wire   [14:0] empty_198_fu_5214_p2;
wire   [14:0] empty_199_fu_5224_p2;
wire   [14:0] empty_200_fu_5234_p2;
wire   [14:0] empty_201_fu_5244_p2;
wire   [14:0] empty_202_fu_5254_p2;
wire   [14:0] empty_203_fu_5264_p2;
wire   [14:0] empty_204_fu_5274_p2;
wire   [14:0] empty_205_fu_5284_p2;
wire   [14:0] empty_206_fu_5294_p2;
wire   [14:0] empty_207_fu_5304_p2;
wire   [14:0] empty_208_fu_5314_p2;
wire   [14:0] empty_209_fu_5324_p2;
wire   [14:0] empty_210_fu_5334_p2;
wire   [14:0] empty_211_fu_5344_p2;
wire   [14:0] empty_212_fu_5354_p2;
wire   [14:0] empty_213_fu_5364_p2;
wire   [14:0] empty_214_fu_5374_p2;
wire   [14:0] empty_215_fu_5384_p2;
wire   [9:0] empty_219_fu_5425_p2;
wire   [9:0] empty_220_fu_5446_p2;
wire   [9:0] empty_221_fu_5460_p2;
wire   [2:0] add_ln1254_fu_5477_p2;
wire   [0:0] icmp_ln1254_fu_5482_p2;
wire   [2:0] add_ln1254_1_fu_5488_p2;
wire   [2:0] select_ln1254_fu_5493_p3;
wire   [10:0] zext_ln1254_2_fu_5501_p1;
wire   [10:0] add_ln1254_2_fu_5505_p2;
wire   [13:0] zext_ln1254_4_fu_5538_p1;
wire   [13:0] add_ln1254_3_fu_5542_p2;
wire   [15:0] zext_ln1254_3_fu_5534_p1;
wire   [10:0] zext_ln1263_fu_5577_p1;
wire   [10:0] add_ln1263_1_fu_5581_p2;
wire   [14:0] tmp_18_fu_5595_p4;
wire   [10:0] zext_ln1265_fu_5621_p1;
wire   [10:0] add_ln1265_1_fu_5625_p2;
wire   [14:0] tmp_19_fu_5635_p4;
wire   [10:0] zext_ln1269_1_fu_5658_p1;
wire   [10:0] add_ln1269_1_fu_5662_p2;
wire   [31:0] xor_ln1269_fu_5689_p2;
wire   [9:0] add_ln1269_fu_5702_p2;
wire   [9:0] zext_ln1273_fu_5724_p1;
wire   [9:0] add_ln1273_1_fu_5728_p2;
wire   [14:0] tmp_20_fu_5745_p4;
wire   [0:0] icmp_ln1287_fu_5777_p2;
reg   [31:0] ap_return_preg;
reg   [148:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 149'd1;
#0 grp_verifyProof_23_fu_3198_ap_start_reg = 1'b0;
#0 grp_H3_2_fu_3237_ap_start_reg = 1'b0;
#0 grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg = 1'b0;
#0 grp_HashUpdate_2_1_fu_3273_ap_start_reg = 1'b0;
#0 grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg = 1'b0;
#0 grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg = 1'b0;
#0 grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg = 1'b0;
#0 grp_HashInit_fu_3328_ap_start_reg = 1'b0;
#0 grp_HashFinal_fu_3340_ap_start_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

verify_ctx_spongencg #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
ctx_sponge_state_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ctx_sponge_state_2_address0),
    .ce0(ctx_sponge_state_2_ce0),
    .we0(ctx_sponge_state_2_we0),
    .d0(ctx_sponge_state_2_d0),
    .q0(ctx_sponge_state_2_q0)
);

verify_view2s_outocq #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view2s_outputShare18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view2s_outputShare18_address0),
    .ce0(view2s_outputShare18_ce0),
    .we0(view2s_outputShare18_we0),
    .d0(view2s_outputShare_q0),
    .q0(view2s_outputShare18_q0),
    .address1(view2s_outputShare18_address1),
    .ce1(view2s_outputShare18_ce1),
    .we1(view2s_outputShare18_we1),
    .d1(view2s_outputShare_q1)
);

verify_data_assigpcA #(
    .DataWidth( 8 ),
    .AddressRange( 16425 ),
    .AddressWidth( 15 ))
data_assign_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_assign_2_address0),
    .ce0(data_assign_2_ce0),
    .we0(data_assign_2_we0),
    .d0(view2s_communicatedB_q0),
    .q0(data_assign_2_q0),
    .address1(data_assign_2_address1),
    .ce1(data_assign_2_ce1),
    .we1(data_assign_2_we1),
    .d1(view2s_communicatedB_q1)
);

verify_view2s_outocq #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view2s_inputShare93_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view2s_inputShare93_address0),
    .ce0(view2s_inputShare93_ce0),
    .we0(view2s_inputShare93_we0),
    .d0(view2s_inputShare_q0),
    .q0(view2s_inputShare93_q0),
    .address1(view2s_inputShare93_address1),
    .ce1(view2s_inputShare93_ce1),
    .we1(view2s_inputShare93_we1),
    .d1(view2s_inputShare_q1)
);

verify_ctx_spongencg #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
ctx_sponge_state_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ctx_sponge_state_address0),
    .ce0(ctx_sponge_state_ce0),
    .we0(ctx_sponge_state_we0),
    .d0(ctx_sponge_state_d0),
    .q0(ctx_sponge_state_q0)
);

verify_view2s_outocq #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view1s_outputShare85_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view1s_outputShare85_address0),
    .ce0(view1s_outputShare85_ce0),
    .we0(view1s_outputShare85_we0),
    .d0(view1s_outputShare_q0),
    .q0(view1s_outputShare85_q0),
    .address1(view1s_outputShare85_address1),
    .ce1(view1s_outputShare85_ce1),
    .we1(view1s_outputShare85_we1),
    .d1(view1s_outputShare_q1)
);

verify_data_assigpcA #(
    .DataWidth( 8 ),
    .AddressRange( 16425 ),
    .AddressWidth( 15 ))
data_assign_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_assign_1_address0),
    .ce0(data_assign_1_ce0),
    .we0(data_assign_1_we0),
    .d0(view1s_communicatedB_q0),
    .q0(data_assign_1_q0),
    .address1(data_assign_1_address1),
    .ce1(data_assign_1_ce1),
    .we1(data_assign_1_we1),
    .d1(view1s_communicatedB_q1)
);

verify_view2s_outocq #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view1s_inputShare1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view1s_inputShare1_address0),
    .ce0(view1s_inputShare1_ce0),
    .we0(view1s_inputShare1_we0),
    .d0(view1s_inputShare_q0),
    .q0(view1s_inputShare1_q0),
    .address1(view1s_inputShare1_address1),
    .ce1(view1s_inputShare1_ce1),
    .we1(view1s_inputShare1_we1),
    .d1(view1s_inputShare_q1)
);

verify_as_hashes #(
    .DataWidth( 8 ),
    .AddressRange( 21024 ),
    .AddressWidth( 15 ))
as_hashes_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(as_hashes_address0),
    .ce0(as_hashes_ce0),
    .we0(as_hashes_we0),
    .d0(as_hashes_d0),
    .q0(as_hashes_q0)
);

verify_computed_cvdy #(
    .DataWidth( 8 ),
    .AddressRange( 55 ),
    .AddressWidth( 6 ))
computed_challengebi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(computed_challengebi_address0),
    .ce0(computed_challengebi_ce0),
    .we0(computed_challengebi_we0),
    .d0(grp_H3_2_fu_3237_challengeBits_d0),
    .q0(computed_challengebi_q0)
);

verify_view3Slab #(
    .DataWidth( 32 ),
    .AddressRange( 3504 ),
    .AddressWidth( 12 ))
view3Slab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view3Slab_address0),
    .ce0(view3Slab_ce0),
    .we0(view3Slab_we0),
    .d0(view3Slab_d0),
    .q0(view3Slab_q0)
);

verify_tmp #(
    .DataWidth( 8 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_verifyProof_23_fu_3198_tmp_address0),
    .ce0(grp_verifyProof_23_fu_3198_tmp_ce0),
    .we0(grp_verifyProof_23_fu_3198_tmp_we0),
    .d0(grp_verifyProof_23_fu_3198_tmp_d0),
    .q0(tmp_q0)
);

verify_tape_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 498 ),
    .AddressWidth( 9 ))
tape_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_verifyProof_23_fu_3198_tape_0_tape_address0),
    .ce0(grp_verifyProof_23_fu_3198_tape_0_tape_ce0),
    .we0(grp_verifyProof_23_fu_3198_tape_0_tape_we0),
    .d0(grp_verifyProof_23_fu_3198_tape_0_tape_d0),
    .q0(tape_0_0_q0),
    .address1(grp_verifyProof_23_fu_3198_tape_0_tape_address1),
    .ce1(grp_verifyProof_23_fu_3198_tape_0_tape_ce1),
    .q1(tape_0_0_q1)
);

verify_view1s_inpwdI #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view1s_inputShare_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view1s_inputShare_address0),
    .ce0(view1s_inputShare_ce0),
    .we0(view1s_inputShare_we0),
    .d0(grp_verifyProof_23_fu_3198_view1_inputShare_d0),
    .q0(view1s_inputShare_q0),
    .address1(view1s_inputShare_address1),
    .ce1(view1s_inputShare_ce1),
    .q1(view1s_inputShare_q1)
);

verify_view1s_comxdS #(
    .DataWidth( 8 ),
    .AddressRange( 16425 ),
    .AddressWidth( 15 ))
view1s_communicatedB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view1s_communicatedB_address0),
    .ce0(view1s_communicatedB_ce0),
    .we0(view1s_communicatedB_we0),
    .d0(view1s_communicatedB_d0),
    .q0(view1s_communicatedB_q0),
    .address1(view1s_communicatedB_address1),
    .ce1(view1s_communicatedB_ce1),
    .q1(view1s_communicatedB_q1)
);

verify_view1s_inpwdI #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view1s_outputShare_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view1s_outputShare_address0),
    .ce0(view1s_outputShare_ce0),
    .we0(view1s_outputShare_we0),
    .d0(grp_verifyProof_23_fu_3198_view1_outputShare_d0),
    .q0(view1s_outputShare_q0),
    .address1(view1s_outputShare_address1),
    .ce1(view1s_outputShare_ce1),
    .q1(view1s_outputShare_q1)
);

verify_view1s_inpwdI #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view2s_inputShare_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view2s_inputShare_address0),
    .ce0(view2s_inputShare_ce0),
    .we0(view2s_inputShare_we0),
    .d0(grp_verifyProof_23_fu_3198_view2_inputShare_d0),
    .q0(view2s_inputShare_q0),
    .address1(view2s_inputShare_address1),
    .ce1(view2s_inputShare_ce1),
    .q1(view2s_inputShare_q1)
);

verify_view1s_comxdS #(
    .DataWidth( 8 ),
    .AddressRange( 16425 ),
    .AddressWidth( 15 ))
view2s_communicatedB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view2s_communicatedB_address0),
    .ce0(view2s_communicatedB_ce0),
    .we0(view2s_communicatedB_we0),
    .d0(grp_verifyProof_23_fu_3198_view2_communicatedBits_d0),
    .q0(view2s_communicatedB_q0),
    .address1(view2s_communicatedB_address1),
    .ce1(view2s_communicatedB_ce1),
    .q1(view2s_communicatedB_q1)
);

verify_view1s_inpwdI #(
    .DataWidth( 32 ),
    .AddressRange( 876 ),
    .AddressWidth( 10 ))
view2s_outputShare_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(view2s_outputShare_address0),
    .ce0(view2s_outputShare_ce0),
    .we0(view2s_outputShare_we0),
    .d0(grp_verifyProof_23_fu_3198_view2_outputShare_d0),
    .q0(view2s_outputShare_q0),
    .address1(view2s_outputShare_address1),
    .ce1(view2s_outputShare_ce1),
    .q1(view2s_outputShare_q1)
);

verifyProof_23 grp_verifyProof_23_fu_3198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_verifyProof_23_fu_3198_ap_start),
    .ap_done(grp_verifyProof_23_fu_3198_ap_done),
    .ap_idle(grp_verifyProof_23_fu_3198_ap_idle),
    .ap_ready(grp_verifyProof_23_fu_3198_ap_ready),
    .proof_0_seed1_address0(grp_verifyProof_23_fu_3198_proof_0_seed1_address0),
    .proof_0_seed1_ce0(grp_verifyProof_23_fu_3198_proof_0_seed1_ce0),
    .proof_0_seed1_q0(sig_0_proofs_seed1_q0),
    .proof_seed1_offset1(round_assign_reg_2992),
    .proof_0_seed2_address0(grp_verifyProof_23_fu_3198_proof_0_seed2_address0),
    .proof_0_seed2_ce0(grp_verifyProof_23_fu_3198_proof_0_seed2_ce0),
    .proof_0_seed2_q0(sig_0_proofs_seed2_q0),
    .proof_0_inputShare_address0(grp_verifyProof_23_fu_3198_proof_0_inputShare_address0),
    .proof_0_inputShare_ce0(grp_verifyProof_23_fu_3198_proof_0_inputShare_ce0),
    .proof_0_inputShare_q0(sig_0_proofs_inputS_q0),
    .proof_0_communicatedBits_address0(grp_verifyProof_23_fu_3198_proof_0_communicatedBits_address0),
    .proof_0_communicatedBits_ce0(grp_verifyProof_23_fu_3198_proof_0_communicatedBits_ce0),
    .proof_0_communicatedBits_q0(sig_0_proofs_commun_q0),
    .view1_inputShare_address0(grp_verifyProof_23_fu_3198_view1_inputShare_address0),
    .view1_inputShare_ce0(grp_verifyProof_23_fu_3198_view1_inputShare_ce0),
    .view1_inputShare_we0(grp_verifyProof_23_fu_3198_view1_inputShare_we0),
    .view1_inputShare_d0(grp_verifyProof_23_fu_3198_view1_inputShare_d0),
    .view1_inputShare_q0(view1s_inputShare_q0),
    .view1_communicatedBits_address0(grp_verifyProof_23_fu_3198_view1_communicatedBits_address0),
    .view1_communicatedBits_ce0(grp_verifyProof_23_fu_3198_view1_communicatedBits_ce0),
    .view1_communicatedBits_we0(grp_verifyProof_23_fu_3198_view1_communicatedBits_we0),
    .view1_communicatedBits_d0(grp_verifyProof_23_fu_3198_view1_communicatedBits_d0),
    .view1_communicatedBits_q0(view1s_communicatedB_q0),
    .view1_outputShare_address0(grp_verifyProof_23_fu_3198_view1_outputShare_address0),
    .view1_outputShare_ce0(grp_verifyProof_23_fu_3198_view1_outputShare_ce0),
    .view1_outputShare_we0(grp_verifyProof_23_fu_3198_view1_outputShare_we0),
    .view1_outputShare_d0(grp_verifyProof_23_fu_3198_view1_outputShare_d0),
    .view2_inputShare_address0(grp_verifyProof_23_fu_3198_view2_inputShare_address0),
    .view2_inputShare_ce0(grp_verifyProof_23_fu_3198_view2_inputShare_ce0),
    .view2_inputShare_we0(grp_verifyProof_23_fu_3198_view2_inputShare_we0),
    .view2_inputShare_d0(grp_verifyProof_23_fu_3198_view2_inputShare_d0),
    .view2_inputShare_q0(view2s_inputShare_q0),
    .view2_communicatedBits_address0(grp_verifyProof_23_fu_3198_view2_communicatedBits_address0),
    .view2_communicatedBits_ce0(grp_verifyProof_23_fu_3198_view2_communicatedBits_ce0),
    .view2_communicatedBits_we0(grp_verifyProof_23_fu_3198_view2_communicatedBits_we0),
    .view2_communicatedBits_d0(grp_verifyProof_23_fu_3198_view2_communicatedBits_d0),
    .view2_communicatedBits_q0(view2s_communicatedB_q0),
    .view2_outputShare_address0(grp_verifyProof_23_fu_3198_view2_outputShare_address0),
    .view2_outputShare_ce0(grp_verifyProof_23_fu_3198_view2_outputShare_ce0),
    .view2_outputShare_we0(grp_verifyProof_23_fu_3198_view2_outputShare_we0),
    .view2_outputShare_d0(grp_verifyProof_23_fu_3198_view2_outputShare_d0),
    .challenge(or_ln_reg_5835),
    .salt_0_address0(grp_verifyProof_23_fu_3198_salt_0_address0),
    .salt_0_ce0(grp_verifyProof_23_fu_3198_salt_0_ce0),
    .salt_0_q0(sig_0_salt_q0),
    .roundNumber(round_assign_reg_2992),
    .tmp_address0(grp_verifyProof_23_fu_3198_tmp_address0),
    .tmp_ce0(grp_verifyProof_23_fu_3198_tmp_ce0),
    .tmp_we0(grp_verifyProof_23_fu_3198_tmp_we0),
    .tmp_d0(grp_verifyProof_23_fu_3198_tmp_d0),
    .tmp_q0(tmp_q0),
    .plaintext_address0(grp_verifyProof_23_fu_3198_plaintext_address0),
    .plaintext_ce0(grp_verifyProof_23_fu_3198_plaintext_ce0),
    .plaintext_q0(plaintext_q0),
    .tape_0_tape_address0(grp_verifyProof_23_fu_3198_tape_0_tape_address0),
    .tape_0_tape_ce0(grp_verifyProof_23_fu_3198_tape_0_tape_ce0),
    .tape_0_tape_we0(grp_verifyProof_23_fu_3198_tape_0_tape_we0),
    .tape_0_tape_d0(grp_verifyProof_23_fu_3198_tape_0_tape_d0),
    .tape_0_tape_q0(tape_0_0_q0),
    .tape_0_tape_address1(grp_verifyProof_23_fu_3198_tape_0_tape_address1),
    .tape_0_tape_ce1(grp_verifyProof_23_fu_3198_tape_0_tape_ce1),
    .tape_0_tape_q1(tape_0_0_q1)
);

H3_2 grp_H3_2_fu_3237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_H3_2_fu_3237_ap_start),
    .ap_done(grp_H3_2_fu_3237_ap_done),
    .ap_idle(grp_H3_2_fu_3237_ap_idle),
    .ap_ready(grp_H3_2_fu_3237_ap_ready),
    .circuitOutput_address0(grp_H3_2_fu_3237_circuitOutput_address0),
    .circuitOutput_ce0(grp_H3_2_fu_3237_circuitOutput_ce0),
    .circuitOutput_q0(pubKey_q0),
    .plaintext_address0(grp_H3_2_fu_3237_plaintext_address0),
    .plaintext_ce0(grp_H3_2_fu_3237_plaintext_ce0),
    .plaintext_q0(plaintext_q0),
    .as_hashes_address0(grp_H3_2_fu_3237_as_hashes_address0),
    .as_hashes_ce0(grp_H3_2_fu_3237_as_hashes_ce0),
    .as_hashes_q0(as_hashes_q0),
    .challengeBits_address0(grp_H3_2_fu_3237_challengeBits_address0),
    .challengeBits_ce0(grp_H3_2_fu_3237_challengeBits_ce0),
    .challengeBits_we0(grp_H3_2_fu_3237_challengeBits_we0),
    .challengeBits_d0(grp_H3_2_fu_3237_challengeBits_d0),
    .challengeBits_q0(computed_challengebi_q0),
    .salt_0_address0(grp_H3_2_fu_3237_salt_0_address0),
    .salt_0_ce0(grp_H3_2_fu_3237_salt_0_ce0),
    .salt_0_q0(sig_0_salt_q0),
    .message_address0(grp_H3_2_fu_3237_message_address0),
    .message_ce0(grp_H3_2_fu_3237_message_ce0),
    .message_q0(message_q0),
    .messageByteLength(messageByteLength),
    .viewOutputs_address0(grp_H3_2_fu_3237_viewOutputs_address0),
    .viewOutputs_ce0(grp_H3_2_fu_3237_viewOutputs_ce0),
    .viewOutputs_q0(viewOutputs_q0)
);

KeccakWidth1600_Spon grp_KeccakWidth1600_Spon_fu_3258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakWidth1600_Spon_fu_3258_ap_start),
    .ap_done(grp_KeccakWidth1600_Spon_fu_3258_ap_done),
    .ap_idle(grp_KeccakWidth1600_Spon_fu_3258_ap_idle),
    .ap_ready(grp_KeccakWidth1600_Spon_fu_3258_ap_ready),
    .instance_state_address0(grp_KeccakWidth1600_Spon_fu_3258_instance_state_address0),
    .instance_state_ce0(grp_KeccakWidth1600_Spon_fu_3258_instance_state_ce0),
    .instance_state_we0(grp_KeccakWidth1600_Spon_fu_3258_instance_state_we0),
    .instance_state_d0(grp_KeccakWidth1600_Spon_fu_3258_instance_state_d0),
    .instance_state_q0(grp_KeccakWidth1600_Spon_fu_3258_instance_state_q0),
    .instance_byteIOIndex_read(reg_3369),
    .instance_squeezing_read(reg_3374),
    .data_address0(grp_KeccakWidth1600_Spon_fu_3258_data_address0),
    .data_ce0(grp_KeccakWidth1600_Spon_fu_3258_data_ce0),
    .data_we0(grp_KeccakWidth1600_Spon_fu_3258_data_we0),
    .data_d0(grp_KeccakWidth1600_Spon_fu_3258_data_d0),
    .data_offset(round_assign_reg_2992),
    .data_offset1(grp_KeccakWidth1600_Spon_fu_3258_data_offset1)
);

HashUpdate_2_1 grp_HashUpdate_2_1_fu_3273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HashUpdate_2_1_fu_3273_ap_start),
    .ap_done(grp_HashUpdate_2_1_fu_3273_ap_done),
    .ap_idle(grp_HashUpdate_2_1_fu_3273_ap_idle),
    .ap_ready(grp_HashUpdate_2_1_fu_3273_ap_ready),
    .ctx_sponge_state_address0(grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_address0),
    .ctx_sponge_state_ce0(grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_ce0),
    .ctx_sponge_state_we0(grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_we0),
    .ctx_sponge_state_d0(grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_d0),
    .ctx_sponge_state_q0(grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_q0),
    .ctx_sponge_byteIOInd(grp_HashUpdate_2_1_fu_3273_ctx_sponge_byteIOInd),
    .data_address0(grp_HashUpdate_2_1_fu_3273_data_address0),
    .data_ce0(grp_HashUpdate_2_1_fu_3273_data_ce0),
    .data_q0(grp_HashUpdate_2_1_fu_3273_data_q0),
    .data_offset(round_assign_reg_2992),
    .ap_return(grp_HashUpdate_2_1_fu_3273_ap_return)
);

KeccakWidth1600_Spon_6 grp_KeccakWidth1600_Spon_6_fu_3286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakWidth1600_Spon_6_fu_3286_ap_start),
    .ap_done(grp_KeccakWidth1600_Spon_6_fu_3286_ap_done),
    .ap_idle(grp_KeccakWidth1600_Spon_6_fu_3286_ap_idle),
    .ap_ready(grp_KeccakWidth1600_Spon_6_fu_3286_ap_ready),
    .instance_state_address0(grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_address0),
    .instance_state_ce0(grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_ce0),
    .instance_state_we0(grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_we0),
    .instance_state_d0(grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_d0),
    .instance_state_q0(grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_q0),
    .instance_byteIOIndex_read(reg_3358),
    .data_address0(grp_KeccakWidth1600_Spon_6_fu_3286_data_address0),
    .data_ce0(grp_KeccakWidth1600_Spon_6_fu_3286_data_ce0),
    .data_q0(as_hashes_q0),
    .data_offset(round_assign_reg_2992),
    .data_offset1(grp_KeccakWidth1600_Spon_6_fu_3286_data_offset1),
    .ap_return(grp_KeccakWidth1600_Spon_6_fu_3286_ap_return)
);

KeccakWidth1600_Spon_5 grp_KeccakWidth1600_Spon_5_fu_3300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakWidth1600_Spon_5_fu_3300_ap_start),
    .ap_done(grp_KeccakWidth1600_Spon_5_fu_3300_ap_done),
    .ap_idle(grp_KeccakWidth1600_Spon_5_fu_3300_ap_idle),
    .ap_ready(grp_KeccakWidth1600_Spon_5_fu_3300_ap_ready),
    .instance_state_address0(grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_address0),
    .instance_state_ce0(grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_ce0),
    .instance_state_we0(grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_we0),
    .instance_state_d0(grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_d0),
    .instance_state_q0(grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_q0),
    .instance_byteIOIndex_read(reg_3358),
    .data_0_address0(grp_KeccakWidth1600_Spon_5_fu_3300_data_0_address0),
    .data_0_ce0(grp_KeccakWidth1600_Spon_5_fu_3300_data_0_ce0),
    .data_0_q0(grp_KeccakWidth1600_Spon_5_fu_3300_data_0_q0),
    .data_offset1(round_assign_reg_2992),
    .ap_return(grp_KeccakWidth1600_Spon_5_fu_3300_ap_return)
);

KeccakWidth1600_Spon_11 grp_KeccakWidth1600_Spon_11_fu_3315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakWidth1600_Spon_11_fu_3315_ap_start),
    .ap_done(grp_KeccakWidth1600_Spon_11_fu_3315_ap_done),
    .ap_idle(grp_KeccakWidth1600_Spon_11_fu_3315_ap_idle),
    .ap_ready(grp_KeccakWidth1600_Spon_11_fu_3315_ap_ready),
    .instance_state_address0(grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_address0),
    .instance_state_ce0(grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_ce0),
    .instance_state_we0(grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_we0),
    .instance_state_d0(grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_d0),
    .instance_state_q0(grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_q0),
    .instance_byteIOIndex_read(reg_3384),
    .data_address0(grp_KeccakWidth1600_Spon_11_fu_3315_data_address0),
    .data_ce0(grp_KeccakWidth1600_Spon_11_fu_3315_data_ce0),
    .data_q0(grp_KeccakWidth1600_Spon_11_fu_3315_data_q0),
    .data_offset(round_assign_reg_2992),
    .ap_return(grp_KeccakWidth1600_Spon_11_fu_3315_ap_return)
);

HashInit grp_HashInit_fu_3328(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HashInit_fu_3328_ap_start),
    .ap_done(grp_HashInit_fu_3328_ap_done),
    .ap_idle(grp_HashInit_fu_3328_ap_idle),
    .ap_ready(grp_HashInit_fu_3328_ap_ready),
    .ctx_sponge_state_address0(grp_HashInit_fu_3328_ctx_sponge_state_address0),
    .ctx_sponge_state_ce0(grp_HashInit_fu_3328_ctx_sponge_state_ce0),
    .ctx_sponge_state_we0(grp_HashInit_fu_3328_ctx_sponge_state_we0),
    .ctx_sponge_state_d0(grp_HashInit_fu_3328_ctx_sponge_state_d0),
    .ctx_sponge_state_q0(grp_HashInit_fu_3328_ctx_sponge_state_q0),
    .hashPrefix(grp_HashInit_fu_3328_hashPrefix),
    .ap_return(grp_HashInit_fu_3328_ap_return)
);

HashFinal grp_HashFinal_fu_3340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HashFinal_fu_3340_ap_start),
    .ap_done(grp_HashFinal_fu_3340_ap_done),
    .ap_idle(grp_HashFinal_fu_3340_ap_idle),
    .ap_ready(grp_HashFinal_fu_3340_ap_ready),
    .ctx_sponge_state_address0(grp_HashFinal_fu_3340_ctx_sponge_state_address0),
    .ctx_sponge_state_ce0(grp_HashFinal_fu_3340_ctx_sponge_state_ce0),
    .ctx_sponge_state_we0(grp_HashFinal_fu_3340_ctx_sponge_state_we0),
    .ctx_sponge_state_d0(grp_HashFinal_fu_3340_ctx_sponge_state_d0),
    .ctx_sponge_state_q0(grp_HashFinal_fu_3340_ctx_sponge_state_q0),
    .ctx_sponge_byteIOInd(grp_HashFinal_fu_3340_ctx_sponge_byteIOInd),
    .ap_return_0(grp_HashFinal_fu_3340_ap_return_0),
    .ap_return_1(grp_HashFinal_fu_3340_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state148) & (icmp_ln1286_fu_5759_p2 == 1'd1))) begin
            ap_return_preg <= status_0_reg_3186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_H3_2_fu_3237_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1236_fu_3446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_H3_2_fu_3237_ap_start_reg <= 1'b1;
        end else if ((grp_H3_2_fu_3237_ap_ready == 1'b1)) begin
            grp_H3_2_fu_3237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HashFinal_fu_3340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state53))) begin
            grp_HashFinal_fu_3340_ap_start_reg <= 1'b1;
        end else if ((grp_HashFinal_fu_3340_ap_ready == 1'b1)) begin
            grp_HashFinal_fu_3340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HashInit_fu_3328_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state57) | ((1'b1 == ap_CS_fsm_state49) & (empty_134_reg_6756 == 1'd1)) | ((1'b1 == ap_CS_fsm_state115) & (empty_222_reg_7689 == 1'd1)))) begin
            grp_HashInit_fu_3328_ap_start_reg <= 1'b1;
        end else if ((grp_HashInit_fu_3328_ap_ready == 1'b1)) begin
            grp_HashInit_fu_3328_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HashUpdate_2_1_fu_3273_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61))) begin
            grp_HashUpdate_2_1_fu_3273_ap_start_reg <= 1'b1;
        end else if ((grp_HashUpdate_2_1_fu_3273_ap_ready == 1'b1)) begin
            grp_HashUpdate_2_1_fu_3273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state63))) begin
            grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakWidth1600_Spon_11_fu_3315_ap_ready == 1'b1)) begin
            grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state51))) begin
            grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakWidth1600_Spon_5_fu_3300_ap_ready == 1'b1)) begin
            grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state59))) begin
            grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakWidth1600_Spon_6_fu_3286_ap_ready == 1'b1)) begin
            grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state55))) begin
            grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakWidth1600_Spon_fu_3258_ap_ready == 1'b1)) begin
            grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_verifyProof_23_fu_3198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_verifyProof_23_fu_3198_ap_start_reg <= 1'b1;
        end else if ((grp_verifyProof_23_fu_3198_ap_ready == 1'b1)) begin
            grp_verifyProof_23_fu_3198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (empty_140_reg_6827 == 1'd1))) begin
        indvar103_reg_3095 <= 8'd0;
    end else if (((empty_216_fu_5400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state112))) begin
        indvar103_reg_3095 <= indvarinc104_fu_5394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state112) & (empty_216_fu_5400_p2 == 1'd1))) begin
        indvar182_reg_3106 <= 8'd0;
    end else if (((empty_222_reg_7689 == 1'd0) & (1'b1 == ap_CS_fsm_state115))) begin
        indvar182_reg_3106 <= indvarinc183_reg_7658;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (empty_128_fu_4427_p2 == 1'd1))) begin
        indvar87_reg_3061 <= 8'd0;
    end else if (((empty_134_reg_6756 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        indvar87_reg_3061 <= indvarinc88_reg_6725;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_52_reg_5894 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar8_reg_3050 <= 8'd0;
    end else if (((empty_128_fu_4427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        indvar8_reg_3050 <= indvarinc9_fu_4421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_140_reg_6827 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        indvar95_reg_3072 <= indvarinc96_reg_6796;
    end else if (((1'b1 == ap_CS_fsm_state70) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
        indvar95_reg_3072 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_52_reg_5894 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_reg_3027 <= indvarinc_reg_5863;
    end else if (((grp_verifyProof_23_fu_3198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_reg_3027 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state141) & (icmp_ln1264_fu_5609_p2 == 1'd1))) begin
        j_0_reg_3152 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        j_0_reg_3152 <= j_reg_7801;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        loop_0_reg_3117 <= loop_reg_7732;
    end else if (((1'b1 == ap_CS_fsm_state136) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
        loop_0_reg_3117 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state137) & (icmp_ln1253_fu_5522_p2 == 1'd1))) begin
        loop_1_reg_3128 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        loop_1_reg_3128 <= loop_22_reg_7755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln1262_fu_5565_p2 == 1'd1))) begin
        loop_2_reg_3140 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        loop_2_reg_3140 <= loop_23_reg_7773;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state143) & (icmp_ln1268_fu_5673_p2 == 1'd1))) begin
        loop_3_reg_3163 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state146)) begin
        loop_3_reg_3163 <= loop_24_reg_7819;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        loop_4_reg_3175 <= loop_21_reg_7837;
    end else if (((grp_H3_2_fu_3237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
        loop_4_reg_3175 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (empty_140_reg_6827 == 1'd1))) begin
        phi_mul15_reg_3083 <= 14'd0;
    end else if (((empty_216_fu_5400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state112))) begin
        phi_mul15_reg_3083 <= next_mul16_reg_7225;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state145) & (icmp_ln1272_fu_5712_p2 == 1'd1))) begin
        phi_mul17_reg_3016 <= add_ln1236_reg_5796;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul17_reg_3016 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_52_reg_5894 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        phi_mul_reg_3038 <= 14'd0;
    end else if (((empty_128_fu_4427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        phi_mul_reg_3038 <= next_mul_reg_6292;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state145) & (icmp_ln1272_fu_5712_p2 == 1'd1))) begin
        round_assign_reg_2992 <= i_reg_5824;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        round_assign_reg_2992 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        status_0_reg_3186 <= select_ln1287_fu_5783_p3;
    end else if (((grp_H3_2_fu_3237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
        status_0_reg_3186 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state145) & (icmp_ln1272_fu_5712_p2 == 1'd1))) begin
        view3Output_0_rec_reg_3004 <= add_ln1275_fu_5739_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        view3Output_0_rec_reg_3004 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln1236_reg_5796 <= add_ln1236_fu_3395_p2;
        i_reg_5824 <= i_fu_3452_p2;
        sub_ln1254_reg_5813 <= sub_ln1254_fu_3429_p2;
        zext_ln1254_1_reg_5806[9 : 2] <= zext_ln1254_1_fu_3425_p1[9 : 2];
        zext_ln1254_reg_5801[12 : 5] <= zext_ln1254_fu_3413_p1[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1253_fu_5522_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state137))) begin
        add_ln1254_4_reg_7742 <= add_ln1254_4_fu_5552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state137) & (icmp_ln1253_fu_5522_p2 == 1'd1))) begin
        add_ln1263_reg_7747 <= add_ln1263_fu_5557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln1262_fu_5565_p2 == 1'd1))) begin
        add_ln1265_reg_7765 <= add_ln1265_fu_5591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state143) & (icmp_ln1268_fu_5673_p2 == 1'd1))) begin
        add_ln1273_reg_7811 <= add_ln1273_fu_5685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_verifyProof_23_fu_3198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        challenge_reg_5850 <= challenge_fu_3554_p3;
        zext_ln1250_cast_reg_5858[1 : 0] <= zext_ln1250_cast_fu_3560_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        empty_130_reg_6736[9 : 2] <= empty_130_fu_4447_p1[9 : 2];
        empty_134_reg_6756 <= empty_134_fu_4467_p2;
        indvarinc88_reg_6725 <= indvarinc88_fu_4433_p2;
        tmp_2_reg_6730[9 : 2] <= tmp_2_fu_4439_p3[9 : 2];
        tmp_3_reg_6741[9 : 2] <= tmp_3_fu_4458_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        empty_136_reg_6807[9 : 2] <= empty_136_fu_4551_p1[9 : 2];
        empty_140_reg_6827 <= empty_140_fu_4571_p2;
        indvarinc96_reg_6796 <= indvarinc96_fu_4537_p2;
        tmp_10_reg_6801[9 : 2] <= tmp_10_fu_4543_p3[9 : 2];
        tmp_11_reg_6812[9 : 2] <= tmp_11_fu_4562_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        empty_218_reg_7669[9 : 2] <= empty_218_fu_5420_p1[9 : 2];
        empty_222_reg_7689 <= empty_222_fu_5440_p2;
        indvarinc183_reg_7658 <= indvarinc183_fu_5406_p2;
        tmp_14_reg_7663[9 : 2] <= tmp_14_fu_5412_p3[9 : 2];
        tmp_15_reg_7674[9 : 2] <= tmp_15_fu_5431_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_48_reg_5874[9 : 2] <= empty_48_fu_3578_p1[9 : 2];
        empty_52_reg_5894 <= empty_52_fu_3598_p2;
        indvarinc_reg_5863 <= indvarinc_fu_3564_p2;
        tmp_8_reg_5868[9 : 2] <= tmp_8_fu_3570_p3[9 : 2];
        tmp_9_reg_5879[9 : 2] <= tmp_9_fu_3589_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        j_reg_7801 <= j_fu_5679_p2;
        zext_ln1268_reg_7783[2 : 0] <= zext_ln1268_fu_5649_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        loop_21_reg_7837 <= loop_21_fu_5765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        loop_22_reg_7755 <= loop_22_fu_5571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        loop_23_reg_7773 <= loop_23_fu_5615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state145)) begin
        loop_24_reg_7819 <= loop_24_fu_5718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        loop_reg_7732 <= loop_fu_5528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        next_mul16_reg_7225 <= next_mul16_fu_4966_p2;
        p_cast59_reg_7235[14 : 0] <= p_cast59_fu_4989_p1[14 : 0];
        p_cast60_reg_7230[13 : 0] <= p_cast60_fu_4978_p1[13 : 0];
        phi_mul15_cast93_reg_7181[13 : 0] <= phi_mul15_cast93_fu_4962_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        next_mul_reg_6292 <= next_mul_fu_3993_p2;
        p_cast134_reg_6302[14 : 0] <= p_cast134_fu_4016_p1[14 : 0];
        p_cast135_reg_6297[13 : 0] <= p_cast135_fu_4005_p1[13 : 0];
        phi_mul_cast168_reg_6248[13 : 0] <= phi_mul_cast168_fu_3989_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln_reg_5835 <= or_ln_fu_3525_p3;
        trunc_ln386_2_reg_5840 <= trunc_ln386_2_fu_3540_p1;
        trunc_ln54_1_reg_5845 <= trunc_ln54_1_fu_3550_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_cast100_reg_6642[14 : 0] <= p_cast100_fu_4356_p1[14 : 0];
        p_cast101_reg_6637[14 : 0] <= p_cast101_fu_4346_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_cast102_reg_6622[14 : 0] <= p_cast102_fu_4336_p1[14 : 0];
        p_cast103_reg_6617[14 : 0] <= p_cast103_fu_4326_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_cast104_reg_6602[14 : 0] <= p_cast104_fu_4316_p1[14 : 0];
        p_cast105_reg_6597[14 : 0] <= p_cast105_fu_4306_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_cast106_reg_6582[14 : 0] <= p_cast106_fu_4296_p1[14 : 0];
        p_cast107_reg_6577[14 : 0] <= p_cast107_fu_4286_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        p_cast108_reg_6562[14 : 0] <= p_cast108_fu_4276_p1[14 : 0];
        p_cast109_reg_6557[14 : 0] <= p_cast109_fu_4266_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        p_cast110_reg_6542[14 : 0] <= p_cast110_fu_4256_p1[14 : 0];
        p_cast111_reg_6537[14 : 0] <= p_cast111_fu_4246_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p_cast112_reg_6522[14 : 0] <= p_cast112_fu_4236_p1[14 : 0];
        p_cast113_reg_6517[14 : 0] <= p_cast113_fu_4226_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        p_cast114_reg_6502[14 : 0] <= p_cast114_fu_4216_p1[14 : 0];
        p_cast115_reg_6497[14 : 0] <= p_cast115_fu_4206_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_cast116_reg_6482[14 : 0] <= p_cast116_fu_4196_p1[14 : 0];
        p_cast117_reg_6477[14 : 0] <= p_cast117_fu_4186_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_cast118_reg_6462[14 : 0] <= p_cast118_fu_4176_p1[14 : 0];
        p_cast119_reg_6457[14 : 0] <= p_cast119_fu_4166_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        p_cast120_reg_6442[14 : 0] <= p_cast120_fu_4156_p1[14 : 0];
        p_cast121_reg_6437[14 : 0] <= p_cast121_fu_4146_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_cast122_reg_6422[14 : 0] <= p_cast122_fu_4136_p1[14 : 0];
        p_cast123_reg_6417[14 : 0] <= p_cast123_fu_4126_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        p_cast124_reg_6402[14 : 0] <= p_cast124_fu_4116_p1[14 : 0];
        p_cast125_reg_6397[14 : 0] <= p_cast125_fu_4106_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_cast126_reg_6382[14 : 0] <= p_cast126_fu_4096_p1[14 : 0];
        p_cast127_reg_6377[14 : 0] <= p_cast127_fu_4086_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_cast128_reg_6362[14 : 0] <= p_cast128_fu_4076_p1[14 : 0];
        p_cast129_reg_6357[14 : 0] <= p_cast129_fu_4066_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_cast130_reg_6342[14 : 0] <= p_cast130_fu_4056_p1[14 : 0];
        p_cast131_reg_6337[14 : 0] <= p_cast131_fu_4046_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_cast132_reg_6322[14 : 0] <= p_cast132_fu_4036_p1[14 : 0];
        p_cast133_reg_6317[14 : 0] <= p_cast133_fu_4026_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_cast136_reg_6233[13 : 0] <= p_cast136_fu_3984_p1[13 : 0];
        p_cast137_reg_6228[13 : 0] <= p_cast137_fu_3973_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_cast138_reg_6213[13 : 0] <= p_cast138_fu_3962_p1[13 : 0];
        p_cast139_reg_6208[13 : 0] <= p_cast139_fu_3951_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_cast140_reg_6193[13 : 0] <= p_cast140_fu_3940_p1[13 : 0];
        p_cast141_reg_6188[13 : 0] <= p_cast141_fu_3929_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_cast142_reg_6173[13 : 0] <= p_cast142_fu_3918_p1[13 : 0];
        p_cast143_reg_6168[13 : 0] <= p_cast143_fu_3907_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_cast144_reg_6153[13 : 0] <= p_cast144_fu_3896_p1[13 : 0];
        p_cast145_reg_6148[13 : 0] <= p_cast145_fu_3885_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_cast146_reg_6133[13 : 0] <= p_cast146_fu_3874_p1[13 : 0];
        p_cast147_reg_6128[13 : 0] <= p_cast147_fu_3863_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_cast148_reg_6113[13 : 0] <= p_cast148_fu_3852_p1[13 : 0];
        p_cast149_reg_6108[13 : 0] <= p_cast149_fu_3841_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_cast150_reg_6093[13 : 0] <= p_cast150_fu_3830_p1[13 : 0];
        p_cast151_reg_6088[13 : 0] <= p_cast151_fu_3819_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_cast152_reg_6073[13 : 0] <= p_cast152_fu_3808_p1[13 : 0];
        p_cast153_reg_6068[13 : 0] <= p_cast153_fu_3797_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_cast154_reg_6053[13 : 0] <= p_cast154_fu_3786_p1[13 : 0];
        p_cast155_reg_6048[13 : 0] <= p_cast155_fu_3775_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_cast156_reg_6033[13 : 0] <= p_cast156_fu_3764_p1[13 : 0];
        p_cast157_reg_6028[13 : 0] <= p_cast157_fu_3753_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_cast158_reg_6013[13 : 0] <= p_cast158_fu_3742_p1[13 : 0];
        p_cast159_reg_6008[13 : 0] <= p_cast159_fu_3731_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_cast160_reg_5993[13 : 0] <= p_cast160_fu_3720_p1[13 : 0];
        p_cast161_reg_5988[13 : 0] <= p_cast161_fu_3709_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_cast162_reg_5973[13 : 0] <= p_cast162_fu_3698_p1[13 : 0];
        p_cast163_reg_5968[13 : 0] <= p_cast163_fu_3687_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_cast164_reg_5953[13 : 0] <= p_cast164_fu_3676_p1[13 : 0];
        p_cast165_reg_5948[13 : 0] <= p_cast165_fu_3665_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_cast166_reg_5933[13 : 0] <= p_cast166_fu_3654_p1[13 : 0];
        p_cast167_reg_5928[13 : 0] <= p_cast167_fu_3643_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        p_cast20_reg_7630[14 : 0] <= p_cast20_fu_5379_p1[14 : 0];
        p_cast_reg_7635[14 : 0] <= p_cast_fu_5389_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        p_cast21_reg_7615[14 : 0] <= p_cast21_fu_5369_p1[14 : 0];
        p_cast22_reg_7610[14 : 0] <= p_cast22_fu_5359_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        p_cast23_reg_7595[14 : 0] <= p_cast23_fu_5349_p1[14 : 0];
        p_cast24_reg_7590[14 : 0] <= p_cast24_fu_5339_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        p_cast25_reg_7575[14 : 0] <= p_cast25_fu_5329_p1[14 : 0];
        p_cast26_reg_7570[14 : 0] <= p_cast26_fu_5319_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        p_cast27_reg_7555[14 : 0] <= p_cast27_fu_5309_p1[14 : 0];
        p_cast28_reg_7550[14 : 0] <= p_cast28_fu_5299_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state106)) begin
        p_cast29_reg_7535[14 : 0] <= p_cast29_fu_5289_p1[14 : 0];
        p_cast30_reg_7530[14 : 0] <= p_cast30_fu_5279_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        p_cast31_reg_7515[14 : 0] <= p_cast31_fu_5269_p1[14 : 0];
        p_cast32_reg_7510[14 : 0] <= p_cast32_fu_5259_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        p_cast33_reg_7495[14 : 0] <= p_cast33_fu_5249_p1[14 : 0];
        p_cast34_reg_7490[14 : 0] <= p_cast34_fu_5239_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        p_cast35_reg_7475[14 : 0] <= p_cast35_fu_5229_p1[14 : 0];
        p_cast36_reg_7470[14 : 0] <= p_cast36_fu_5219_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        p_cast37_reg_7455[14 : 0] <= p_cast37_fu_5209_p1[14 : 0];
        p_cast38_reg_7450[14 : 0] <= p_cast38_fu_5199_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        p_cast39_reg_7435[14 : 0] <= p_cast39_fu_5189_p1[14 : 0];
        p_cast40_reg_7430[14 : 0] <= p_cast40_fu_5179_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        p_cast41_reg_7415[14 : 0] <= p_cast41_fu_5169_p1[14 : 0];
        p_cast42_reg_7410[14 : 0] <= p_cast42_fu_5159_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        p_cast43_reg_7395[14 : 0] <= p_cast43_fu_5149_p1[14 : 0];
        p_cast44_reg_7390[14 : 0] <= p_cast44_fu_5139_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        p_cast45_reg_7375[14 : 0] <= p_cast45_fu_5129_p1[14 : 0];
        p_cast46_reg_7370[14 : 0] <= p_cast46_fu_5119_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        p_cast47_reg_7355[14 : 0] <= p_cast47_fu_5109_p1[14 : 0];
        p_cast48_reg_7350[14 : 0] <= p_cast48_fu_5099_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        p_cast49_reg_7335[14 : 0] <= p_cast49_fu_5089_p1[14 : 0];
        p_cast50_reg_7330[14 : 0] <= p_cast50_fu_5079_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        p_cast51_reg_7315[14 : 0] <= p_cast51_fu_5069_p1[14 : 0];
        p_cast52_reg_7310[14 : 0] <= p_cast52_fu_5059_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        p_cast53_reg_7295[14 : 0] <= p_cast53_fu_5049_p1[14 : 0];
        p_cast54_reg_7290[14 : 0] <= p_cast54_fu_5039_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        p_cast55_reg_7275[14 : 0] <= p_cast55_fu_5029_p1[14 : 0];
        p_cast56_reg_7270[14 : 0] <= p_cast56_fu_5019_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        p_cast57_reg_7255[14 : 0] <= p_cast57_fu_5009_p1[14 : 0];
        p_cast58_reg_7250[14 : 0] <= p_cast58_fu_4999_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        p_cast61_reg_7166[13 : 0] <= p_cast61_fu_4957_p1[13 : 0];
        p_cast62_reg_7161[13 : 0] <= p_cast62_fu_4946_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        p_cast63_reg_7146[13 : 0] <= p_cast63_fu_4935_p1[13 : 0];
        p_cast64_reg_7141[13 : 0] <= p_cast64_fu_4924_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        p_cast65_reg_7126[13 : 0] <= p_cast65_fu_4913_p1[13 : 0];
        p_cast66_reg_7121[13 : 0] <= p_cast66_fu_4902_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        p_cast67_reg_7106[13 : 0] <= p_cast67_fu_4891_p1[13 : 0];
        p_cast68_reg_7101[13 : 0] <= p_cast68_fu_4880_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        p_cast69_reg_7086[13 : 0] <= p_cast69_fu_4869_p1[13 : 0];
        p_cast70_reg_7081[13 : 0] <= p_cast70_fu_4858_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        p_cast71_reg_7066[13 : 0] <= p_cast71_fu_4847_p1[13 : 0];
        p_cast72_reg_7061[13 : 0] <= p_cast72_fu_4836_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        p_cast73_reg_7046[13 : 0] <= p_cast73_fu_4825_p1[13 : 0];
        p_cast74_reg_7041[13 : 0] <= p_cast74_fu_4814_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        p_cast75_reg_7026[13 : 0] <= p_cast75_fu_4803_p1[13 : 0];
        p_cast76_reg_7021[13 : 0] <= p_cast76_fu_4792_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        p_cast77_reg_7006[13 : 0] <= p_cast77_fu_4781_p1[13 : 0];
        p_cast78_reg_7001[13 : 0] <= p_cast78_fu_4770_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        p_cast79_reg_6986[13 : 0] <= p_cast79_fu_4759_p1[13 : 0];
        p_cast80_reg_6981[13 : 0] <= p_cast80_fu_4748_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        p_cast81_reg_6966[13 : 0] <= p_cast81_fu_4737_p1[13 : 0];
        p_cast82_reg_6961[13 : 0] <= p_cast82_fu_4726_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        p_cast83_reg_6946[13 : 0] <= p_cast83_fu_4715_p1[13 : 0];
        p_cast84_reg_6941[13 : 0] <= p_cast84_fu_4704_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        p_cast85_reg_6926[13 : 0] <= p_cast85_fu_4693_p1[13 : 0];
        p_cast86_reg_6921[13 : 0] <= p_cast86_fu_4682_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        p_cast87_reg_6906[13 : 0] <= p_cast87_fu_4671_p1[13 : 0];
        p_cast88_reg_6901[13 : 0] <= p_cast88_fu_4660_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        p_cast89_reg_6886[13 : 0] <= p_cast89_fu_4649_p1[13 : 0];
        p_cast90_reg_6881[13 : 0] <= p_cast90_fu_4638_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        p_cast91_reg_6866[13 : 0] <= p_cast91_fu_4627_p1[13 : 0];
        p_cast92_reg_6861[13 : 0] <= p_cast92_fu_4616_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_cast94_reg_6702[14 : 0] <= p_cast94_fu_4416_p1[14 : 0];
        p_cast95_reg_6697[14 : 0] <= p_cast95_fu_4406_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_cast96_reg_6682[14 : 0] <= p_cast96_fu_4396_p1[14 : 0];
        p_cast97_reg_6677[14 : 0] <= p_cast97_fu_4386_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        p_cast98_reg_6662[14 : 0] <= p_cast98_fu_4376_p1[14 : 0];
        p_cast99_reg_6657[14 : 0] <= p_cast99_fu_4366_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        phi_mul15_cast_reg_6851[13 : 0] <= phi_mul15_cast_fu_4605_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        phi_mul_cast_reg_5918[13 : 0] <= phi_mul_cast_fu_3632_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state124)) | ((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state116)) | ((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58)) | ((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50)))) begin
        reg_3358 <= grp_HashInit_fu_3328_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_KeccakWidth1600_Spon_5_fu_3300_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state118)) | ((grp_KeccakWidth1600_Spon_5_fu_3300_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52)))) begin
        reg_3364 <= grp_KeccakWidth1600_Spon_5_fu_3300_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state134)) | ((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state120)) | ((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68)) | ((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54)))) begin
        reg_3369 <= grp_HashFinal_fu_3340_ap_return_0;
        reg_3374 <= grp_HashFinal_fu_3340_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_KeccakWidth1600_Spon_6_fu_3286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state126)) | ((grp_KeccakWidth1600_Spon_6_fu_3286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60)))) begin
        reg_3379 <= grp_KeccakWidth1600_Spon_6_fu_3286_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state132)) | ((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)) | ((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66)) | ((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62)))) begin
        reg_3384 <= grp_HashUpdate_2_1_fu_3273_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_KeccakWidth1600_Spon_11_fu_3315_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state130)) | ((grp_KeccakWidth1600_Spon_11_fu_3315_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64)))) begin
        reg_3390 <= grp_KeccakWidth1600_Spon_11_fu_3315_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
        select_ln1251_reg_6786 <= select_ln1251_fu_4525_p3;
        zext_ln1251_1_cast_reg_6791[2 : 0] <= zext_ln1251_1_cast_fu_4533_p1[2 : 0];
        zext_ln1251_reg_6780[1 : 0] <= zext_ln1251_fu_4501_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_12_reg_6831[9 : 2] <= tmp_12_fu_4582_p3[9 : 2];
        tmp_13_reg_6836[9 : 2] <= tmp_13_fu_4596_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        tmp_16_reg_7693[9 : 2] <= tmp_16_fu_5451_p3[9 : 2];
        tmp_17_reg_7698[9 : 2] <= tmp_17_fu_5465_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_1_reg_5903[9 : 2] <= tmp_1_fu_3623_p3[9 : 2];
        tmp_s_reg_5898[9 : 2] <= tmp_s_fu_3609_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state136) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
        tmp_25_cast_reg_7719[15 : 5] <= tmp_25_cast_fu_5510_p3[15 : 5];
        zext_ln1253_reg_7724[2 : 0] <= zext_ln1253_fu_5518_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_6_reg_6760[9 : 2] <= tmp_6_fu_4478_p3[9 : 2];
        tmp_7_reg_6765[9 : 2] <= tmp_7_fu_4492_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state115) & (empty_222_reg_7689 == 1'd1))) begin
        trunc_ln81_reg_7713 <= trunc_ln81_fu_5474_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state148) & (icmp_ln1286_fu_5759_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state148) & (icmp_ln1286_fu_5759_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state148) & (icmp_ln1286_fu_5759_p2 == 1'd1))) begin
        ap_return = status_0_reg_3186;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        as_hashes_address0 = zext_ln1254_6_fu_5561_p1;
    end else if (((1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state60))) begin
        as_hashes_address0 = grp_KeccakWidth1600_Spon_6_fu_3286_data_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state70))) begin
        as_hashes_address0 = grp_KeccakWidth1600_Spon_fu_3258_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        as_hashes_address0 = grp_H3_2_fu_3237_as_hashes_address0;
    end else begin
        as_hashes_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        as_hashes_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state60))) begin
        as_hashes_ce0 = grp_KeccakWidth1600_Spon_6_fu_3286_data_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state70))) begin
        as_hashes_ce0 = grp_KeccakWidth1600_Spon_fu_3258_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        as_hashes_ce0 = grp_H3_2_fu_3237_as_hashes_ce0;
    end else begin
        as_hashes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        as_hashes_d0 = sig_0_proofs_view3C_q0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state70))) begin
        as_hashes_d0 = grp_KeccakWidth1600_Spon_fu_3258_data_d0;
    end else begin
        as_hashes_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        as_hashes_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state70))) begin
        as_hashes_we0 = grp_KeccakWidth1600_Spon_fu_3258_data_we0;
    end else begin
        as_hashes_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        computed_challengebi_address0 = zext_ln1287_fu_5771_p1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        computed_challengebi_address0 = grp_H3_2_fu_3237_challengeBits_address0;
    end else begin
        computed_challengebi_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        computed_challengebi_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        computed_challengebi_ce0 = grp_H3_2_fu_3237_challengeBits_ce0;
    end else begin
        computed_challengebi_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        computed_challengebi_we0 = grp_H3_2_fu_3237_challengeBits_we0;
    end else begin
        computed_challengebi_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state120))) begin
        ctx_sponge_state_2_address0 = grp_HashFinal_fu_3340_ctx_sponge_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state116))) begin
        ctx_sponge_state_2_address0 = grp_HashInit_fu_3328_ctx_sponge_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        ctx_sponge_state_2_address0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        ctx_sponge_state_2_address0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        ctx_sponge_state_2_address0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state128))) begin
        ctx_sponge_state_2_address0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        ctx_sponge_state_2_address0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_address0;
    end else begin
        ctx_sponge_state_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state120))) begin
        ctx_sponge_state_2_ce0 = grp_HashFinal_fu_3340_ctx_sponge_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state116))) begin
        ctx_sponge_state_2_ce0 = grp_HashInit_fu_3328_ctx_sponge_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        ctx_sponge_state_2_ce0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        ctx_sponge_state_2_ce0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        ctx_sponge_state_2_ce0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state128))) begin
        ctx_sponge_state_2_ce0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        ctx_sponge_state_2_ce0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_ce0;
    end else begin
        ctx_sponge_state_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state120))) begin
        ctx_sponge_state_2_d0 = grp_HashFinal_fu_3340_ctx_sponge_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state116))) begin
        ctx_sponge_state_2_d0 = grp_HashInit_fu_3328_ctx_sponge_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        ctx_sponge_state_2_d0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        ctx_sponge_state_2_d0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        ctx_sponge_state_2_d0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state128))) begin
        ctx_sponge_state_2_d0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        ctx_sponge_state_2_d0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_d0;
    end else begin
        ctx_sponge_state_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state120))) begin
        ctx_sponge_state_2_we0 = grp_HashFinal_fu_3340_ctx_sponge_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state116))) begin
        ctx_sponge_state_2_we0 = grp_HashInit_fu_3328_ctx_sponge_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        ctx_sponge_state_2_we0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        ctx_sponge_state_2_we0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        ctx_sponge_state_2_we0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state128))) begin
        ctx_sponge_state_2_we0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        ctx_sponge_state_2_we0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_we0;
    end else begin
        ctx_sponge_state_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state54))) begin
        ctx_sponge_state_address0 = grp_HashFinal_fu_3340_ctx_sponge_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        ctx_sponge_state_address0 = grp_HashInit_fu_3328_ctx_sponge_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ctx_sponge_state_address0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ctx_sponge_state_address0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        ctx_sponge_state_address0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62))) begin
        ctx_sponge_state_address0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_address0;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        ctx_sponge_state_address0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_address0;
    end else begin
        ctx_sponge_state_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state54))) begin
        ctx_sponge_state_ce0 = grp_HashFinal_fu_3340_ctx_sponge_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        ctx_sponge_state_ce0 = grp_HashInit_fu_3328_ctx_sponge_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ctx_sponge_state_ce0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ctx_sponge_state_ce0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        ctx_sponge_state_ce0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62))) begin
        ctx_sponge_state_ce0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_ce0;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        ctx_sponge_state_ce0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_ce0;
    end else begin
        ctx_sponge_state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state54))) begin
        ctx_sponge_state_d0 = grp_HashFinal_fu_3340_ctx_sponge_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        ctx_sponge_state_d0 = grp_HashInit_fu_3328_ctx_sponge_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ctx_sponge_state_d0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ctx_sponge_state_d0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        ctx_sponge_state_d0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62))) begin
        ctx_sponge_state_d0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_d0;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        ctx_sponge_state_d0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_d0;
    end else begin
        ctx_sponge_state_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state54))) begin
        ctx_sponge_state_we0 = grp_HashFinal_fu_3340_ctx_sponge_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        ctx_sponge_state_we0 = grp_HashInit_fu_3328_ctx_sponge_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ctx_sponge_state_we0 = grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ctx_sponge_state_we0 = grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        ctx_sponge_state_we0 = grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62))) begin
        ctx_sponge_state_we0 = grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_we0;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        ctx_sponge_state_we0 = grp_KeccakWidth1600_Spon_fu_3258_instance_state_we0;
    end else begin
        ctx_sponge_state_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        data_assign_1_address0 = p_cast94_reg_6702;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        data_assign_1_address0 = p_cast96_reg_6682;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        data_assign_1_address0 = p_cast98_reg_6662;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_assign_1_address0 = p_cast100_reg_6642;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        data_assign_1_address0 = p_cast102_reg_6622;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        data_assign_1_address0 = p_cast104_reg_6602;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        data_assign_1_address0 = p_cast106_reg_6582;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        data_assign_1_address0 = p_cast108_reg_6562;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        data_assign_1_address0 = p_cast110_reg_6542;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        data_assign_1_address0 = p_cast112_reg_6522;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        data_assign_1_address0 = p_cast114_reg_6502;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        data_assign_1_address0 = p_cast116_reg_6482;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        data_assign_1_address0 = p_cast118_reg_6462;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_assign_1_address0 = p_cast120_reg_6442;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        data_assign_1_address0 = p_cast122_reg_6422;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_assign_1_address0 = p_cast124_reg_6402;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        data_assign_1_address0 = p_cast126_reg_6382;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        data_assign_1_address0 = p_cast128_reg_6362;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        data_assign_1_address0 = p_cast130_reg_6342;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_assign_1_address0 = p_cast132_reg_6322;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        data_assign_1_address0 = p_cast134_reg_6302;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_assign_1_address0 = p_cast136_reg_6233;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_assign_1_address0 = p_cast138_reg_6213;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_assign_1_address0 = p_cast140_reg_6193;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        data_assign_1_address0 = p_cast142_reg_6173;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_assign_1_address0 = p_cast144_reg_6153;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_assign_1_address0 = p_cast146_reg_6133;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_assign_1_address0 = p_cast148_reg_6113;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_assign_1_address0 = p_cast150_reg_6093;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_assign_1_address0 = p_cast152_reg_6073;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_assign_1_address0 = p_cast154_reg_6053;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_assign_1_address0 = p_cast156_reg_6033;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_assign_1_address0 = p_cast158_reg_6013;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_assign_1_address0 = p_cast160_reg_5993;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_assign_1_address0 = p_cast162_reg_5973;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_assign_1_address0 = p_cast164_reg_5953;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_assign_1_address0 = p_cast167_reg_5928;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_assign_1_address0 = phi_mul_cast_reg_5918;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        data_assign_1_address0 = grp_KeccakWidth1600_Spon_11_fu_3315_data_address0;
    end else begin
        data_assign_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        data_assign_1_address1 = p_cast95_reg_6697;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        data_assign_1_address1 = p_cast97_reg_6677;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        data_assign_1_address1 = p_cast99_reg_6657;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_assign_1_address1 = p_cast101_reg_6637;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        data_assign_1_address1 = p_cast103_reg_6617;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        data_assign_1_address1 = p_cast105_reg_6597;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        data_assign_1_address1 = p_cast107_reg_6577;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        data_assign_1_address1 = p_cast109_reg_6557;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        data_assign_1_address1 = p_cast111_reg_6537;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        data_assign_1_address1 = p_cast113_reg_6517;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        data_assign_1_address1 = p_cast115_reg_6497;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        data_assign_1_address1 = p_cast117_reg_6477;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        data_assign_1_address1 = p_cast119_reg_6457;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_assign_1_address1 = p_cast121_reg_6437;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        data_assign_1_address1 = p_cast123_reg_6417;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_assign_1_address1 = p_cast125_reg_6397;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        data_assign_1_address1 = p_cast127_reg_6377;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        data_assign_1_address1 = p_cast129_reg_6357;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        data_assign_1_address1 = p_cast131_reg_6337;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_assign_1_address1 = p_cast133_reg_6317;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        data_assign_1_address1 = p_cast135_reg_6297;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_assign_1_address1 = p_cast137_reg_6228;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_assign_1_address1 = p_cast139_reg_6208;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_assign_1_address1 = p_cast141_reg_6188;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        data_assign_1_address1 = p_cast143_reg_6168;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_assign_1_address1 = p_cast145_reg_6148;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_assign_1_address1 = p_cast147_reg_6128;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_assign_1_address1 = p_cast149_reg_6108;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_assign_1_address1 = p_cast151_reg_6088;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_assign_1_address1 = p_cast153_reg_6068;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_assign_1_address1 = p_cast155_reg_6048;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_assign_1_address1 = p_cast157_reg_6028;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_assign_1_address1 = p_cast159_reg_6008;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_assign_1_address1 = p_cast161_reg_5988;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_assign_1_address1 = p_cast163_reg_5968;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_assign_1_address1 = p_cast165_reg_5948;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_assign_1_address1 = p_cast166_reg_5933;
    end else begin
        data_assign_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        data_assign_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        data_assign_1_ce0 = grp_KeccakWidth1600_Spon_11_fu_3315_data_ce0;
    end else begin
        data_assign_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        data_assign_1_ce1 = 1'b1;
    end else begin
        data_assign_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        data_assign_1_we0 = 1'b1;
    end else begin
        data_assign_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        data_assign_1_we1 = 1'b1;
    end else begin
        data_assign_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        data_assign_2_address0 = p_cast_reg_7635;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        data_assign_2_address0 = p_cast21_reg_7615;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        data_assign_2_address0 = p_cast23_reg_7595;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        data_assign_2_address0 = p_cast25_reg_7575;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        data_assign_2_address0 = p_cast27_reg_7555;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        data_assign_2_address0 = p_cast29_reg_7535;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        data_assign_2_address0 = p_cast31_reg_7515;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        data_assign_2_address0 = p_cast33_reg_7495;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        data_assign_2_address0 = p_cast35_reg_7475;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        data_assign_2_address0 = p_cast37_reg_7455;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        data_assign_2_address0 = p_cast39_reg_7435;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        data_assign_2_address0 = p_cast41_reg_7415;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        data_assign_2_address0 = p_cast43_reg_7395;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        data_assign_2_address0 = p_cast45_reg_7375;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        data_assign_2_address0 = p_cast47_reg_7355;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        data_assign_2_address0 = p_cast49_reg_7335;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        data_assign_2_address0 = p_cast51_reg_7315;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        data_assign_2_address0 = p_cast53_reg_7295;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        data_assign_2_address0 = p_cast55_reg_7275;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_assign_2_address0 = p_cast57_reg_7255;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        data_assign_2_address0 = p_cast59_reg_7235;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        data_assign_2_address0 = p_cast61_reg_7166;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        data_assign_2_address0 = p_cast63_reg_7146;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        data_assign_2_address0 = p_cast65_reg_7126;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        data_assign_2_address0 = p_cast67_reg_7106;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        data_assign_2_address0 = p_cast69_reg_7086;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        data_assign_2_address0 = p_cast71_reg_7066;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        data_assign_2_address0 = p_cast73_reg_7046;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        data_assign_2_address0 = p_cast75_reg_7026;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        data_assign_2_address0 = p_cast77_reg_7006;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        data_assign_2_address0 = p_cast79_reg_6986;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        data_assign_2_address0 = p_cast81_reg_6966;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        data_assign_2_address0 = p_cast83_reg_6946;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        data_assign_2_address0 = p_cast85_reg_6926;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        data_assign_2_address0 = p_cast87_reg_6906;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        data_assign_2_address0 = p_cast89_reg_6886;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        data_assign_2_address0 = p_cast92_reg_6861;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        data_assign_2_address0 = phi_mul15_cast_reg_6851;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        data_assign_2_address0 = grp_KeccakWidth1600_Spon_11_fu_3315_data_address0;
    end else begin
        data_assign_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        data_assign_2_address1 = p_cast20_reg_7630;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        data_assign_2_address1 = p_cast22_reg_7610;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        data_assign_2_address1 = p_cast24_reg_7590;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        data_assign_2_address1 = p_cast26_reg_7570;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        data_assign_2_address1 = p_cast28_reg_7550;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        data_assign_2_address1 = p_cast30_reg_7530;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        data_assign_2_address1 = p_cast32_reg_7510;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        data_assign_2_address1 = p_cast34_reg_7490;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        data_assign_2_address1 = p_cast36_reg_7470;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        data_assign_2_address1 = p_cast38_reg_7450;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        data_assign_2_address1 = p_cast40_reg_7430;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        data_assign_2_address1 = p_cast42_reg_7410;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        data_assign_2_address1 = p_cast44_reg_7390;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        data_assign_2_address1 = p_cast46_reg_7370;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        data_assign_2_address1 = p_cast48_reg_7350;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        data_assign_2_address1 = p_cast50_reg_7330;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        data_assign_2_address1 = p_cast52_reg_7310;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        data_assign_2_address1 = p_cast54_reg_7290;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        data_assign_2_address1 = p_cast56_reg_7270;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_assign_2_address1 = p_cast58_reg_7250;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        data_assign_2_address1 = p_cast60_reg_7230;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        data_assign_2_address1 = p_cast62_reg_7161;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        data_assign_2_address1 = p_cast64_reg_7141;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        data_assign_2_address1 = p_cast66_reg_7121;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        data_assign_2_address1 = p_cast68_reg_7101;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        data_assign_2_address1 = p_cast70_reg_7081;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        data_assign_2_address1 = p_cast72_reg_7061;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        data_assign_2_address1 = p_cast74_reg_7041;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        data_assign_2_address1 = p_cast76_reg_7021;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        data_assign_2_address1 = p_cast78_reg_7001;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        data_assign_2_address1 = p_cast80_reg_6981;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        data_assign_2_address1 = p_cast82_reg_6961;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        data_assign_2_address1 = p_cast84_reg_6941;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        data_assign_2_address1 = p_cast86_reg_6921;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        data_assign_2_address1 = p_cast88_reg_6901;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        data_assign_2_address1 = p_cast90_reg_6881;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        data_assign_2_address1 = p_cast91_reg_6866;
    end else begin
        data_assign_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        data_assign_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        data_assign_2_ce0 = grp_KeccakWidth1600_Spon_11_fu_3315_data_ce0;
    end else begin
        data_assign_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        data_assign_2_ce1 = 1'b1;
    end else begin
        data_assign_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        data_assign_2_we0 = 1'b1;
    end else begin
        data_assign_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        data_assign_2_we1 = 1'b1;
    end else begin
        data_assign_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state68))) begin
        grp_HashFinal_fu_3340_ctx_sponge_byteIOInd = reg_3384;
    end else if (((1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_HashFinal_fu_3340_ctx_sponge_byteIOInd = reg_3364;
    end else begin
        grp_HashFinal_fu_3340_ctx_sponge_byteIOInd = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state120))) begin
        grp_HashFinal_fu_3340_ctx_sponge_state_q0 = ctx_sponge_state_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_HashFinal_fu_3340_ctx_sponge_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_HashFinal_fu_3340_ctx_sponge_state_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state116))) begin
        grp_HashInit_fu_3328_ctx_sponge_state_q0 = ctx_sponge_state_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_HashInit_fu_3328_ctx_sponge_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_HashInit_fu_3328_ctx_sponge_state_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state58))) begin
        grp_HashInit_fu_3328_hashPrefix = 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_HashInit_fu_3328_hashPrefix = 4'd4;
    end else begin
        grp_HashInit_fu_3328_hashPrefix = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_byteIOInd = reg_3390;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state62))) begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_byteIOInd = reg_3379;
    end else begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_byteIOInd = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state128))) begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_q0 = ctx_sponge_state_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62))) begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_HashUpdate_2_1_fu_3273_ctx_sponge_state_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        grp_HashUpdate_2_1_fu_3273_data_q0 = view2s_outputShare18_q0;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_HashUpdate_2_1_fu_3273_data_q0 = view2s_inputShare93_q0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_HashUpdate_2_1_fu_3273_data_q0 = view1s_outputShare85_q0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_HashUpdate_2_1_fu_3273_data_q0 = view1s_inputShare1_q0;
    end else begin
        grp_HashUpdate_2_1_fu_3273_data_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_KeccakWidth1600_Spon_11_fu_3315_data_q0 = data_assign_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_KeccakWidth1600_Spon_11_fu_3315_data_q0 = data_assign_1_q0;
    end else begin
        grp_KeccakWidth1600_Spon_11_fu_3315_data_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_q0 = ctx_sponge_state_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_KeccakWidth1600_Spon_11_fu_3315_instance_state_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_KeccakWidth1600_Spon_5_fu_3300_data_0_q0 = sig_0_proofs_seed2_q0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_KeccakWidth1600_Spon_5_fu_3300_data_0_q0 = sig_0_proofs_seed1_q0;
    end else begin
        grp_KeccakWidth1600_Spon_5_fu_3300_data_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_q0 = ctx_sponge_state_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_KeccakWidth1600_Spon_5_fu_3300_instance_state_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        grp_KeccakWidth1600_Spon_6_fu_3286_data_offset1 = trunc_ln81_reg_7713;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_KeccakWidth1600_Spon_6_fu_3286_data_offset1 = challenge_reg_5850;
    end else begin
        grp_KeccakWidth1600_Spon_6_fu_3286_data_offset1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_q0 = ctx_sponge_state_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_KeccakWidth1600_Spon_6_fu_3286_instance_state_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        grp_KeccakWidth1600_Spon_fu_3258_data_offset1 = trunc_ln81_reg_7713;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        grp_KeccakWidth1600_Spon_fu_3258_data_offset1 = challenge_reg_5850;
    end else begin
        grp_KeccakWidth1600_Spon_fu_3258_data_offset1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state136))) begin
        grp_KeccakWidth1600_Spon_fu_3258_instance_state_q0 = ctx_sponge_state_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state70))) begin
        grp_KeccakWidth1600_Spon_fu_3258_instance_state_q0 = ctx_sponge_state_q0;
    end else begin
        grp_KeccakWidth1600_Spon_fu_3258_instance_state_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        plaintext_address0 = grp_H3_2_fu_3237_plaintext_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        plaintext_address0 = grp_verifyProof_23_fu_3198_plaintext_address0;
    end else begin
        plaintext_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        plaintext_ce0 = grp_H3_2_fu_3237_plaintext_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        plaintext_ce0 = grp_verifyProof_23_fu_3198_plaintext_ce0;
    end else begin
        plaintext_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        pubKey_address0 = zext_ln1268_1_fu_5653_p1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        pubKey_address0 = grp_H3_2_fu_3237_circuitOutput_address0;
    end else begin
        pubKey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        pubKey_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        pubKey_ce0 = grp_H3_2_fu_3237_circuitOutput_ce0;
    end else begin
        pubKey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        sig_0_challengeBits_address0 = zext_ln1287_fu_5771_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sig_0_challengeBits_address0 = zext_ln54_fu_3468_p1;
    end else begin
        sig_0_challengeBits_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state148))) begin
        sig_0_challengeBits_ce0 = 1'b1;
    end else begin
        sig_0_challengeBits_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sig_0_challengeBits_ce1 = 1'b1;
    end else begin
        sig_0_challengeBits_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        sig_0_proofs_seed1_address0 = grp_KeccakWidth1600_Spon_5_fu_3300_data_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_proofs_seed1_address0 = grp_verifyProof_23_fu_3198_proof_0_seed1_address0;
    end else begin
        sig_0_proofs_seed1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        sig_0_proofs_seed1_ce0 = grp_KeccakWidth1600_Spon_5_fu_3300_data_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_proofs_seed1_ce0 = grp_verifyProof_23_fu_3198_proof_0_seed1_ce0;
    end else begin
        sig_0_proofs_seed1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        sig_0_proofs_seed2_address0 = grp_KeccakWidth1600_Spon_5_fu_3300_data_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_proofs_seed2_address0 = grp_verifyProof_23_fu_3198_proof_0_seed2_address0;
    end else begin
        sig_0_proofs_seed2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        sig_0_proofs_seed2_ce0 = grp_KeccakWidth1600_Spon_5_fu_3300_data_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_proofs_seed2_ce0 = grp_verifyProof_23_fu_3198_proof_0_seed2_ce0;
    end else begin
        sig_0_proofs_seed2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        sig_0_proofs_view3C_ce0 = 1'b1;
    end else begin
        sig_0_proofs_view3C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        sig_0_salt_address0 = grp_H3_2_fu_3237_salt_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_salt_address0 = grp_verifyProof_23_fu_3198_salt_0_address0;
    end else begin
        sig_0_salt_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        sig_0_salt_ce0 = grp_H3_2_fu_3237_salt_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sig_0_salt_ce0 = grp_verifyProof_23_fu_3198_salt_0_ce0;
    end else begin
        sig_0_salt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        view1s_communicatedB_address0 = p_cast94_fu_4416_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        view1s_communicatedB_address0 = p_cast96_fu_4396_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        view1s_communicatedB_address0 = p_cast98_fu_4376_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        view1s_communicatedB_address0 = p_cast100_fu_4356_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        view1s_communicatedB_address0 = p_cast102_fu_4336_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        view1s_communicatedB_address0 = p_cast104_fu_4316_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        view1s_communicatedB_address0 = p_cast106_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        view1s_communicatedB_address0 = p_cast108_fu_4276_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        view1s_communicatedB_address0 = p_cast110_fu_4256_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        view1s_communicatedB_address0 = p_cast112_fu_4236_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        view1s_communicatedB_address0 = p_cast114_fu_4216_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        view1s_communicatedB_address0 = p_cast116_fu_4196_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        view1s_communicatedB_address0 = p_cast118_fu_4176_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        view1s_communicatedB_address0 = p_cast120_fu_4156_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        view1s_communicatedB_address0 = p_cast122_fu_4136_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        view1s_communicatedB_address0 = p_cast124_fu_4116_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        view1s_communicatedB_address0 = p_cast126_fu_4096_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        view1s_communicatedB_address0 = p_cast128_fu_4076_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        view1s_communicatedB_address0 = p_cast130_fu_4056_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        view1s_communicatedB_address0 = p_cast132_fu_4036_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        view1s_communicatedB_address0 = p_cast134_fu_4016_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        view1s_communicatedB_address0 = p_cast136_fu_3984_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        view1s_communicatedB_address0 = p_cast138_fu_3962_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        view1s_communicatedB_address0 = p_cast140_fu_3940_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        view1s_communicatedB_address0 = p_cast142_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        view1s_communicatedB_address0 = p_cast144_fu_3896_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        view1s_communicatedB_address0 = p_cast146_fu_3874_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        view1s_communicatedB_address0 = p_cast148_fu_3852_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        view1s_communicatedB_address0 = p_cast150_fu_3830_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        view1s_communicatedB_address0 = p_cast152_fu_3808_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        view1s_communicatedB_address0 = p_cast154_fu_3786_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        view1s_communicatedB_address0 = p_cast156_fu_3764_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        view1s_communicatedB_address0 = p_cast158_fu_3742_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        view1s_communicatedB_address0 = p_cast160_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        view1s_communicatedB_address0 = p_cast162_fu_3698_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        view1s_communicatedB_address0 = p_cast164_fu_3676_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        view1s_communicatedB_address0 = p_cast167_fu_3643_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        view1s_communicatedB_address0 = phi_mul_cast_fu_3632_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        view1s_communicatedB_address0 = zext_ln1241_fu_3441_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_communicatedB_address0 = grp_verifyProof_23_fu_3198_view1_communicatedBits_address0;
    end else begin
        view1s_communicatedB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        view1s_communicatedB_address1 = p_cast95_fu_4406_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        view1s_communicatedB_address1 = p_cast97_fu_4386_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        view1s_communicatedB_address1 = p_cast99_fu_4366_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        view1s_communicatedB_address1 = p_cast101_fu_4346_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        view1s_communicatedB_address1 = p_cast103_fu_4326_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        view1s_communicatedB_address1 = p_cast105_fu_4306_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        view1s_communicatedB_address1 = p_cast107_fu_4286_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        view1s_communicatedB_address1 = p_cast109_fu_4266_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        view1s_communicatedB_address1 = p_cast111_fu_4246_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        view1s_communicatedB_address1 = p_cast113_fu_4226_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        view1s_communicatedB_address1 = p_cast115_fu_4206_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        view1s_communicatedB_address1 = p_cast117_fu_4186_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        view1s_communicatedB_address1 = p_cast119_fu_4166_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        view1s_communicatedB_address1 = p_cast121_fu_4146_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        view1s_communicatedB_address1 = p_cast123_fu_4126_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        view1s_communicatedB_address1 = p_cast125_fu_4106_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        view1s_communicatedB_address1 = p_cast127_fu_4086_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        view1s_communicatedB_address1 = p_cast129_fu_4066_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        view1s_communicatedB_address1 = p_cast131_fu_4046_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        view1s_communicatedB_address1 = p_cast133_fu_4026_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        view1s_communicatedB_address1 = p_cast135_fu_4005_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        view1s_communicatedB_address1 = p_cast137_fu_3973_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        view1s_communicatedB_address1 = p_cast139_fu_3951_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        view1s_communicatedB_address1 = p_cast141_fu_3929_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        view1s_communicatedB_address1 = p_cast143_fu_3907_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        view1s_communicatedB_address1 = p_cast145_fu_3885_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        view1s_communicatedB_address1 = p_cast147_fu_3863_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        view1s_communicatedB_address1 = p_cast149_fu_3841_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        view1s_communicatedB_address1 = p_cast151_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        view1s_communicatedB_address1 = p_cast153_fu_3797_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        view1s_communicatedB_address1 = p_cast155_fu_3775_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        view1s_communicatedB_address1 = p_cast157_fu_3753_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        view1s_communicatedB_address1 = p_cast159_fu_3731_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        view1s_communicatedB_address1 = p_cast161_fu_3709_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        view1s_communicatedB_address1 = p_cast163_fu_3687_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        view1s_communicatedB_address1 = p_cast165_fu_3665_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        view1s_communicatedB_address1 = p_cast166_fu_3654_p1;
    end else begin
        view1s_communicatedB_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2))) begin
        view1s_communicatedB_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_communicatedB_ce0 = grp_verifyProof_23_fu_3198_view1_communicatedBits_ce0;
    end else begin
        view1s_communicatedB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        view1s_communicatedB_ce1 = 1'b1;
    end else begin
        view1s_communicatedB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        view1s_communicatedB_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_communicatedB_d0 = grp_verifyProof_23_fu_3198_view1_communicatedBits_d0;
    end else begin
        view1s_communicatedB_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1236_fu_3446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        view1s_communicatedB_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_communicatedB_we0 = grp_verifyProof_23_fu_3198_view1_communicatedBits_we0;
    end else begin
        view1s_communicatedB_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        view1s_inputShare1_address0 = tmp_s_reg_5898;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        view1s_inputShare1_address0 = empty_48_reg_5874;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        view1s_inputShare1_address0 = grp_HashUpdate_2_1_fu_3273_data_address0;
    end else begin
        view1s_inputShare1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        view1s_inputShare1_address1 = tmp_1_reg_5903;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        view1s_inputShare1_address1 = tmp_9_reg_5879;
    end else begin
        view1s_inputShare1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        view1s_inputShare1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        view1s_inputShare1_ce0 = grp_HashUpdate_2_1_fu_3273_data_ce0;
    end else begin
        view1s_inputShare1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        view1s_inputShare1_ce1 = 1'b1;
    end else begin
        view1s_inputShare1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        view1s_inputShare1_we0 = 1'b1;
    end else begin
        view1s_inputShare1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        view1s_inputShare1_we1 = 1'b1;
    end else begin
        view1s_inputShare1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        view1s_inputShare_address0 = tmp_s_fu_3609_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        view1s_inputShare_address0 = empty_48_fu_3578_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_inputShare_address0 = grp_verifyProof_23_fu_3198_view1_inputShare_address0;
    end else begin
        view1s_inputShare_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        view1s_inputShare_address1 = tmp_1_fu_3623_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        view1s_inputShare_address1 = tmp_9_fu_3589_p3;
    end else begin
        view1s_inputShare_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        view1s_inputShare_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_inputShare_ce0 = grp_verifyProof_23_fu_3198_view1_inputShare_ce0;
    end else begin
        view1s_inputShare_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        view1s_inputShare_ce1 = 1'b1;
    end else begin
        view1s_inputShare_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_inputShare_we0 = grp_verifyProof_23_fu_3198_view1_inputShare_we0;
    end else begin
        view1s_inputShare_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        view1s_outputShare85_address0 = tmp_6_reg_6760;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        view1s_outputShare85_address0 = empty_130_reg_6736;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        view1s_outputShare85_address0 = grp_HashUpdate_2_1_fu_3273_data_address0;
    end else begin
        view1s_outputShare85_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        view1s_outputShare85_address1 = tmp_7_reg_6765;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        view1s_outputShare85_address1 = tmp_3_reg_6741;
    end else begin
        view1s_outputShare85_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare85_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        view1s_outputShare85_ce0 = grp_HashUpdate_2_1_fu_3273_data_ce0;
    end else begin
        view1s_outputShare85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare85_ce1 = 1'b1;
    end else begin
        view1s_outputShare85_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare85_we0 = 1'b1;
    end else begin
        view1s_outputShare85_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare85_we1 = 1'b1;
    end else begin
        view1s_outputShare85_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        view1s_outputShare_address0 = zext_ln1263_1_fu_5586_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        view1s_outputShare_address0 = tmp_6_fu_4478_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        view1s_outputShare_address0 = empty_130_fu_4447_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_outputShare_address0 = grp_verifyProof_23_fu_3198_view1_outputShare_address0;
    end else begin
        view1s_outputShare_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        view1s_outputShare_address1 = zext_ln1269_2_fu_5667_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        view1s_outputShare_address1 = tmp_7_fu_4492_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        view1s_outputShare_address1 = tmp_3_fu_4458_p3;
    end else begin
        view1s_outputShare_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_outputShare_ce0 = grp_verifyProof_23_fu_3198_view1_outputShare_ce0;
    end else begin
        view1s_outputShare_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state48))) begin
        view1s_outputShare_ce1 = 1'b1;
    end else begin
        view1s_outputShare_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        view1s_outputShare_we0 = grp_verifyProof_23_fu_3198_view1_outputShare_we0;
    end else begin
        view1s_outputShare_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        view2s_communicatedB_address0 = p_cast_fu_5389_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        view2s_communicatedB_address0 = p_cast21_fu_5369_p1;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        view2s_communicatedB_address0 = p_cast23_fu_5349_p1;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        view2s_communicatedB_address0 = p_cast25_fu_5329_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        view2s_communicatedB_address0 = p_cast27_fu_5309_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        view2s_communicatedB_address0 = p_cast29_fu_5289_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        view2s_communicatedB_address0 = p_cast31_fu_5269_p1;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        view2s_communicatedB_address0 = p_cast33_fu_5249_p1;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        view2s_communicatedB_address0 = p_cast35_fu_5229_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        view2s_communicatedB_address0 = p_cast37_fu_5209_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        view2s_communicatedB_address0 = p_cast39_fu_5189_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        view2s_communicatedB_address0 = p_cast41_fu_5169_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        view2s_communicatedB_address0 = p_cast43_fu_5149_p1;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        view2s_communicatedB_address0 = p_cast45_fu_5129_p1;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        view2s_communicatedB_address0 = p_cast47_fu_5109_p1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        view2s_communicatedB_address0 = p_cast49_fu_5089_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        view2s_communicatedB_address0 = p_cast51_fu_5069_p1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        view2s_communicatedB_address0 = p_cast53_fu_5049_p1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        view2s_communicatedB_address0 = p_cast55_fu_5029_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        view2s_communicatedB_address0 = p_cast57_fu_5009_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        view2s_communicatedB_address0 = p_cast59_fu_4989_p1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        view2s_communicatedB_address0 = p_cast61_fu_4957_p1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        view2s_communicatedB_address0 = p_cast63_fu_4935_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        view2s_communicatedB_address0 = p_cast65_fu_4913_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        view2s_communicatedB_address0 = p_cast67_fu_4891_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        view2s_communicatedB_address0 = p_cast69_fu_4869_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        view2s_communicatedB_address0 = p_cast71_fu_4847_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        view2s_communicatedB_address0 = p_cast73_fu_4825_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        view2s_communicatedB_address0 = p_cast75_fu_4803_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        view2s_communicatedB_address0 = p_cast77_fu_4781_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        view2s_communicatedB_address0 = p_cast79_fu_4759_p1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        view2s_communicatedB_address0 = p_cast81_fu_4737_p1;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        view2s_communicatedB_address0 = p_cast83_fu_4715_p1;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        view2s_communicatedB_address0 = p_cast85_fu_4693_p1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        view2s_communicatedB_address0 = p_cast87_fu_4671_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        view2s_communicatedB_address0 = p_cast89_fu_4649_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        view2s_communicatedB_address0 = p_cast92_fu_4616_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        view2s_communicatedB_address0 = phi_mul15_cast_fu_4605_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_communicatedB_address0 = grp_verifyProof_23_fu_3198_view2_communicatedBits_address0;
    end else begin
        view2s_communicatedB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        view2s_communicatedB_address1 = p_cast20_fu_5379_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        view2s_communicatedB_address1 = p_cast22_fu_5359_p1;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        view2s_communicatedB_address1 = p_cast24_fu_5339_p1;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        view2s_communicatedB_address1 = p_cast26_fu_5319_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        view2s_communicatedB_address1 = p_cast28_fu_5299_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        view2s_communicatedB_address1 = p_cast30_fu_5279_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        view2s_communicatedB_address1 = p_cast32_fu_5259_p1;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        view2s_communicatedB_address1 = p_cast34_fu_5239_p1;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        view2s_communicatedB_address1 = p_cast36_fu_5219_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        view2s_communicatedB_address1 = p_cast38_fu_5199_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        view2s_communicatedB_address1 = p_cast40_fu_5179_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        view2s_communicatedB_address1 = p_cast42_fu_5159_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        view2s_communicatedB_address1 = p_cast44_fu_5139_p1;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        view2s_communicatedB_address1 = p_cast46_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        view2s_communicatedB_address1 = p_cast48_fu_5099_p1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        view2s_communicatedB_address1 = p_cast50_fu_5079_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        view2s_communicatedB_address1 = p_cast52_fu_5059_p1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        view2s_communicatedB_address1 = p_cast54_fu_5039_p1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        view2s_communicatedB_address1 = p_cast56_fu_5019_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        view2s_communicatedB_address1 = p_cast58_fu_4999_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        view2s_communicatedB_address1 = p_cast60_fu_4978_p1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        view2s_communicatedB_address1 = p_cast62_fu_4946_p1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        view2s_communicatedB_address1 = p_cast64_fu_4924_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        view2s_communicatedB_address1 = p_cast66_fu_4902_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        view2s_communicatedB_address1 = p_cast68_fu_4880_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        view2s_communicatedB_address1 = p_cast70_fu_4858_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        view2s_communicatedB_address1 = p_cast72_fu_4836_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        view2s_communicatedB_address1 = p_cast74_fu_4814_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        view2s_communicatedB_address1 = p_cast76_fu_4792_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        view2s_communicatedB_address1 = p_cast78_fu_4770_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        view2s_communicatedB_address1 = p_cast80_fu_4748_p1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        view2s_communicatedB_address1 = p_cast82_fu_4726_p1;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        view2s_communicatedB_address1 = p_cast84_fu_4704_p1;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        view2s_communicatedB_address1 = p_cast86_fu_4682_p1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        view2s_communicatedB_address1 = p_cast88_fu_4660_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        view2s_communicatedB_address1 = p_cast90_fu_4638_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        view2s_communicatedB_address1 = p_cast91_fu_4627_p1;
    end else begin
        view2s_communicatedB_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        view2s_communicatedB_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_communicatedB_ce0 = grp_verifyProof_23_fu_3198_view2_communicatedBits_ce0;
    end else begin
        view2s_communicatedB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        view2s_communicatedB_ce1 = 1'b1;
    end else begin
        view2s_communicatedB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_communicatedB_we0 = grp_verifyProof_23_fu_3198_view2_communicatedBits_we0;
    end else begin
        view2s_communicatedB_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        view2s_inputShare93_address0 = tmp_12_reg_6831;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        view2s_inputShare93_address0 = empty_136_reg_6807;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        view2s_inputShare93_address0 = grp_HashUpdate_2_1_fu_3273_data_address0;
    end else begin
        view2s_inputShare93_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        view2s_inputShare93_address1 = tmp_13_reg_6836;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        view2s_inputShare93_address1 = tmp_11_reg_6812;
    end else begin
        view2s_inputShare93_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        view2s_inputShare93_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        view2s_inputShare93_ce0 = grp_HashUpdate_2_1_fu_3273_data_ce0;
    end else begin
        view2s_inputShare93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        view2s_inputShare93_ce1 = 1'b1;
    end else begin
        view2s_inputShare93_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        view2s_inputShare93_we0 = 1'b1;
    end else begin
        view2s_inputShare93_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        view2s_inputShare93_we1 = 1'b1;
    end else begin
        view2s_inputShare93_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        view2s_inputShare_address0 = tmp_12_fu_4582_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        view2s_inputShare_address0 = empty_136_fu_4551_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_inputShare_address0 = grp_verifyProof_23_fu_3198_view2_inputShare_address0;
    end else begin
        view2s_inputShare_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        view2s_inputShare_address1 = tmp_13_fu_4596_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        view2s_inputShare_address1 = tmp_11_fu_4562_p3;
    end else begin
        view2s_inputShare_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        view2s_inputShare_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_inputShare_ce0 = grp_verifyProof_23_fu_3198_view2_inputShare_ce0;
    end else begin
        view2s_inputShare_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        view2s_inputShare_ce1 = 1'b1;
    end else begin
        view2s_inputShare_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_inputShare_we0 = grp_verifyProof_23_fu_3198_view2_inputShare_we0;
    end else begin
        view2s_inputShare_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        view2s_outputShare18_address0 = tmp_16_reg_7693;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        view2s_outputShare18_address0 = empty_218_reg_7669;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        view2s_outputShare18_address0 = grp_HashUpdate_2_1_fu_3273_data_address0;
    end else begin
        view2s_outputShare18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        view2s_outputShare18_address1 = tmp_17_reg_7698;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        view2s_outputShare18_address1 = tmp_15_reg_7674;
    end else begin
        view2s_outputShare18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114))) begin
        view2s_outputShare18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        view2s_outputShare18_ce0 = grp_HashUpdate_2_1_fu_3273_data_ce0;
    end else begin
        view2s_outputShare18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114))) begin
        view2s_outputShare18_ce1 = 1'b1;
    end else begin
        view2s_outputShare18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114))) begin
        view2s_outputShare18_we0 = 1'b1;
    end else begin
        view2s_outputShare18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114))) begin
        view2s_outputShare18_we1 = 1'b1;
    end else begin
        view2s_outputShare18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        view2s_outputShare_address0 = zext_ln1265_1_fu_5630_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        view2s_outputShare_address0 = tmp_16_fu_5451_p3;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        view2s_outputShare_address0 = empty_218_fu_5420_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_outputShare_address0 = grp_verifyProof_23_fu_3198_view2_outputShare_address0;
    end else begin
        view2s_outputShare_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        view2s_outputShare_address1 = zext_ln1269_2_fu_5667_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        view2s_outputShare_address1 = tmp_17_fu_5465_p3;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        view2s_outputShare_address1 = tmp_15_fu_5431_p3;
    end else begin
        view2s_outputShare_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        view2s_outputShare_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_outputShare_ce0 = grp_verifyProof_23_fu_3198_view2_outputShare_ce0;
    end else begin
        view2s_outputShare_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        view2s_outputShare_ce1 = 1'b1;
    end else begin
        view2s_outputShare_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        view2s_outputShare_we0 = grp_verifyProof_23_fu_3198_view2_outputShare_we0;
    end else begin
        view2s_outputShare_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state145)) begin
        view3Slab_address0 = zext_ln1273_1_fu_5734_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        view3Slab_address0 = zext_ln1269_fu_5707_p1;
    end else begin
        view3Slab_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state145))) begin
        view3Slab_ce0 = 1'b1;
    end else begin
        view3Slab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        view3Slab_we0 = 1'b1;
    end else begin
        view3Slab_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        viewOutputs_address0 = sext_ln1273_fu_5754_p1;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        viewOutputs_address0 = sext_ln1265_fu_5644_p1;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        viewOutputs_address0 = sext_ln1263_fu_5604_p1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        viewOutputs_address0 = grp_H3_2_fu_3237_viewOutputs_address0;
    end else begin
        viewOutputs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state146) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        viewOutputs_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        viewOutputs_ce0 = grp_H3_2_fu_3237_viewOutputs_ce0;
    end else begin
        viewOutputs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        viewOutputs_d0 = view3Slab_q0;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        viewOutputs_d0 = view2s_outputShare_q0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        viewOutputs_d0 = view1s_outputShare_q0;
    end else begin
        viewOutputs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state146) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        viewOutputs_we0 = 1'b1;
    end else begin
        viewOutputs_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1236_fu_3446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_verifyProof_23_fu_3198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((empty_52_reg_5894 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (empty_128_fu_4427_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (empty_134_reg_6756 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_KeccakWidth1600_Spon_5_fu_3300_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_KeccakWidth1600_Spon_6_fu_3286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_KeccakWidth1600_Spon_11_fu_3315_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b1 == ap_CS_fsm_state73) & (empty_140_reg_6827 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            if (((1'b1 == ap_CS_fsm_state112) & (empty_216_fu_5400_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            if (((1'b1 == ap_CS_fsm_state115) & (empty_222_reg_7689 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end
        end
        ap_ST_fsm_state116 : begin
            if (((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state116))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            if (((grp_KeccakWidth1600_Spon_5_fu_3300_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state118))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            if (((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state120))) begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            if (((1'b1 == ap_CS_fsm_state122) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            if (((grp_HashInit_fu_3328_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state124))) begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            if (((grp_KeccakWidth1600_Spon_6_fu_3286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state126))) begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            if (((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            if (((grp_KeccakWidth1600_Spon_11_fu_3315_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state130))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            if (((grp_HashUpdate_2_1_fu_3273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state132))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            if (((grp_HashFinal_fu_3340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state134))) begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            if (((1'b1 == ap_CS_fsm_state136) & (grp_KeccakWidth1600_Spon_fu_3258_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end
        end
        ap_ST_fsm_state137 : begin
            if (((1'b1 == ap_CS_fsm_state137) & (icmp_ln1253_fu_5522_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state139 : begin
            if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln1262_fu_5565_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state141 : begin
            if (((1'b1 == ap_CS_fsm_state141) & (icmp_ln1264_fu_5609_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state143;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state143 : begin
            if (((1'b1 == ap_CS_fsm_state143) & (icmp_ln1268_fu_5673_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state145 : begin
            if (((1'b1 == ap_CS_fsm_state145) & (icmp_ln1272_fu_5712_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state147 : begin
            if (((grp_H3_2_fu_3237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state148 : begin
            if (((1'b1 == ap_CS_fsm_state148) & (icmp_ln1286_fu_5759_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1236_fu_3395_p2 = (phi_mul17_reg_3016 + 15'd75);

assign add_ln1241_fu_3435_p2 = (phi_mul17_reg_3016 + 15'd74);

assign add_ln1251_fu_4504_p2 = (zext_ln1251_fu_4501_p1 + 3'd1);

assign add_ln1254_1_fu_5488_p2 = ($signed(3'd7) + $signed(zext_ln1251_reg_6780));

assign add_ln1254_2_fu_5505_p2 = (sub_ln1254_reg_5813 + zext_ln1254_2_fu_5501_p1);

assign add_ln1254_3_fu_5542_p2 = (zext_ln1254_reg_5801 + zext_ln1254_4_fu_5538_p1);

assign add_ln1254_4_fu_5552_p2 = (tmp_25_cast_reg_7719 + zext_ln1254_3_fu_5534_p1);

assign add_ln1254_fu_5477_p2 = (3'd2 + zext_ln1251_reg_6780);

assign add_ln1263_1_fu_5581_p2 = (zext_ln1254_1_reg_5806 + zext_ln1263_fu_5577_p1);

assign add_ln1263_fu_5557_p2 = (zext_ln1250_cast_reg_5858 + sub_ln1254_reg_5813);

assign add_ln1265_1_fu_5625_p2 = (zext_ln1254_1_reg_5806 + zext_ln1265_fu_5621_p1);

assign add_ln1265_fu_5591_p2 = (zext_ln1251_1_cast_reg_6791 + sub_ln1254_reg_5813);

assign add_ln1269_1_fu_5662_p2 = (zext_ln1254_1_reg_5806 + zext_ln1269_1_fu_5658_p1);

assign add_ln1269_fu_5702_p2 = (zext_ln1268_reg_7783 + view3Output_0_rec_reg_3004);

assign add_ln1273_1_fu_5728_p2 = (view3Output_0_rec_reg_3004 + zext_ln1273_fu_5724_p1);

assign add_ln1273_fu_5685_p2 = (zext_ln1253_reg_7724 + sub_ln1254_reg_5813);

assign add_ln1275_fu_5739_p2 = (view3Output_0_rec_reg_3004 + 10'd4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign bitNumber_assign_fu_3477_p3 = {{trunc_ln386_fu_3473_p1}, {1'd0}};

assign challenge_fu_3554_p3 = {{trunc_ln386_2_reg_5840}, {trunc_ln54_1_reg_5845}};

assign empty_100_fu_4141_p2 = (phi_mul_cast168_reg_6248 + 15'd47);

assign empty_101_fu_4151_p2 = (phi_mul_cast168_reg_6248 + 15'd48);

assign empty_102_fu_4161_p2 = (phi_mul_cast168_reg_6248 + 15'd49);

assign empty_103_fu_4171_p2 = (phi_mul_cast168_reg_6248 + 15'd50);

assign empty_104_fu_4181_p2 = (phi_mul_cast168_reg_6248 + 15'd51);

assign empty_105_fu_4191_p2 = (phi_mul_cast168_reg_6248 + 15'd52);

assign empty_106_fu_4201_p2 = (phi_mul_cast168_reg_6248 + 15'd53);

assign empty_107_fu_4211_p2 = (phi_mul_cast168_reg_6248 + 15'd54);

assign empty_108_fu_4221_p2 = (phi_mul_cast168_reg_6248 + 15'd55);

assign empty_109_fu_4231_p2 = (phi_mul_cast168_reg_6248 + 15'd56);

assign empty_110_fu_4241_p2 = (phi_mul_cast168_reg_6248 + 15'd57);

assign empty_111_fu_4251_p2 = (phi_mul_cast168_reg_6248 + 15'd58);

assign empty_112_fu_4261_p2 = (phi_mul_cast168_reg_6248 + 15'd59);

assign empty_113_fu_4271_p2 = (phi_mul_cast168_reg_6248 + 15'd60);

assign empty_114_fu_4281_p2 = (phi_mul_cast168_reg_6248 + 15'd61);

assign empty_115_fu_4291_p2 = (phi_mul_cast168_reg_6248 + 15'd62);

assign empty_116_fu_4301_p2 = (phi_mul_cast168_reg_6248 + 15'd63);

assign empty_117_fu_4311_p2 = (phi_mul_cast168_reg_6248 + 15'd64);

assign empty_118_fu_4321_p2 = (phi_mul_cast168_reg_6248 + 15'd65);

assign empty_119_fu_4331_p2 = (phi_mul_cast168_reg_6248 + 15'd66);

assign empty_120_fu_4341_p2 = (phi_mul_cast168_reg_6248 + 15'd67);

assign empty_121_fu_4351_p2 = (phi_mul_cast168_reg_6248 + 15'd68);

assign empty_122_fu_4361_p2 = (phi_mul_cast168_reg_6248 + 15'd69);

assign empty_123_fu_4371_p2 = (phi_mul_cast168_reg_6248 + 15'd70);

assign empty_124_fu_4381_p2 = (phi_mul_cast168_reg_6248 + 15'd71);

assign empty_125_fu_4391_p2 = (phi_mul_cast168_reg_6248 + 15'd72);

assign empty_126_fu_4401_p2 = (phi_mul_cast168_reg_6248 + 15'd73);

assign empty_127_fu_4411_p2 = (phi_mul_cast168_reg_6248 + 15'd74);

assign empty_128_fu_4427_p2 = ((indvar8_reg_3050 == 8'd218) ? 1'b1 : 1'b0);

assign empty_130_fu_4447_p1 = tmp_2_fu_4439_p3;

assign empty_131_fu_4452_p2 = (tmp_2_fu_4439_p3 | 10'd1);

assign empty_132_fu_4473_p2 = (tmp_2_reg_6730 | 10'd2);

assign empty_133_fu_4487_p2 = (tmp_2_reg_6730 | 10'd3);

assign empty_134_fu_4467_p2 = ((indvar87_reg_3061 == 8'd218) ? 1'b1 : 1'b0);

assign empty_136_fu_4551_p1 = tmp_10_fu_4543_p3;

assign empty_137_fu_4556_p2 = (tmp_10_fu_4543_p3 | 10'd1);

assign empty_138_fu_4577_p2 = (tmp_10_reg_6801 | 10'd2);

assign empty_139_fu_4591_p2 = (tmp_10_reg_6801 | 10'd3);

assign empty_140_fu_4571_p2 = ((indvar95_reg_3072 == 8'd218) ? 1'b1 : 1'b0);

assign empty_142_fu_4610_p2 = (phi_mul15_reg_3083 + 14'd1);

assign empty_143_fu_4621_p2 = (phi_mul15_reg_3083 + 14'd2);

assign empty_144_fu_4632_p2 = (phi_mul15_reg_3083 + 14'd3);

assign empty_145_fu_4643_p2 = (phi_mul15_reg_3083 + 14'd4);

assign empty_146_fu_4654_p2 = (phi_mul15_reg_3083 + 14'd5);

assign empty_147_fu_4665_p2 = (phi_mul15_reg_3083 + 14'd6);

assign empty_148_fu_4676_p2 = (phi_mul15_reg_3083 + 14'd7);

assign empty_149_fu_4687_p2 = (phi_mul15_reg_3083 + 14'd8);

assign empty_150_fu_4698_p2 = (phi_mul15_reg_3083 + 14'd9);

assign empty_151_fu_4709_p2 = (phi_mul15_reg_3083 + 14'd10);

assign empty_152_fu_4720_p2 = (phi_mul15_reg_3083 + 14'd11);

assign empty_153_fu_4731_p2 = (phi_mul15_reg_3083 + 14'd12);

assign empty_154_fu_4742_p2 = (phi_mul15_reg_3083 + 14'd13);

assign empty_155_fu_4753_p2 = (phi_mul15_reg_3083 + 14'd14);

assign empty_156_fu_4764_p2 = (phi_mul15_reg_3083 + 14'd15);

assign empty_157_fu_4775_p2 = (phi_mul15_reg_3083 + 14'd16);

assign empty_158_fu_4786_p2 = (phi_mul15_reg_3083 + 14'd17);

assign empty_159_fu_4797_p2 = (phi_mul15_reg_3083 + 14'd18);

assign empty_160_fu_4808_p2 = (phi_mul15_reg_3083 + 14'd19);

assign empty_161_fu_4819_p2 = (phi_mul15_reg_3083 + 14'd20);

assign empty_162_fu_4830_p2 = (phi_mul15_reg_3083 + 14'd21);

assign empty_163_fu_4841_p2 = (phi_mul15_reg_3083 + 14'd22);

assign empty_164_fu_4852_p2 = (phi_mul15_reg_3083 + 14'd23);

assign empty_165_fu_4863_p2 = (phi_mul15_reg_3083 + 14'd24);

assign empty_166_fu_4874_p2 = (phi_mul15_reg_3083 + 14'd25);

assign empty_167_fu_4885_p2 = (phi_mul15_reg_3083 + 14'd26);

assign empty_168_fu_4896_p2 = (phi_mul15_reg_3083 + 14'd27);

assign empty_169_fu_4907_p2 = (phi_mul15_reg_3083 + 14'd28);

assign empty_170_fu_4918_p2 = (phi_mul15_reg_3083 + 14'd29);

assign empty_171_fu_4929_p2 = (phi_mul15_reg_3083 + 14'd30);

assign empty_172_fu_4940_p2 = (phi_mul15_reg_3083 + 14'd31);

assign empty_173_fu_4951_p2 = (phi_mul15_reg_3083 + 14'd32);

assign empty_174_fu_4972_p2 = (phi_mul15_reg_3083 + 14'd33);

assign empty_175_fu_4983_p2 = (phi_mul15_cast93_fu_4962_p1 + 15'd34);

assign empty_176_fu_4994_p2 = (phi_mul15_cast93_reg_7181 + 15'd35);

assign empty_177_fu_5004_p2 = (phi_mul15_cast93_reg_7181 + 15'd36);

assign empty_178_fu_5014_p2 = (phi_mul15_cast93_reg_7181 + 15'd37);

assign empty_179_fu_5024_p2 = (phi_mul15_cast93_reg_7181 + 15'd38);

assign empty_180_fu_5034_p2 = (phi_mul15_cast93_reg_7181 + 15'd39);

assign empty_181_fu_5044_p2 = (phi_mul15_cast93_reg_7181 + 15'd40);

assign empty_182_fu_5054_p2 = (phi_mul15_cast93_reg_7181 + 15'd41);

assign empty_183_fu_5064_p2 = (phi_mul15_cast93_reg_7181 + 15'd42);

assign empty_184_fu_5074_p2 = (phi_mul15_cast93_reg_7181 + 15'd43);

assign empty_185_fu_5084_p2 = (phi_mul15_cast93_reg_7181 + 15'd44);

assign empty_186_fu_5094_p2 = (phi_mul15_cast93_reg_7181 + 15'd45);

assign empty_187_fu_5104_p2 = (phi_mul15_cast93_reg_7181 + 15'd46);

assign empty_188_fu_5114_p2 = (phi_mul15_cast93_reg_7181 + 15'd47);

assign empty_189_fu_5124_p2 = (phi_mul15_cast93_reg_7181 + 15'd48);

assign empty_190_fu_5134_p2 = (phi_mul15_cast93_reg_7181 + 15'd49);

assign empty_191_fu_5144_p2 = (phi_mul15_cast93_reg_7181 + 15'd50);

assign empty_192_fu_5154_p2 = (phi_mul15_cast93_reg_7181 + 15'd51);

assign empty_193_fu_5164_p2 = (phi_mul15_cast93_reg_7181 + 15'd52);

assign empty_194_fu_5174_p2 = (phi_mul15_cast93_reg_7181 + 15'd53);

assign empty_195_fu_5184_p2 = (phi_mul15_cast93_reg_7181 + 15'd54);

assign empty_196_fu_5194_p2 = (phi_mul15_cast93_reg_7181 + 15'd55);

assign empty_197_fu_5204_p2 = (phi_mul15_cast93_reg_7181 + 15'd56);

assign empty_198_fu_5214_p2 = (phi_mul15_cast93_reg_7181 + 15'd57);

assign empty_199_fu_5224_p2 = (phi_mul15_cast93_reg_7181 + 15'd58);

assign empty_200_fu_5234_p2 = (phi_mul15_cast93_reg_7181 + 15'd59);

assign empty_201_fu_5244_p2 = (phi_mul15_cast93_reg_7181 + 15'd60);

assign empty_202_fu_5254_p2 = (phi_mul15_cast93_reg_7181 + 15'd61);

assign empty_203_fu_5264_p2 = (phi_mul15_cast93_reg_7181 + 15'd62);

assign empty_204_fu_5274_p2 = (phi_mul15_cast93_reg_7181 + 15'd63);

assign empty_205_fu_5284_p2 = (phi_mul15_cast93_reg_7181 + 15'd64);

assign empty_206_fu_5294_p2 = (phi_mul15_cast93_reg_7181 + 15'd65);

assign empty_207_fu_5304_p2 = (phi_mul15_cast93_reg_7181 + 15'd66);

assign empty_208_fu_5314_p2 = (phi_mul15_cast93_reg_7181 + 15'd67);

assign empty_209_fu_5324_p2 = (phi_mul15_cast93_reg_7181 + 15'd68);

assign empty_210_fu_5334_p2 = (phi_mul15_cast93_reg_7181 + 15'd69);

assign empty_211_fu_5344_p2 = (phi_mul15_cast93_reg_7181 + 15'd70);

assign empty_212_fu_5354_p2 = (phi_mul15_cast93_reg_7181 + 15'd71);

assign empty_213_fu_5364_p2 = (phi_mul15_cast93_reg_7181 + 15'd72);

assign empty_214_fu_5374_p2 = (phi_mul15_cast93_reg_7181 + 15'd73);

assign empty_215_fu_5384_p2 = (phi_mul15_cast93_reg_7181 + 15'd74);

assign empty_216_fu_5400_p2 = ((indvar103_reg_3095 == 8'd218) ? 1'b1 : 1'b0);

assign empty_218_fu_5420_p1 = tmp_14_fu_5412_p3;

assign empty_219_fu_5425_p2 = (tmp_14_fu_5412_p3 | 10'd1);

assign empty_220_fu_5446_p2 = (tmp_14_reg_7663 | 10'd2);

assign empty_221_fu_5460_p2 = (tmp_14_reg_7663 | 10'd3);

assign empty_222_fu_5440_p2 = ((indvar182_reg_3106 == 8'd218) ? 1'b1 : 1'b0);

assign empty_48_fu_3578_p1 = tmp_8_fu_3570_p3;

assign empty_49_fu_3583_p2 = (tmp_8_fu_3570_p3 | 10'd1);

assign empty_50_fu_3604_p2 = (tmp_8_reg_5868 | 10'd2);

assign empty_51_fu_3618_p2 = (tmp_8_reg_5868 | 10'd3);

assign empty_52_fu_3598_p2 = ((indvar_reg_3027 == 8'd218) ? 1'b1 : 1'b0);

assign empty_54_fu_3637_p2 = (phi_mul_reg_3038 + 14'd1);

assign empty_55_fu_3648_p2 = (phi_mul_reg_3038 + 14'd2);

assign empty_56_fu_3659_p2 = (phi_mul_reg_3038 + 14'd3);

assign empty_57_fu_3670_p2 = (phi_mul_reg_3038 + 14'd4);

assign empty_58_fu_3681_p2 = (phi_mul_reg_3038 + 14'd5);

assign empty_59_fu_3692_p2 = (phi_mul_reg_3038 + 14'd6);

assign empty_60_fu_3703_p2 = (phi_mul_reg_3038 + 14'd7);

assign empty_61_fu_3714_p2 = (phi_mul_reg_3038 + 14'd8);

assign empty_62_fu_3725_p2 = (phi_mul_reg_3038 + 14'd9);

assign empty_63_fu_3736_p2 = (phi_mul_reg_3038 + 14'd10);

assign empty_64_fu_3747_p2 = (phi_mul_reg_3038 + 14'd11);

assign empty_65_fu_3758_p2 = (phi_mul_reg_3038 + 14'd12);

assign empty_66_fu_3769_p2 = (phi_mul_reg_3038 + 14'd13);

assign empty_67_fu_3780_p2 = (phi_mul_reg_3038 + 14'd14);

assign empty_68_fu_3791_p2 = (phi_mul_reg_3038 + 14'd15);

assign empty_69_fu_3802_p2 = (phi_mul_reg_3038 + 14'd16);

assign empty_70_fu_3813_p2 = (phi_mul_reg_3038 + 14'd17);

assign empty_71_fu_3824_p2 = (phi_mul_reg_3038 + 14'd18);

assign empty_72_fu_3835_p2 = (phi_mul_reg_3038 + 14'd19);

assign empty_73_fu_3846_p2 = (phi_mul_reg_3038 + 14'd20);

assign empty_74_fu_3857_p2 = (phi_mul_reg_3038 + 14'd21);

assign empty_75_fu_3868_p2 = (phi_mul_reg_3038 + 14'd22);

assign empty_76_fu_3879_p2 = (phi_mul_reg_3038 + 14'd23);

assign empty_77_fu_3890_p2 = (phi_mul_reg_3038 + 14'd24);

assign empty_78_fu_3901_p2 = (phi_mul_reg_3038 + 14'd25);

assign empty_79_fu_3912_p2 = (phi_mul_reg_3038 + 14'd26);

assign empty_80_fu_3923_p2 = (phi_mul_reg_3038 + 14'd27);

assign empty_81_fu_3934_p2 = (phi_mul_reg_3038 + 14'd28);

assign empty_82_fu_3945_p2 = (phi_mul_reg_3038 + 14'd29);

assign empty_83_fu_3956_p2 = (phi_mul_reg_3038 + 14'd30);

assign empty_84_fu_3967_p2 = (phi_mul_reg_3038 + 14'd31);

assign empty_85_fu_3978_p2 = (phi_mul_reg_3038 + 14'd32);

assign empty_86_fu_3999_p2 = (phi_mul_reg_3038 + 14'd33);

assign empty_87_fu_4010_p2 = (phi_mul_cast168_fu_3989_p1 + 15'd34);

assign empty_88_fu_4021_p2 = (phi_mul_cast168_reg_6248 + 15'd35);

assign empty_89_fu_4031_p2 = (phi_mul_cast168_reg_6248 + 15'd36);

assign empty_90_fu_4041_p2 = (phi_mul_cast168_reg_6248 + 15'd37);

assign empty_91_fu_4051_p2 = (phi_mul_cast168_reg_6248 + 15'd38);

assign empty_92_fu_4061_p2 = (phi_mul_cast168_reg_6248 + 15'd39);

assign empty_93_fu_4071_p2 = (phi_mul_cast168_reg_6248 + 15'd40);

assign empty_94_fu_4081_p2 = (phi_mul_cast168_reg_6248 + 15'd41);

assign empty_95_fu_4091_p2 = (phi_mul_cast168_reg_6248 + 15'd42);

assign empty_96_fu_4101_p2 = (phi_mul_cast168_reg_6248 + 15'd43);

assign empty_97_fu_4111_p2 = (phi_mul_cast168_reg_6248 + 15'd44);

assign empty_98_fu_4121_p2 = (phi_mul_cast168_reg_6248 + 15'd45);

assign empty_99_fu_4131_p2 = (phi_mul_cast168_reg_6248 + 15'd46);

assign grp_H3_2_fu_3237_ap_start = grp_H3_2_fu_3237_ap_start_reg;

assign grp_HashFinal_fu_3340_ap_start = grp_HashFinal_fu_3340_ap_start_reg;

assign grp_HashInit_fu_3328_ap_start = grp_HashInit_fu_3328_ap_start_reg;

assign grp_HashUpdate_2_1_fu_3273_ap_start = grp_HashUpdate_2_1_fu_3273_ap_start_reg;

assign grp_KeccakWidth1600_Spon_11_fu_3315_ap_start = grp_KeccakWidth1600_Spon_11_fu_3315_ap_start_reg;

assign grp_KeccakWidth1600_Spon_5_fu_3300_ap_start = grp_KeccakWidth1600_Spon_5_fu_3300_ap_start_reg;

assign grp_KeccakWidth1600_Spon_6_fu_3286_ap_start = grp_KeccakWidth1600_Spon_6_fu_3286_ap_start_reg;

assign grp_KeccakWidth1600_Spon_fu_3258_ap_start = grp_KeccakWidth1600_Spon_fu_3258_ap_start_reg;

assign grp_verifyProof_23_fu_3198_ap_start = grp_verifyProof_23_fu_3198_ap_start_reg;

assign i_fu_3452_p2 = (round_assign_reg_2992 + 8'd1);

assign icmp_ln1236_fu_3446_p2 = ((round_assign_reg_2992 == 8'd219) ? 1'b1 : 1'b0);

assign icmp_ln1251_fu_4510_p2 = ((add_ln1251_fu_4504_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln1253_fu_5522_p2 = ((loop_0_reg_3117 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln1254_fu_5482_p2 = ((add_ln1254_fu_5477_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_5565_p2 = ((loop_1_reg_3128 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1264_fu_5609_p2 = ((loop_2_reg_3140 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1268_fu_5673_p2 = ((j_0_reg_3152 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1272_fu_5712_p2 = ((loop_3_reg_3163 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1286_fu_5759_p2 = ((loop_4_reg_3175 == 6'd55) ? 1'b1 : 1'b0);

assign icmp_ln1287_fu_5777_p2 = ((sig_0_challengeBits_q0 == computed_challengebi_q0) ? 1'b1 : 1'b0);

assign indvarinc104_fu_5394_p2 = (indvar103_reg_3095 + 8'd1);

assign indvarinc183_fu_5406_p2 = (indvar182_reg_3106 + 8'd1);

assign indvarinc88_fu_4433_p2 = (indvar87_reg_3061 + 8'd1);

assign indvarinc96_fu_4537_p2 = (indvar95_reg_3072 + 8'd1);

assign indvarinc9_fu_4421_p2 = (indvar8_reg_3050 + 8'd1);

assign indvarinc_fu_3564_p2 = (indvar_reg_3027 + 8'd1);

assign j_fu_5679_p2 = (j_0_reg_3152 + 3'd1);

assign loop_21_fu_5765_p2 = (loop_4_reg_3175 + 6'd1);

assign loop_22_fu_5571_p2 = (loop_1_reg_3128 + 3'd1);

assign loop_23_fu_5615_p2 = (loop_2_reg_3140 + 3'd1);

assign loop_24_fu_5718_p2 = (loop_3_reg_3163 + 3'd1);

assign loop_fu_5528_p2 = (loop_0_reg_3117 + 6'd1);

assign lshr_ln54_1_fu_3515_p2 = sig_0_challengeBits_q0 >> zext_ln54_2_fu_3511_p1;

assign lshr_ln54_2_fu_3534_p2 = sig_0_challengeBits_q1 >> zext_ln54_1_fu_3491_p1;

assign lshr_ln54_3_fu_3544_p2 = sig_0_challengeBits_q1 >> zext_ln54_2_fu_3511_p1;

assign lshr_ln54_fu_3495_p2 = sig_0_challengeBits_q0 >> zext_ln54_1_fu_3491_p1;

assign message_address0 = grp_H3_2_fu_3237_message_address0;

assign message_ce0 = grp_H3_2_fu_3237_message_ce0;

assign next_mul16_fu_4966_p2 = (phi_mul15_reg_3083 + 14'd75);

assign next_mul_fu_3993_p2 = (phi_mul_reg_3038 + 14'd75);

assign or_ln_fu_3525_p3 = {{trunc_ln386_1_fu_3501_p1}, {trunc_ln54_fu_3521_p1}};

assign p_cast100_fu_4356_p1 = empty_121_fu_4351_p2;

assign p_cast101_fu_4346_p1 = empty_120_fu_4341_p2;

assign p_cast102_fu_4336_p1 = empty_119_fu_4331_p2;

assign p_cast103_fu_4326_p1 = empty_118_fu_4321_p2;

assign p_cast104_fu_4316_p1 = empty_117_fu_4311_p2;

assign p_cast105_fu_4306_p1 = empty_116_fu_4301_p2;

assign p_cast106_fu_4296_p1 = empty_115_fu_4291_p2;

assign p_cast107_fu_4286_p1 = empty_114_fu_4281_p2;

assign p_cast108_fu_4276_p1 = empty_113_fu_4271_p2;

assign p_cast109_fu_4266_p1 = empty_112_fu_4261_p2;

assign p_cast110_fu_4256_p1 = empty_111_fu_4251_p2;

assign p_cast111_fu_4246_p1 = empty_110_fu_4241_p2;

assign p_cast112_fu_4236_p1 = empty_109_fu_4231_p2;

assign p_cast113_fu_4226_p1 = empty_108_fu_4221_p2;

assign p_cast114_fu_4216_p1 = empty_107_fu_4211_p2;

assign p_cast115_fu_4206_p1 = empty_106_fu_4201_p2;

assign p_cast116_fu_4196_p1 = empty_105_fu_4191_p2;

assign p_cast117_fu_4186_p1 = empty_104_fu_4181_p2;

assign p_cast118_fu_4176_p1 = empty_103_fu_4171_p2;

assign p_cast119_fu_4166_p1 = empty_102_fu_4161_p2;

assign p_cast120_fu_4156_p1 = empty_101_fu_4151_p2;

assign p_cast121_fu_4146_p1 = empty_100_fu_4141_p2;

assign p_cast122_fu_4136_p1 = empty_99_fu_4131_p2;

assign p_cast123_fu_4126_p1 = empty_98_fu_4121_p2;

assign p_cast124_fu_4116_p1 = empty_97_fu_4111_p2;

assign p_cast125_fu_4106_p1 = empty_96_fu_4101_p2;

assign p_cast126_fu_4096_p1 = empty_95_fu_4091_p2;

assign p_cast127_fu_4086_p1 = empty_94_fu_4081_p2;

assign p_cast128_fu_4076_p1 = empty_93_fu_4071_p2;

assign p_cast129_fu_4066_p1 = empty_92_fu_4061_p2;

assign p_cast130_fu_4056_p1 = empty_91_fu_4051_p2;

assign p_cast131_fu_4046_p1 = empty_90_fu_4041_p2;

assign p_cast132_fu_4036_p1 = empty_89_fu_4031_p2;

assign p_cast133_fu_4026_p1 = empty_88_fu_4021_p2;

assign p_cast134_fu_4016_p1 = empty_87_fu_4010_p2;

assign p_cast135_fu_4005_p1 = empty_86_fu_3999_p2;

assign p_cast136_fu_3984_p1 = empty_85_fu_3978_p2;

assign p_cast137_fu_3973_p1 = empty_84_fu_3967_p2;

assign p_cast138_fu_3962_p1 = empty_83_fu_3956_p2;

assign p_cast139_fu_3951_p1 = empty_82_fu_3945_p2;

assign p_cast140_fu_3940_p1 = empty_81_fu_3934_p2;

assign p_cast141_fu_3929_p1 = empty_80_fu_3923_p2;

assign p_cast142_fu_3918_p1 = empty_79_fu_3912_p2;

assign p_cast143_fu_3907_p1 = empty_78_fu_3901_p2;

assign p_cast144_fu_3896_p1 = empty_77_fu_3890_p2;

assign p_cast145_fu_3885_p1 = empty_76_fu_3879_p2;

assign p_cast146_fu_3874_p1 = empty_75_fu_3868_p2;

assign p_cast147_fu_3863_p1 = empty_74_fu_3857_p2;

assign p_cast148_fu_3852_p1 = empty_73_fu_3846_p2;

assign p_cast149_fu_3841_p1 = empty_72_fu_3835_p2;

assign p_cast150_fu_3830_p1 = empty_71_fu_3824_p2;

assign p_cast151_fu_3819_p1 = empty_70_fu_3813_p2;

assign p_cast152_fu_3808_p1 = empty_69_fu_3802_p2;

assign p_cast153_fu_3797_p1 = empty_68_fu_3791_p2;

assign p_cast154_fu_3786_p1 = empty_67_fu_3780_p2;

assign p_cast155_fu_3775_p1 = empty_66_fu_3769_p2;

assign p_cast156_fu_3764_p1 = empty_65_fu_3758_p2;

assign p_cast157_fu_3753_p1 = empty_64_fu_3747_p2;

assign p_cast158_fu_3742_p1 = empty_63_fu_3736_p2;

assign p_cast159_fu_3731_p1 = empty_62_fu_3725_p2;

assign p_cast160_fu_3720_p1 = empty_61_fu_3714_p2;

assign p_cast161_fu_3709_p1 = empty_60_fu_3703_p2;

assign p_cast162_fu_3698_p1 = empty_59_fu_3692_p2;

assign p_cast163_fu_3687_p1 = empty_58_fu_3681_p2;

assign p_cast164_fu_3676_p1 = empty_57_fu_3670_p2;

assign p_cast165_fu_3665_p1 = empty_56_fu_3659_p2;

assign p_cast166_fu_3654_p1 = empty_55_fu_3648_p2;

assign p_cast167_fu_3643_p1 = empty_54_fu_3637_p2;

assign p_cast20_fu_5379_p1 = empty_214_fu_5374_p2;

assign p_cast21_fu_5369_p1 = empty_213_fu_5364_p2;

assign p_cast22_fu_5359_p1 = empty_212_fu_5354_p2;

assign p_cast23_fu_5349_p1 = empty_211_fu_5344_p2;

assign p_cast24_fu_5339_p1 = empty_210_fu_5334_p2;

assign p_cast25_fu_5329_p1 = empty_209_fu_5324_p2;

assign p_cast26_fu_5319_p1 = empty_208_fu_5314_p2;

assign p_cast27_fu_5309_p1 = empty_207_fu_5304_p2;

assign p_cast28_fu_5299_p1 = empty_206_fu_5294_p2;

assign p_cast29_fu_5289_p1 = empty_205_fu_5284_p2;

assign p_cast30_fu_5279_p1 = empty_204_fu_5274_p2;

assign p_cast31_fu_5269_p1 = empty_203_fu_5264_p2;

assign p_cast32_fu_5259_p1 = empty_202_fu_5254_p2;

assign p_cast33_fu_5249_p1 = empty_201_fu_5244_p2;

assign p_cast34_fu_5239_p1 = empty_200_fu_5234_p2;

assign p_cast35_fu_5229_p1 = empty_199_fu_5224_p2;

assign p_cast36_fu_5219_p1 = empty_198_fu_5214_p2;

assign p_cast37_fu_5209_p1 = empty_197_fu_5204_p2;

assign p_cast38_fu_5199_p1 = empty_196_fu_5194_p2;

assign p_cast39_fu_5189_p1 = empty_195_fu_5184_p2;

assign p_cast40_fu_5179_p1 = empty_194_fu_5174_p2;

assign p_cast41_fu_5169_p1 = empty_193_fu_5164_p2;

assign p_cast42_fu_5159_p1 = empty_192_fu_5154_p2;

assign p_cast43_fu_5149_p1 = empty_191_fu_5144_p2;

assign p_cast44_fu_5139_p1 = empty_190_fu_5134_p2;

assign p_cast45_fu_5129_p1 = empty_189_fu_5124_p2;

assign p_cast46_fu_5119_p1 = empty_188_fu_5114_p2;

assign p_cast47_fu_5109_p1 = empty_187_fu_5104_p2;

assign p_cast48_fu_5099_p1 = empty_186_fu_5094_p2;

assign p_cast49_fu_5089_p1 = empty_185_fu_5084_p2;

assign p_cast50_fu_5079_p1 = empty_184_fu_5074_p2;

assign p_cast51_fu_5069_p1 = empty_183_fu_5064_p2;

assign p_cast52_fu_5059_p1 = empty_182_fu_5054_p2;

assign p_cast53_fu_5049_p1 = empty_181_fu_5044_p2;

assign p_cast54_fu_5039_p1 = empty_180_fu_5034_p2;

assign p_cast55_fu_5029_p1 = empty_179_fu_5024_p2;

assign p_cast56_fu_5019_p1 = empty_178_fu_5014_p2;

assign p_cast57_fu_5009_p1 = empty_177_fu_5004_p2;

assign p_cast58_fu_4999_p1 = empty_176_fu_4994_p2;

assign p_cast59_fu_4989_p1 = empty_175_fu_4983_p2;

assign p_cast60_fu_4978_p1 = empty_174_fu_4972_p2;

assign p_cast61_fu_4957_p1 = empty_173_fu_4951_p2;

assign p_cast62_fu_4946_p1 = empty_172_fu_4940_p2;

assign p_cast63_fu_4935_p1 = empty_171_fu_4929_p2;

assign p_cast64_fu_4924_p1 = empty_170_fu_4918_p2;

assign p_cast65_fu_4913_p1 = empty_169_fu_4907_p2;

assign p_cast66_fu_4902_p1 = empty_168_fu_4896_p2;

assign p_cast67_fu_4891_p1 = empty_167_fu_4885_p2;

assign p_cast68_fu_4880_p1 = empty_166_fu_4874_p2;

assign p_cast69_fu_4869_p1 = empty_165_fu_4863_p2;

assign p_cast70_fu_4858_p1 = empty_164_fu_4852_p2;

assign p_cast71_fu_4847_p1 = empty_163_fu_4841_p2;

assign p_cast72_fu_4836_p1 = empty_162_fu_4830_p2;

assign p_cast73_fu_4825_p1 = empty_161_fu_4819_p2;

assign p_cast74_fu_4814_p1 = empty_160_fu_4808_p2;

assign p_cast75_fu_4803_p1 = empty_159_fu_4797_p2;

assign p_cast76_fu_4792_p1 = empty_158_fu_4786_p2;

assign p_cast77_fu_4781_p1 = empty_157_fu_4775_p2;

assign p_cast78_fu_4770_p1 = empty_156_fu_4764_p2;

assign p_cast79_fu_4759_p1 = empty_155_fu_4753_p2;

assign p_cast80_fu_4748_p1 = empty_154_fu_4742_p2;

assign p_cast81_fu_4737_p1 = empty_153_fu_4731_p2;

assign p_cast82_fu_4726_p1 = empty_152_fu_4720_p2;

assign p_cast83_fu_4715_p1 = empty_151_fu_4709_p2;

assign p_cast84_fu_4704_p1 = empty_150_fu_4698_p2;

assign p_cast85_fu_4693_p1 = empty_149_fu_4687_p2;

assign p_cast86_fu_4682_p1 = empty_148_fu_4676_p2;

assign p_cast87_fu_4671_p1 = empty_147_fu_4665_p2;

assign p_cast88_fu_4660_p1 = empty_146_fu_4654_p2;

assign p_cast89_fu_4649_p1 = empty_145_fu_4643_p2;

assign p_cast90_fu_4638_p1 = empty_144_fu_4632_p2;

assign p_cast91_fu_4627_p1 = empty_143_fu_4621_p2;

assign p_cast92_fu_4616_p1 = empty_142_fu_4610_p2;

assign p_cast94_fu_4416_p1 = empty_127_fu_4411_p2;

assign p_cast95_fu_4406_p1 = empty_126_fu_4401_p2;

assign p_cast96_fu_4396_p1 = empty_125_fu_4391_p2;

assign p_cast97_fu_4386_p1 = empty_124_fu_4381_p2;

assign p_cast98_fu_4376_p1 = empty_123_fu_4371_p2;

assign p_cast99_fu_4366_p1 = empty_122_fu_4361_p2;

assign p_cast_fu_5389_p1 = empty_215_fu_5384_p2;

assign phi_mul15_cast93_fu_4962_p1 = phi_mul15_reg_3083;

assign phi_mul15_cast_fu_4605_p1 = phi_mul15_reg_3083;

assign phi_mul_cast168_fu_3989_p1 = phi_mul_reg_3038;

assign phi_mul_cast_fu_3632_p1 = phi_mul_reg_3038;

assign select_ln1251_fu_4525_p3 = ((icmp_ln1251_fu_4510_p2[0:0] === 1'b1) ? add_ln1251_fu_4504_p2 : sext_ln1251_fu_4521_p1);

assign select_ln1254_fu_5493_p3 = ((icmp_ln1254_fu_5482_p2[0:0] === 1'b1) ? add_ln1254_fu_5477_p2 : add_ln1254_1_fu_5488_p2);

assign select_ln1287_fu_5783_p3 = ((icmp_ln1287_fu_5777_p2[0:0] === 1'b1) ? status_0_reg_3186 : 32'd1);

assign sext_ln1251_fu_4521_p1 = $signed(xor_ln1251_fu_4516_p2);

assign sext_ln1263_fu_5604_p1 = $signed(tmp_18_fu_5595_p4);

assign sext_ln1265_fu_5644_p1 = $signed(tmp_19_fu_5635_p4);

assign sext_ln1273_fu_5754_p1 = $signed(tmp_20_fu_5745_p4);

assign sig_0_challengeBits_address1 = zext_ln54_fu_3468_p1;

assign sig_0_proofs_commun_address0 = grp_verifyProof_23_fu_3198_proof_0_communicatedBits_address0;

assign sig_0_proofs_commun_ce0 = grp_verifyProof_23_fu_3198_proof_0_communicatedBits_ce0;

assign sig_0_proofs_inputS_address0 = grp_verifyProof_23_fu_3198_proof_0_inputShare_address0;

assign sig_0_proofs_inputS_ce0 = grp_verifyProof_23_fu_3198_proof_0_inputShare_ce0;

assign sig_0_proofs_view3C_address0 = zext_ln1254_5_fu_5547_p1;

assign sub_ln1254_fu_3429_p2 = (zext_ln1254_1_fu_3425_p1 - zext_ln1236_fu_3401_p1);

assign tmp_10_fu_4543_p3 = {{indvar95_reg_3072}, {2'd0}};

assign tmp_11_fu_4562_p3 = {{54'd0}, {empty_137_fu_4556_p2}};

assign tmp_12_fu_4582_p3 = {{54'd0}, {empty_138_fu_4577_p2}};

assign tmp_13_fu_4596_p3 = {{54'd0}, {empty_139_fu_4591_p2}};

assign tmp_14_fu_5412_p3 = {{indvar182_reg_3106}, {2'd0}};

assign tmp_15_fu_5431_p3 = {{54'd0}, {empty_219_fu_5425_p2}};

assign tmp_16_fu_5451_p3 = {{54'd0}, {empty_220_fu_5446_p2}};

assign tmp_17_fu_5465_p3 = {{54'd0}, {empty_221_fu_5460_p2}};

assign tmp_18_fu_5595_p4 = {{{add_ln1263_reg_7747}, {1'd0}}, {loop_1_reg_3128}};

assign tmp_19_fu_5635_p4 = {{{add_ln1265_reg_7765}, {1'd0}}, {loop_2_reg_3140}};

assign tmp_1_fu_3623_p3 = {{54'd0}, {empty_51_fu_3618_p2}};

assign tmp_20_fu_5745_p4 = {{{add_ln1273_reg_7811}, {1'd0}}, {loop_3_reg_3163}};

assign tmp_25_cast_fu_5510_p3 = {{add_ln1254_2_fu_5505_p2}, {5'd0}};

assign tmp_2_fu_4439_p3 = {{indvar87_reg_3061}, {2'd0}};

assign tmp_3_fu_4458_p3 = {{54'd0}, {empty_131_fu_4452_p2}};

assign tmp_4_fu_3405_p3 = {{round_assign_reg_2992}, {5'd0}};

assign tmp_5_fu_3417_p3 = {{round_assign_reg_2992}, {2'd0}};

assign tmp_6_fu_4478_p3 = {{54'd0}, {empty_132_fu_4473_p2}};

assign tmp_7_fu_4492_p3 = {{54'd0}, {empty_133_fu_4487_p2}};

assign tmp_8_fu_3570_p3 = {{indvar_reg_3027}, {2'd0}};

assign tmp_9_fu_3589_p3 = {{54'd0}, {empty_49_fu_3583_p2}};

assign tmp_s_fu_3609_p3 = {{54'd0}, {empty_50_fu_3604_p2}};

assign trunc_ln386_1_fu_3501_p1 = lshr_ln54_fu_3495_p2[0:0];

assign trunc_ln386_2_fu_3540_p1 = lshr_ln54_2_fu_3534_p2[0:0];

assign trunc_ln386_fu_3473_p1 = round_assign_reg_2992[1:0];

assign trunc_ln54_1_fu_3550_p1 = lshr_ln54_3_fu_3544_p2[0:0];

assign trunc_ln54_fu_3521_p1 = lshr_ln54_1_fu_3515_p2[0:0];

assign trunc_ln81_fu_5474_p1 = select_ln1251_reg_6786[1:0];

assign trunc_ln_fu_3458_p4 = {{round_assign_reg_2992[7:2]}};

assign view3Slab_d0 = (xor_ln1269_fu_5689_p2 ^ view2s_outputShare_q1);

assign xor_ln1251_fu_4516_p2 = (challenge_reg_5850 ^ 2'd2);

assign xor_ln1269_fu_5689_p2 = (view1s_outputShare_q1 ^ pubKey_q0);

assign xor_ln54_1_fu_3505_p2 = (bitNumber_assign_fu_3477_p3 ^ 3'd7);

assign xor_ln54_fu_3485_p2 = (bitNumber_assign_fu_3477_p3 ^ 3'd6);

assign zext_ln1236_fu_3401_p1 = round_assign_reg_2992;

assign zext_ln1241_fu_3441_p1 = add_ln1241_fu_3435_p2;

assign zext_ln1250_cast_fu_3560_p1 = challenge_fu_3554_p3;

assign zext_ln1251_1_cast_fu_4533_p1 = select_ln1251_fu_4525_p3;

assign zext_ln1251_fu_4501_p1 = challenge_reg_5850;

assign zext_ln1253_fu_5518_p1 = select_ln1254_fu_5493_p3;

assign zext_ln1254_1_fu_3425_p1 = tmp_5_fu_3417_p3;

assign zext_ln1254_2_fu_5501_p1 = select_ln1254_fu_5493_p3;

assign zext_ln1254_3_fu_5534_p1 = loop_0_reg_3117;

assign zext_ln1254_4_fu_5538_p1 = loop_0_reg_3117;

assign zext_ln1254_5_fu_5547_p1 = add_ln1254_3_fu_5542_p2;

assign zext_ln1254_6_fu_5561_p1 = add_ln1254_4_reg_7742;

assign zext_ln1254_fu_3413_p1 = tmp_4_fu_3405_p3;

assign zext_ln1263_1_fu_5586_p1 = add_ln1263_1_fu_5581_p2;

assign zext_ln1263_fu_5577_p1 = loop_1_reg_3128;

assign zext_ln1265_1_fu_5630_p1 = add_ln1265_1_fu_5625_p2;

assign zext_ln1265_fu_5621_p1 = loop_2_reg_3140;

assign zext_ln1268_1_fu_5653_p1 = j_0_reg_3152;

assign zext_ln1268_fu_5649_p1 = j_0_reg_3152;

assign zext_ln1269_1_fu_5658_p1 = j_0_reg_3152;

assign zext_ln1269_2_fu_5667_p1 = add_ln1269_1_fu_5662_p2;

assign zext_ln1269_fu_5707_p1 = add_ln1269_fu_5702_p2;

assign zext_ln1273_1_fu_5734_p1 = add_ln1273_1_fu_5728_p2;

assign zext_ln1273_fu_5724_p1 = loop_3_reg_3163;

assign zext_ln1287_fu_5771_p1 = loop_4_reg_3175;

assign zext_ln54_1_fu_3491_p1 = xor_ln54_fu_3485_p2;

assign zext_ln54_2_fu_3511_p1 = xor_ln54_1_fu_3505_p2;

assign zext_ln54_fu_3468_p1 = trunc_ln_fu_3458_p4;

always @ (posedge ap_clk) begin
    zext_ln1254_reg_5801[4:0] <= 5'b00000;
    zext_ln1254_reg_5801[13] <= 1'b0;
    zext_ln1254_1_reg_5806[1:0] <= 2'b00;
    zext_ln1254_1_reg_5806[10] <= 1'b0;
    zext_ln1250_cast_reg_5858[10:2] <= 9'b000000000;
    tmp_8_reg_5868[1:0] <= 2'b00;
    empty_48_reg_5874[1:0] <= 2'b00;
    empty_48_reg_5874[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_5879[1:0] <= 2'b01;
    tmp_9_reg_5879[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_s_reg_5898[1:0] <= 2'b10;
    tmp_s_reg_5898[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_1_reg_5903[1:0] <= 2'b11;
    tmp_1_reg_5903[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    phi_mul_cast_reg_5918[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast167_reg_5928[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast166_reg_5933[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast165_reg_5948[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast164_reg_5953[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast163_reg_5968[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast162_reg_5973[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast161_reg_5988[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast160_reg_5993[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast159_reg_6008[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast158_reg_6013[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast157_reg_6028[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast156_reg_6033[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast155_reg_6048[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast154_reg_6053[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast153_reg_6068[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast152_reg_6073[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast151_reg_6088[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast150_reg_6093[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast149_reg_6108[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast148_reg_6113[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast147_reg_6128[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast146_reg_6133[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast145_reg_6148[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast144_reg_6153[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast143_reg_6168[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast142_reg_6173[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast141_reg_6188[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast140_reg_6193[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast139_reg_6208[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast138_reg_6213[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast137_reg_6228[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast136_reg_6233[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    phi_mul_cast168_reg_6248[14] <= 1'b0;
    p_cast135_reg_6297[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast134_reg_6302[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast133_reg_6317[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast132_reg_6322[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast131_reg_6337[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast130_reg_6342[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast129_reg_6357[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast128_reg_6362[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast127_reg_6377[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast126_reg_6382[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast125_reg_6397[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast124_reg_6402[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast123_reg_6417[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast122_reg_6422[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast121_reg_6437[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast120_reg_6442[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast119_reg_6457[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast118_reg_6462[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast117_reg_6477[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast116_reg_6482[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast115_reg_6497[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast114_reg_6502[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast113_reg_6517[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast112_reg_6522[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast111_reg_6537[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast110_reg_6542[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast109_reg_6557[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast108_reg_6562[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast107_reg_6577[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast106_reg_6582[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast105_reg_6597[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast104_reg_6602[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast103_reg_6617[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast102_reg_6622[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast101_reg_6637[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast100_reg_6642[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast99_reg_6657[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast98_reg_6662[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast97_reg_6677[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast96_reg_6682[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast95_reg_6697[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast94_reg_6702[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    tmp_2_reg_6730[1:0] <= 2'b00;
    empty_130_reg_6736[1:0] <= 2'b00;
    empty_130_reg_6736[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_3_reg_6741[1:0] <= 2'b01;
    tmp_3_reg_6741[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_6_reg_6760[1:0] <= 2'b10;
    tmp_6_reg_6760[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_7_reg_6765[1:0] <= 2'b11;
    tmp_7_reg_6765[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1251_reg_6780[2] <= 1'b0;
    zext_ln1251_1_cast_reg_6791[10:3] <= 8'b00000000;
    tmp_10_reg_6801[1:0] <= 2'b00;
    empty_136_reg_6807[1:0] <= 2'b00;
    empty_136_reg_6807[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_11_reg_6812[1:0] <= 2'b01;
    tmp_11_reg_6812[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_12_reg_6831[1:0] <= 2'b10;
    tmp_12_reg_6831[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_13_reg_6836[1:0] <= 2'b11;
    tmp_13_reg_6836[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    phi_mul15_cast_reg_6851[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast92_reg_6861[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast91_reg_6866[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast90_reg_6881[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast89_reg_6886[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast88_reg_6901[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast87_reg_6906[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast86_reg_6921[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast85_reg_6926[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast84_reg_6941[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast83_reg_6946[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast82_reg_6961[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast81_reg_6966[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast80_reg_6981[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast79_reg_6986[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast78_reg_7001[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast77_reg_7006[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast76_reg_7021[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast75_reg_7026[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast74_reg_7041[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast73_reg_7046[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast72_reg_7061[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast71_reg_7066[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast70_reg_7081[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast69_reg_7086[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast68_reg_7101[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast67_reg_7106[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast66_reg_7121[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast65_reg_7126[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast64_reg_7141[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast63_reg_7146[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast62_reg_7161[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast61_reg_7166[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    phi_mul15_cast93_reg_7181[14] <= 1'b0;
    p_cast60_reg_7230[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    p_cast59_reg_7235[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast58_reg_7250[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast57_reg_7255[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast56_reg_7270[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast55_reg_7275[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast54_reg_7290[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast53_reg_7295[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast52_reg_7310[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast51_reg_7315[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast50_reg_7330[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast49_reg_7335[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast48_reg_7350[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast47_reg_7355[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast46_reg_7370[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast45_reg_7375[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast44_reg_7390[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast43_reg_7395[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast42_reg_7410[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast41_reg_7415[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast40_reg_7430[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast39_reg_7435[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast38_reg_7450[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast37_reg_7455[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast36_reg_7470[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast35_reg_7475[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast34_reg_7490[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast33_reg_7495[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast32_reg_7510[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast31_reg_7515[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast30_reg_7530[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast29_reg_7535[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast28_reg_7550[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast27_reg_7555[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast26_reg_7570[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast25_reg_7575[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast24_reg_7590[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast23_reg_7595[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast22_reg_7610[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast21_reg_7615[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast20_reg_7630[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    p_cast_reg_7635[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    tmp_14_reg_7663[1:0] <= 2'b00;
    empty_218_reg_7669[1:0] <= 2'b00;
    empty_218_reg_7669[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_15_reg_7674[1:0] <= 2'b01;
    tmp_15_reg_7674[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_16_reg_7693[1:0] <= 2'b10;
    tmp_16_reg_7693[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_17_reg_7698[1:0] <= 2'b11;
    tmp_17_reg_7698[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_25_cast_reg_7719[4:0] <= 5'b00000;
    zext_ln1253_reg_7724[10:3] <= 8'b00000000;
    zext_ln1268_reg_7783[9:3] <= 7'b0000000;
end

endmodule //verify
