{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,104,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":5}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"t1-1_ul8.cl:5 (chan)","type":"resource"}],"data":[15,104,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[247,251,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'i' (t1-1_ul8.cl:15)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 5 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ul' (t1-1_ul8.cl:17)","type":"resource"},{"children":[{"count":3,"data":[58,521,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[58,521,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[110,92,0,3,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Select","type":"resource"}],"data":[366,129,0,3,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"t1-1_ul8.cl:15","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[42,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"t1-1_ul8.cl:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[472,2018,9,0,2],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Load","type":"resource"}],"data":[508,2020,9,0,2],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"t1-1_ul8.cl:18","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2716,4594,10,3,15],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"in","total_kernel_resources":[2716,4594,10,3,15],"total_percent":[0.360469,0.214595,0.163436,0.146049,0.0757576],"type":"function"},{"children":[{"data":[901,1213,13,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'i' (t1-1_ul8.cl:33)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'j' (t1-1_ul8.cl:38)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'k' (t1-1_ul8.cl:35)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (t1-1_ul8.cl:41)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'running_sum' (t1-1_ul8.cl:39)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"256 bits","Implemented size":"4096 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n4096B requested,\n4096B implemented.","type":"brief"}],"name":"t1-1_ul8.cl:31 (tA)","type":"resource"},{"children":[{"count":7,"data":[720,4234,4,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":13,"data":[13,5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[759,4239,4,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[96,96,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Select","type":"resource"}],"data":[536,201,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"t1-1_ul8.cl:33","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"State","type":"resource"},{"count":4,"data":[4,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Select","type":"resource"}],"data":[142,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"t1-1_ul8.cl:35","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Select","type":"resource"}],"data":[141,3,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"t1-1_ul8.cl:38","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[366,2128,10,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"Store","type":"resource"}],"data":[453,2174,10,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"t1-1_ul8.cl:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"Channel Read","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"t1-1_ul8.cl:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[1577,3256,10,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"Load","type":"resource"},{"count":7,"data":[200,96,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Select","type":"resource"}],"data":[1864,3398,10,9.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"t1-1_ul8.cl:42","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[320,12,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"t1-1_ul8.cl:41","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6676,13197,44,11,72],"debug":[[{"filename":"t1-1_ul8.cl","line":31}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"matrixMult","total_kernel_resources":[6676,13197,44,11,72],"total_percent":[1.00268,0.57747,0.469497,0.642617,0.277778],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[13530,23250,56,14,87],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[26662,43280,168,14,87],"total_percent":[3.39527,2.02086,1.53973,2.45363,0.353535],"type":"module"}