Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 20:44:29 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    148         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (287)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 146 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (287)
--------------------------------------------------
 There are 287 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.614        0.000                      0                   49        0.178        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.614        0.000                      0                   48        0.178        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.933        0.000                      0                    1        0.745        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.704ns (22.428%)  route 2.435ns (77.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.567     5.088    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.833     6.378    MPG_instance/s_cnt_out_reg[11]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.807     7.308    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.795     8.227    MPG_instance/s_en_in
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.841    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.704ns (22.428%)  route 2.435ns (77.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.567     5.088    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.833     6.378    MPG_instance/s_cnt_out_reg[11]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.807     7.308    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.795     8.227    MPG_instance/s_en_in
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.841    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.903%)  route 2.123ns (75.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.567     5.088    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.833     6.378    MPG_instance/s_cnt_out_reg[11]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.807     7.308    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.483     7.915    MPG_instance/s_en_in
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.856    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.903%)  route 2.123ns (75.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.567     5.088    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.833     6.378    MPG_instance/s_cnt_out_reg[11]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.807     7.308    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.483     7.915    MPG_instance/s_en_in
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.856    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.903%)  route 2.123ns (75.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.567     5.088    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.833     6.378    MPG_instance/s_cnt_out_reg[11]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.502 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.807     7.308    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.483     7.915    MPG_instance/s_en_in
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.856    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.732ns (75.910%)  route 0.550ns (24.090%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.129    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.786 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.795    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.352 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.352    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.109    15.111    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 1.724ns (75.825%)  route 0.550ns (24.175%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.129    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.786 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.795    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.344 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.344    SSD_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.109    15.111    SSD_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.692ns (77.487%)  route 0.492ns (22.513%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.034    MPG_instance/s_cnt_out_reg[1]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.708 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.708    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.822    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.270 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.270    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.448    14.789    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.062    15.090    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 1.671ns (77.268%)  route 0.492ns (22.732%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.492     6.034    MPG_instance/s_cnt_out_reg[1]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.708 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.708    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.822    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.249 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.249    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.448    14.789    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.062    15.090    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.648ns (74.989%)  route 0.550ns (25.011%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.541     6.129    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.786 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.795    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.268 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.268    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.109    15.111    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.111     1.697    MPG_instance/s_dff2_out[4]
    SLICE_X14Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.059     1.519    MPG_instance/s_dff3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff1_out_reg[1]/Q
                         net (fo=1, routed)           0.105     1.714    MPG_instance/s_dff1_out[1]
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.046     1.504    MPG_instance/s_dff2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  SSD_instance/s_cnt_out_reg[6]/Q
                         net (fo=1, routed)           0.114     1.715    SSD_instance/s_cnt_out_reg_n_0_[6]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    SSD_instance/s_cnt_out_reg[4]_i_1_n_5
    SLICE_X14Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    SSD_instance/s_cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff1_out_reg[2]/Q
                         net (fo=1, routed)           0.170     1.779    MPG_instance/s_dff1_out[2]
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.066     1.524    MPG_instance/s_dff2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  MPG_instance/s_dff1_out_reg[3]/Q
                         net (fo=1, routed)           0.170     1.778    MPG_instance/s_dff1_out[3]
    SLICE_X11Y33         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.066     1.523    MPG_instance/s_dff2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.117     1.705    MPG_instance/s_cnt_out_reg[7]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_4
    SLICE_X13Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    MPG_instance/s_cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MPG_instance/s_cnt_out_reg[15]/Q
                         net (fo=2, routed)           0.117     1.706    MPG_instance/s_cnt_out_reg[15]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     1.962    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MPG_instance/s_cnt_out_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    MPG_instance/s_cnt_out_reg[3]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_4
    SLICE_X13Y37         FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  MPG_instance/s_cnt_out_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    MPG_instance/s_cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_instance/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clkdiv_instance/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  clkdiv_instance/clk_reg/Q
                         net (fo=3, routed)           0.175     1.786    clkdiv_instance/clk
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  clkdiv_instance/clk_i_1/O
                         net (fo=1, routed)           0.000     1.831    clkdiv_instance/p_0_in
    SLICE_X10Y39         FDCE                                         r  clkdiv_instance/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.120     1.567    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.120     1.708    MPG_instance/s_cnt_out_reg[11]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_4
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    MPG_instance/s_cnt_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y39   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y40   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.534%)  route 2.113ns (78.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.561     5.082    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           1.207     6.745    MPG_instance/Q[0]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     6.869 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.907     7.776    clkdiv_instance/reset
    SLICE_X10Y39         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.449    14.790    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.319    14.709    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  6.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.272%)  route 0.505ns (70.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.175     1.786    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X8Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.831 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.330     2.161    clkdiv_instance/reset
    SLICE_X10Y39         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.745    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.496ns  (logic 2.359ns (10.486%)  route 20.137ns (89.514%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.202    15.824    g0_b1_i_1_n_7
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.299    16.123 r  g1_b8__79/O
                         net (fo=3, routed)           0.969    17.092    g1_b8__79_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  Color[7]_i_73/O
                         net (fo=1, routed)           0.000    17.216    Color[7]_i_73_n_0
    SLICE_X5Y28          MUXF7 (Prop_muxf7_I0_O)      0.212    17.428 r  Color_reg[7]_i_35/O
                         net (fo=2, routed)           1.436    18.863    Color_reg[7]_i_35_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.321    19.184 r  Color[4]_i_24/O
                         net (fo=1, routed)           0.728    19.913    Color[4]_i_24_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.328    20.241 r  Color[4]_i_11/O
                         net (fo=1, routed)           1.133    21.374    Color[4]_i_11_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.498 r  Color[4]_i_4/O
                         net (fo=1, routed)           0.874    22.372    Color[4]_i_4_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.124    22.496 r  Color[4]_i_1/O
                         net (fo=1, routed)           0.000    22.496    farm[0,0][4]
    SLICE_X12Y13         FDRE                                         r  Color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.824ns  (logic 2.133ns (9.773%)  route 19.691ns (90.227%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.202    15.824    g0_b1_i_1_n_7
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.299    16.123 r  g1_b8__79/O
                         net (fo=3, routed)           0.969    17.092    g1_b8__79_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  Color[7]_i_73/O
                         net (fo=1, routed)           0.000    17.216    Color[7]_i_73_n_0
    SLICE_X5Y28          MUXF7 (Prop_muxf7_I0_O)      0.212    17.428 r  Color_reg[7]_i_35/O
                         net (fo=2, routed)           1.015    18.443    Color_reg[7]_i_35_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.299    18.742 r  Color[7]_i_16/O
                         net (fo=1, routed)           1.126    19.868    Color[7]_i_16_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124    19.992 r  Color[7]_i_7/O
                         net (fo=1, routed)           0.904    20.896    Color[7]_i_7_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.020 r  Color[7]_i_3/O
                         net (fo=1, routed)           0.680    21.700    Color[7]_i_3_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.824 r  Color[7]_i_1/O
                         net (fo=1, routed)           0.000    21.824    farm[0,0][7]
    SLICE_X12Y15         FDRE                                         r  Color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.392ns  (logic 2.391ns (11.177%)  route 19.001ns (88.823%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT5=1 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.029    15.651    g0_b1_i_1_n_7
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.299    15.950 r  g1_b6__41/O
                         net (fo=3, routed)           1.268    17.218    g1_b6__41_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  Color[11]_i_120/O
                         net (fo=1, routed)           0.000    17.342    Color[11]_i_120_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    17.551 r  Color_reg[11]_i_68/O
                         net (fo=2, routed)           0.859    18.409    Color_reg[11]_i_68_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.297    18.706 r  Color[8]_i_25/O
                         net (fo=1, routed)           1.409    20.116    Color[8]_i_25_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.240 r  Color[8]_i_11/O
                         net (fo=1, routed)           0.000    20.240    Color[8]_i_11_n_0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    20.454 r  Color_reg[8]_i_4/O
                         net (fo=1, routed)           0.641    21.095    Color_reg[8]_i_4_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I3_O)        0.297    21.392 r  Color[8]_i_1/O
                         net (fo=1, routed)           0.000    21.392    farm[0,0][8]
    SLICE_X12Y12         FDRE                                         r  Color_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.048ns  (logic 2.009ns (9.545%)  route 19.039ns (90.455%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT1=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 f  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       13.992    15.615    g0_b1_i_1_n_7
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.299    15.914 r  g1_b9__35/O
                         net (fo=3, routed)           1.191    17.105    g1_b9__35_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.124    17.229 r  Color[5]_i_39/O
                         net (fo=1, routed)           0.000    17.229    Color[5]_i_39_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I1_O)      0.214    17.443 r  Color_reg[5]_i_19/O
                         net (fo=1, routed)           1.258    18.701    Color_reg[5]_i_19_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.297    18.998 r  Color[5]_i_8/O
                         net (fo=1, routed)           0.777    19.775    Color[5]_i_8_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.899 r  Color[5]_i_4/O
                         net (fo=1, routed)           1.025    20.924    Color[5]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.124    21.048 r  Color[5]_i_1/O
                         net (fo=1, routed)           0.000    21.048    farm[0,0][5]
    SLICE_X10Y15         FDRE                                         r  Color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.847ns  (logic 2.009ns (9.637%)  route 18.838ns (90.363%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT1=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.207    15.829    g0_b1_i_1_n_7
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.299    16.128 r  g1_b8__80/O
                         net (fo=3, routed)           0.991    17.119    g1_b8__80_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124    17.243 r  Color[1]_i_34/O
                         net (fo=1, routed)           0.000    17.243    Color[1]_i_34_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    17.457 r  Color_reg[1]_i_12/O
                         net (fo=1, routed)           1.128    18.585    Color_reg[1]_i_12_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.297    18.882 r  Color[1]_i_4/O
                         net (fo=1, routed)           1.023    19.905    Color[1]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.029 r  Color[1]_i_2/O
                         net (fo=1, routed)           0.693    20.723    Color[1]_i_2_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124    20.847 r  Color[1]_i_1/O
                         net (fo=1, routed)           0.000    20.847    farm[0,0][1]
    SLICE_X13Y15         FDRE                                         r  Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.741ns  (logic 2.393ns (11.538%)  route 18.348ns (88.462%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.367    15.989    g0_b1_i_1_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.299    16.288 r  g0_b7__62/O
                         net (fo=2, routed)           0.809    17.097    g0_b7__62_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124    17.221 r  Color[9]_i_119/O
                         net (fo=1, routed)           0.000    17.221    Color[9]_i_119_n_0
    SLICE_X4Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    17.438 r  Color_reg[9]_i_57/O
                         net (fo=1, routed)           0.000    17.438    Color_reg[9]_i_57_n_0
    SLICE_X4Y28          MUXF8 (Prop_muxf8_I1_O)      0.094    17.532 r  Color_reg[9]_i_22/O
                         net (fo=1, routed)           1.295    18.827    Color_reg[9]_i_22_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.316    19.143 r  Color[9]_i_9/O
                         net (fo=1, routed)           0.000    19.143    Color[9]_i_9_n_0
    SLICE_X13Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    19.360 r  Color_reg[9]_i_4/O
                         net (fo=1, routed)           1.082    20.442    Color_reg[9]_i_4_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.299    20.741 r  Color[9]_i_1/O
                         net (fo=1, routed)           0.000    20.741    farm[0,0][9]
    SLICE_X11Y13         FDRE                                         r  Color_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.693ns  (logic 2.014ns (9.733%)  route 18.679ns (90.267%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT1=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.320    15.942    g0_b1_i_1_n_7
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.299    16.241 r  g0_b8__44/O
                         net (fo=2, routed)           0.665    16.906    g0_b8__44_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124    17.030 r  Color[6]_i_76/O
                         net (fo=1, routed)           0.000    17.030    Color[6]_i_76_n_0
    SLICE_X7Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    17.247 r  Color_reg[6]_i_36/O
                         net (fo=1, routed)           1.027    18.274    Color_reg[6]_i_36_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.299    18.573 r  Color[6]_i_12/O
                         net (fo=1, routed)           0.666    19.239    Color[6]_i_12_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.363 r  Color[6]_i_4/O
                         net (fo=1, routed)           1.206    20.569    Color[6]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.124    20.693 r  Color[6]_i_1/O
                         net (fo=1, routed)           0.000    20.693    farm[0,0][6]
    SLICE_X10Y15         FDRE                                         r  Color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.362ns  (logic 2.476ns (12.160%)  route 17.886ns (87.840%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.029    15.651    g0_b1_i_1_n_7
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.299    15.950 r  g1_b6__41/O
                         net (fo=3, routed)           1.268    17.218    g1_b6__41_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  Color[11]_i_120/O
                         net (fo=1, routed)           0.000    17.342    Color[11]_i_120_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    17.551 r  Color_reg[11]_i_68/O
                         net (fo=2, routed)           0.677    18.227    Color_reg[11]_i_68_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I2_O)        0.297    18.524 r  Color[11]_i_39/O
                         net (fo=1, routed)           0.000    18.524    Color[11]_i_39_n_0
    SLICE_X6Y22          MUXF7 (Prop_muxf7_I1_O)      0.214    18.738 r  Color_reg[11]_i_24/O
                         net (fo=1, routed)           1.117    19.856    Color_reg[11]_i_24_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.297    20.153 r  Color[11]_i_8/O
                         net (fo=1, routed)           0.000    20.153    Color[11]_i_8_n_0
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    20.362 r  Color_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    20.362    farm[0,0][11]
    SLICE_X10Y13         FDRE                                         r  Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.316ns  (logic 2.009ns (9.889%)  route 18.307ns (90.111%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT1=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 f  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       14.207    15.829    g0_b1_i_1_n_7
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.299    16.128 r  g1_b7__78/O
                         net (fo=4, routed)           0.830    16.958    g1_b7__78_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.124    17.082 r  Color[10]_i_80/O
                         net (fo=1, routed)           0.000    17.082    Color[10]_i_80_n_0
    SLICE_X6Y26          MUXF7 (Prop_muxf7_I1_O)      0.214    17.296 r  Color_reg[10]_i_39/O
                         net (fo=1, routed)           0.827    18.123    Color_reg[10]_i_39_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I3_O)        0.297    18.420 r  Color[10]_i_13/O
                         net (fo=1, routed)           0.636    19.056    Color[10]_i_13_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.180 r  Color[10]_i_4/O
                         net (fo=1, routed)           1.013    20.192    Color[10]_i_4_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.124    20.316 r  Color[10]_i_1/O
                         net (fo=1, routed)           0.000    20.316    farm[0,0][10]
    SLICE_X10Y13         FDRE                                         r  Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.172ns  (logic 2.133ns (10.574%)  route 18.039ns (89.426%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE                         0.000     0.000 r  Vcount_reg[2]/C
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.795     1.251    Vcount_reg_n_0_[2]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.375 r  g0_b1_i_8/O
                         net (fo=1, routed)           0.000     1.375    g0_b1_i_8_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.622 r  g0_b1_i_1/O[0]
                         net (fo=1483, routed)       12.331    13.953    g0_b1_i_1_n_7
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.299    14.252 r  g0_b2__57/O
                         net (fo=2, routed)           0.886    15.138    g0_b2__57_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124    15.262 r  Color[3]_i_112/O
                         net (fo=1, routed)           0.667    15.929    Color[3]_i_112_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.124    16.053 r  Color[3]_i_65/O
                         net (fo=1, routed)           0.000    16.053    Color[3]_i_65_n_0
    SLICE_X4Y21          MUXF7 (Prop_muxf7_I0_O)      0.212    16.265 r  Color_reg[3]_i_29/O
                         net (fo=1, routed)           0.585    16.850    Color_reg[3]_i_29_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.299    17.149 r  Color[3]_i_10/O
                         net (fo=1, routed)           1.627    18.776    Color[3]_i_10_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124    18.900 r  Color[3]_i_3/O
                         net (fo=2, routed)           1.148    20.048    Color[3]_i_3_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124    20.172 r  Color[3]_i_1/O
                         net (fo=1, routed)           0.000    20.172    farm[0,0][3]
    SLICE_X13Y15         FDRE                                         r  Color_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.098     0.239    clkdiv_instance/clock25mh
    SLICE_X8Y39          LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     0.284    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.984%)  route 0.100ns (35.016%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  Vcount_reg[9]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Vcount_reg[9]/Q
                         net (fo=9, routed)           0.100     0.241    Vcount_reg_n_0_[9]
    SLICE_X33Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.286 r  Vsync_i_1/O
                         net (fo=1, routed)           0.000     0.286    Vsync0
    SLICE_X33Y18         FDRE                                         r  Vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[1,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE                         0.000     0.000 r  Squares_reg[1,0][0]/C
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[1,0][0]/Q
                         net (fo=3, routed)           0.123     0.264    MPG_instance/Squares_reg[1,0][0]
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.309 r  MPG_instance/Squares[1,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    MPG_instance_n_11
    SLICE_X9Y32          FDRE                                         r  Squares_reg[1,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  Squares_reg[0,1][3]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,1][3]/Q
                         net (fo=3, routed)           0.133     0.274    MPG_instance/Squares_reg[0,1][3]_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.319 r  MPG_instance/Squares[0,1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    MPG_instance_n_21
    SLICE_X13Y32         FDRE                                         r  Squares_reg[0,1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE                         0.000     0.000 r  Color_reg[1]/C
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Color_reg[1]/Q
                         net (fo=1, routed)           0.136     0.277    Color_reg_n_0_[1]
    SLICE_X13Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    B[1]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.014%)  route 0.211ns (59.986%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=37, routed)          0.211     0.352    TCH_reg_n_0
    SLICE_X32Y17         FDCE                                         r  Vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.014%)  route 0.211ns (59.986%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=37, routed)          0.211     0.352    TCH_reg_n_0
    SLICE_X32Y17         FDCE                                         r  Vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.014%)  route 0.211ns (59.986%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=37, routed)          0.211     0.352    TCH_reg_n_0
    SLICE_X32Y17         FDCE                                         r  Vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clock25mh_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.167     0.308    clkdiv_instance/clock25mh
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  clkdiv_instance/clock25mh_i_1/O
                         net (fo=1, routed)           0.000     0.353    clkdiv_instance/clock25mh_i_1_n_0
    SLICE_X9Y39          FDCE                                         r  clkdiv_instance/clock25mh_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select_CoordY_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  Select_CoordY_reg[0]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Select_CoordY_reg[0]/Q
                         net (fo=26, routed)          0.168     0.309    MPG_instance/p_2_in[0]
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_3
    SLICE_X13Y34         FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 4.757ns (47.958%)  route 5.163ns (52.042%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.711     6.302    SSD_instance/p_0_in[1]
    SLICE_X15Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.454 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.829     7.283    SSD_instance/s_top_mux[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.354     7.637 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.623    11.260    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    14.993 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.993    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 4.506ns (46.976%)  route 5.087ns (53.024%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.874     6.466    SSD_instance/p_0_in[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.618 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.802     7.419    SSD_instance/s_top_mux[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.332     7.751 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.410    11.162    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.666 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.666    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.756ns (49.734%)  route 4.807ns (50.266%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.874     6.466    SSD_instance/p_0_in[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.618 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.766     7.384    SSD_instance/s_top_mux[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I4_O)        0.358     7.742 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.166    10.908    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.636 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.636    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.531ns (47.952%)  route 4.918ns (52.048%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.711     6.302    SSD_instance/p_0_in[1]
    SLICE_X15Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.454 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.844     7.298    SSD_instance/s_top_mux[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.326     7.624 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.364    10.987    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.523 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.523    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.532ns (48.000%)  route 4.909ns (52.000%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.711     6.302    SSD_instance/p_0_in[1]
    SLICE_X15Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.454 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.834     7.288    SSD_instance/s_top_mux[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.326     7.614 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.365    10.979    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.514 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.514    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.531ns (49.066%)  route 4.704ns (50.934%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.874     6.466    SSD_instance/p_0_in[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.618 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.766     7.384    SSD_instance/s_top_mux[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I4_O)        0.332     7.716 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.063    10.779    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.308 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.308    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.507ns (50.569%)  route 4.405ns (49.431%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.711     6.302    SSD_instance/p_0_in[1]
    SLICE_X15Y27         LUT5 (Prop_lut5_I2_O)        0.152     6.454 f  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.597     7.051    SSD_instance/s_top_mux[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.326     7.377 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.098    10.475    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.985 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.985    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.165ns (50.976%)  route 4.006ns (49.024%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.874     6.466    SSD_instance/p_0_in[1]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.590 r  SSD_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131     9.721    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.244 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.244    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.145ns (51.397%)  route 3.920ns (48.603%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.849     6.441    SSD_instance/p_0_in[1]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.070     9.635    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.138 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.138    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.141ns (51.833%)  route 3.848ns (48.167%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=14, routed)          0.711     6.302    SSD_instance/p_0_in[1]
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.426 r  SSD_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.138     9.563    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.062 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.062    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.231ns (49.476%)  route 0.236ns (50.524%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.180     1.766    MPG_instance/s_dff2_out[4]
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  MPG_instance/Select_CoordY[1]_i_3/O
                         net (fo=1, routed)           0.056     1.867    MPG_instance/Select_CoordY[1]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    MPG_instance_n_2
    SLICE_X14Y34         FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.231ns (47.839%)  route 0.252ns (52.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.146     1.732    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.777 r  MPG_instance/Select_CoordY[0]_i_3/O
                         net (fo=2, routed)           0.106     1.883    MPG_instance/MPG_out__0[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    MPG_instance_n_3
    SLICE_X13Y34         FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.231ns (42.919%)  route 0.307ns (57.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.148     1.734    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.159     1.938    MPG_instance/neqOp
    SLICE_X13Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.983 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.983    MPG_instance_n_0
    SLICE_X13Y34         FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.209ns (37.361%)  route 0.350ns (62.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.350     1.962    clkdiv_instance/clk_out1_reg_0[0]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.045     2.007 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     2.007    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clock25mh_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.209ns (34.848%)  route 0.391ns (65.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.175     1.786    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X8Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.831 f  MPG_instance/clk_i_2/O
                         net (fo=52, routed)          0.215     2.047    clkdiv_instance/reset
    SLICE_X9Y39          FDCE                                         f  clkdiv_instance/clock25mh_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.309ns (48.993%)  route 0.322ns (51.007%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[2]/Q
                         net (fo=4, routed)           0.164     1.750    MPG_instance/s_dff2_out[2]
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.049     1.799 r  MPG_instance/Select_CoordX[0]_i_3/O
                         net (fo=2, routed)           0.158     1.957    MPG_instance/MPG_out__0[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.119     2.076 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    MPG_instance_n_1
    SLICE_X12Y34         FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[2,1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.276ns (38.981%)  route 0.432ns (61.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.148     1.734    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.177     1.956    MPG_instance/neqOp
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.001 r  MPG_instance/Squares[2,1][1]_i_2/O
                         net (fo=1, routed)           0.107     2.108    MPG_instance/Squares[2,1][1]_i_2_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.153 r  MPG_instance/Squares[2,1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.153    MPG_instance_n_25
    SLICE_X15Y33         FDRE                                         r  Squares_reg[2,1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[2,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.276ns (37.430%)  route 0.461ns (62.570%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.148     1.734    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.779 f  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.178     1.957    MPG_instance/neqOp
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.002 r  MPG_instance/Squares[2,1][0]_i_2/O
                         net (fo=1, routed)           0.135     2.137    MPG_instance/Squares[2,1][0]_i_2_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I3_O)        0.045     2.182 r  MPG_instance/Squares[2,1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.182    MPG_instance_n_26
    SLICE_X15Y33         FDRE                                         r  Squares_reg[2,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[1,1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.276ns (33.017%)  route 0.560ns (66.983%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.148     1.734    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.272     2.051    MPG_instance/neqOp
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.096 r  MPG_instance/Squares[1,1][1]_i_2/O
                         net (fo=1, routed)           0.140     2.236    MPG_instance/Squares[1,1][1]_i_2_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.281 r  MPG_instance/Squares[1,1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.281    MPG_instance_n_22
    SLICE_X14Y33         FDRE                                         r  Squares_reg[1,1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[3,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.276ns (32.929%)  route 0.562ns (67.071%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.148     1.734    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.779 f  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.362     2.142    MPG_instance/neqOp
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.045     2.187 r  MPG_instance/Squares[3,3][0]_i_2/O
                         net (fo=1, routed)           0.051     2.238    MPG_instance/Squares[3,3][0]_i_2_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.045     2.283 r  MPG_instance/Squares[3,3][0]_i_1/O
                         net (fo=1, routed)           0.000     2.283    MPG_instance_n_53
    SLICE_X9Y31          FDRE                                         r  Squares_reg[3,3][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.470ns  (logic 1.452ns (41.861%)  route 2.017ns (58.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           2.017     3.470    MPG_instance/D[4]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.295ns  (logic 1.454ns (44.114%)  route 1.842ns (55.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.842     3.295    MPG_instance/D[1]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 1.451ns (44.206%)  route 1.832ns (55.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.832     3.283    MPG_instance/D[2]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.441ns (44.356%)  route 1.808ns (55.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.808     3.249    MPG_instance/D[0]
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444     4.785    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.241ns  (logic 1.451ns (44.769%)  route 1.790ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.790     3.241    MPG_instance/D[3]
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444     4.785    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.219ns (22.092%)  route 0.773ns (77.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.773     0.992    MPG_instance/D[3]
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.805     1.015    MPG_instance/D[0]
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.219ns (21.297%)  route 0.811ns (78.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.811     1.030    MPG_instance/D[2]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.222ns (21.301%)  route 0.820ns (78.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.820     1.042    MPG_instance/D[1]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.221ns (19.946%)  route 0.885ns (80.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.885     1.106    MPG_instance/D[4]
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C





