

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1575787|  1575787|  8.022 ms|  8.022 ms|  1575788|  1575788|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78  |main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2  |   131074|   131074|   0.655 ms|   0.655 ms|  131074|  131074|       no|
        |grp_main_Pipeline_loop_0_loop_1_fu_92                    |main_Pipeline_loop_0_loop_1                    |   720928|   720928|   3.605 ms|   3.605 ms|  720928|  720928|       no|
        |grp_main_Pipeline_loop_2_fu_99                           |main_Pipeline_loop_2                           |     2570|     2570|  13.084 us|  13.084 us|    2570|    2570|       no|
        |grp_main_Pipeline_loop_0_loop_11_fu_106                  |main_Pipeline_loop_0_loop_11                   |   720928|   720928|   3.605 ms|   3.605 ms|  720928|  720928|       no|
        |grp_main_Pipeline_loop_22_fu_113                         |main_Pipeline_loop_22                          |     2580|     2580|  13.135 us|  13.135 us|    2580|    2580|       no|
        |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120                 |main_Pipeline_VITIS_LOOP_83_3                  |      263|      263|   1.315 us|   1.315 us|     263|     263|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    3686|   3994|    -|
|Memory           |      132|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    630|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      132|   10|    3771|   4641|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U32                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|  365|  421|    0|
    |fcmp_32ns_32ns_1_4_no_dsp_1_U34                          |fcmp_32ns_32ns_1_4_no_dsp_1                    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U33                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|  199|  324|    0|
    |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78  |main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2  |        0|   0|  112|  257|    0|
    |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120                 |main_Pipeline_VITIS_LOOP_83_3                  |        0|   0|  421|  346|    0|
    |grp_main_Pipeline_loop_0_loop_1_fu_92                    |main_Pipeline_loop_0_loop_1                    |        0|   0|  691|  675|    0|
    |grp_main_Pipeline_loop_0_loop_11_fu_106                  |main_Pipeline_loop_0_loop_11                   |        0|   0|  691|  675|    0|
    |grp_main_Pipeline_loop_2_fu_99                           |main_Pipeline_loop_2                           |        0|   5|  821|  963|    0|
    |grp_main_Pipeline_loop_22_fu_113                         |main_Pipeline_loop_22                          |        0|   0|  386|  333|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|  10| 3686| 3994|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_U      |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |B_U      |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |sum_U    |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |sum_s_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |w_U      |w_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                 |      132|  0|   0|    0|  66560|  160|     5|      2129920|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln86_fu_130_p2              |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  17|          11|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  31|          6|    8|         48|
    |A_ce0              |  31|          6|    1|          6|
    |A_d0               |  14|          3|   32|         96|
    |A_we0              |  14|          3|    1|          3|
    |B_address0         |  31|          6|    8|         48|
    |B_ce0              |  31|          6|    1|          6|
    |B_d0               |  14|          3|   32|         96|
    |B_we0              |  14|          3|    1|          3|
    |ap_NS_fsm          |  65|         16|    1|         16|
    |grp_fu_170_ce      |  20|          4|    1|          4|
    |grp_fu_170_p0      |  20|          4|   32|        128|
    |grp_fu_170_p1      |  20|          4|   32|        128|
    |grp_fu_174_ce      |  20|          4|    1|          4|
    |grp_fu_174_p0      |  20|          4|   32|        128|
    |grp_fu_174_p1      |  20|          4|   32|        128|
    |grp_fu_178_ce      |  20|          4|    1|          4|
    |grp_fu_178_opcode  |  20|          4|    5|         20|
    |grp_fu_178_p0      |  20|          4|   32|        128|
    |grp_fu_178_p1      |  20|          4|   32|        128|
    |sum_address0       |  20|          4|    8|         32|
    |sum_ce0            |  20|          4|    1|          4|
    |sum_d0             |  14|          3|   32|         96|
    |sum_s_address0     |  20|          4|    8|         32|
    |sum_s_ce0          |  20|          4|    1|          4|
    |sum_s_d0           |  14|          3|   32|         96|
    |sum_s_we0          |  14|          3|    1|          3|
    |sum_we0            |  14|          3|    1|          3|
    |w_address0         |  20|          4|   16|         64|
    |w_ce0              |  20|          4|    1|          4|
    |w_we0              |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 630|        130|  387|       1462|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_165                                                        |  32|   0|   32|          0|
    |B_load_reg_155                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                             |  15|   0|   15|          0|
    |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg                 |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg                  |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg                    |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_22_fu_113_ap_start_reg                         |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_2_fu_99_ap_start_reg                           |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  85|   0|   85|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%f_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'f_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 17 'alloca' 'A' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%B = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 18 'alloca' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%sum = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 19 'alloca' 'sum' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%sum_s = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 20 'alloca' 'sum_s' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%w = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 21 'alloca' 'w' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2, i32 %w, i32 %sum, i32 %sum_s, i32 %A, i32 %B"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2, i32 %w, i32 %sum, i32 %sum_s, i32 %A, i32 %B"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_1, i32 %B, i32 %w, i32 %sum_s"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_1, i32 %B, i32 %w, i32 %sum_s"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (3.25ns)   --->   "%B_load = load i8 %B_addr"   --->   Operation 27 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 28 [1/2] (3.25ns)   --->   "%B_load = load i8 %B_addr"   --->   Operation 28 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 29 [2/2] (1.58ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_2, i32 %B_load, i32 %sum_s, i32 %B"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_11, i32 %A, i32 %w, i32 %sum"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_2, i32 %B_load, i32 %sum_s, i32 %B"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_11, i32 %A, i32 %w, i32 %sum"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [2/2] (3.25ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 35 [1/2] (3.25ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 35 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_22, i32 %A_load, i32 %sum, i32 %A"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_22, i32 %A_load, i32 %sum, i32 %A"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_83_3, i32 %A, i32 %B, i9 %f_1_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_83_3, i32 %A, i32 %B, i9 %f_1_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.81>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln47 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:47]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%f_1_loc_load = load i9 %f_1_loc"   --->   Operation 42 'load' 'f_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (1.82ns)   --->   "%icmp_ln86 = icmp_ne  i9 %f_1_loc_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:86]   --->   Operation 43 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln90 = select i1 %icmp_ln86, i32 4294967295, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:90]   --->   Operation 44 'select' 'select_ln90' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln90 = ret i32 %select_ln90" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:90]   --->   Operation 45 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
f_1_loc            (alloca       ) [ 0011111111111111]
A                  (alloca       ) [ 0011111111111110]
B                  (alloca       ) [ 0011111111111110]
sum                (alloca       ) [ 0011111111111000]
sum_s              (alloca       ) [ 0011111110000000]
w                  (alloca       ) [ 0011111110000000]
call_ln0           (call         ) [ 0000000000000000]
call_ln0           (call         ) [ 0000000000000000]
B_addr             (getelementptr) [ 0000001000000000]
B_load             (load         ) [ 0000000110000000]
call_ln0           (call         ) [ 0000000000000000]
call_ln0           (call         ) [ 0000000000000000]
A_addr             (getelementptr) [ 0000000000100000]
A_load             (load         ) [ 0000000000011000]
call_ln0           (call         ) [ 0000000000000000]
call_ln0           (call         ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
spectopmodule_ln47 (spectopmodule) [ 0000000000000000]
f_1_loc_load       (load         ) [ 0000000000000000]
icmp_ln86          (icmp         ) [ 0000000000000000]
select_ln90        (select       ) [ 0000000000000000]
ret_ln90           (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_0_loop_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_0_loop_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_83_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="f_1_loc_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_1_loc/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="A_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="B_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="sum_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sum_s_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_s/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="w_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="B_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="A_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/9 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_main_Pipeline_loop_0_loop_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_main_Pipeline_loop_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_main_Pipeline_loop_0_loop_11_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_main_Pipeline_loop_22_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_main_Pipeline_VITIS_LOOP_83_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="3" bw="9" slack="12"/>
<pin id="125" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="f_1_loc_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="14"/>
<pin id="129" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1_loc_load/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln86_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/15 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln90_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/15 "/>
</bind>
</comp>

<comp id="144" class="1005" name="f_1_loc_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="12"/>
<pin id="146" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="f_1_loc "/>
</bind>
</comp>

<comp id="150" class="1005" name="B_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="155" class="1005" name="B_load_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="160" class="1005" name="A_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="A_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/13 s_1/31 c/13 s_1/31 d/11 f/29 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/5 mul3/23 b/5 d/23 c/3 e/21 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/23 tmp_3/23 tmp_6/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="48" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="44" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="90"><net_src comp="32" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="36" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="28" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="153"><net_src comp="52" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="158"><net_src comp="59" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="163"><net_src comp="65" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="168"><net_src comp="72" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		B_load : 1
	State 6
	State 7
	State 8
	State 9
		A_load : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln86 : 1
		select_ln90 : 2
		ret_ln90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78 |    0    |  1.588  |   138   |   179   |
|          |          grp_main_Pipeline_loop_0_loop_1_fu_92          |    5    |  9.528  |   1002  |   1098  |
|   call   |              grp_main_Pipeline_loop_2_fu_99             |    5    |  4.764  |   781   |   802   |
|          |         grp_main_Pipeline_loop_0_loop_11_fu_106         |    5    |  9.528  |   1002  |   1098  |
|          |             grp_main_Pipeline_loop_22_fu_113            |    5    |  6.4713 |   781   |   816   |
|          |         grp_main_Pipeline_VITIS_LOOP_83_3_fu_120        |    0    |  3.176  |   104   |   158   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                        grp_fu_170                       |    2    |    0    |   365   |   421   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                        grp_fu_174                       |    3    |    0    |   199   |   324   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|  select  |                    select_ln90_fu_136                   |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln86_fu_130                    |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                        grp_fu_178                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    25   | 35.0553 |   4372  |   4942  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|  A  |    1   |    0   |    0   |    0   |
|  B  |    1   |    0   |    0   |    0   |
| sum |    1   |    0   |    0   |    0   |
|sum_s|    1   |    0   |    0   |    0   |
|  w  |   128  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   132  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| A_addr_reg_160|    8   |
| A_load_reg_165|   32   |
| B_addr_reg_150|    8   |
| B_load_reg_155|   32   |
|f_1_loc_reg_144|    9   |
+---------------+--------+
|     Total     |   89   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   35   |  4372  |  4942  |    -   |
|   Memory  |   132  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   89   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   132  |   25   |   38   |  4461  |  4960  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
