<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p993" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_993{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_993{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_993{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_993{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_993{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_993{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_993{left:70px;bottom:1043px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t8_993{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t9_993{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ta_993{left:70px;bottom:985px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#tb_993{left:623px;bottom:985px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tc_993{left:70px;bottom:969px;}
#td_993{left:77px;bottom:969px;letter-spacing:-0.19px;}
#te_993{left:116px;bottom:969px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_993{left:70px;bottom:952px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tg_993{left:70px;bottom:927px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_993{left:70px;bottom:910px;letter-spacing:-0.17px;word-spacing:-1.01px;}
#ti_993{left:70px;bottom:894px;letter-spacing:-0.18px;word-spacing:-1.06px;}
#tj_993{left:770px;bottom:894px;letter-spacing:-0.12px;word-spacing:-1.15px;}
#tk_993{left:70px;bottom:877px;letter-spacing:-0.17px;word-spacing:-0.7px;}
#tl_993{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_993{left:70px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tn_993{left:70px;bottom:819px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_993{left:70px;bottom:792px;}
#tp_993{left:96px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_993{left:96px;bottom:779px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_993{left:96px;bottom:756px;letter-spacing:-0.17px;word-spacing:2.37px;}
#ts_993{left:96px;bottom:739px;letter-spacing:-0.15px;word-spacing:0.87px;}
#tt_993{left:96px;bottom:723px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tu_993{left:70px;bottom:696px;}
#tv_993{left:96px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_993{left:96px;bottom:683px;letter-spacing:-0.13px;}
#tx_993{left:96px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.23px;}
#ty_993{left:96px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#tz_993{left:70px;bottom:617px;}
#t10_993{left:96px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t11_993{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_993{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_993{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_993{left:70px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t15_993{left:70px;bottom:487px;letter-spacing:0.13px;}
#t16_993{left:152px;bottom:487px;letter-spacing:0.14px;word-spacing:0.01px;}
#t17_993{left:70px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_993{left:70px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t19_993{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_993{left:70px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1b_993{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_993{left:70px;bottom:329px;letter-spacing:0.14px;}
#t1d_993{left:152px;bottom:329px;letter-spacing:0.17px;word-spacing:-0.09px;}
#t1e_993{left:70px;bottom:305px;}
#t1f_993{left:84px;bottom:305px;letter-spacing:-0.17px;}
#t1g_993{left:180px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_993{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1i_993{left:70px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1j_993{left:506px;bottom:272px;letter-spacing:-0.21px;}
#t1k_993{left:575px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1l_993{left:70px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1m_993{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_993{left:70px;bottom:214px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1o_993{left:537px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1p_993{left:654px;bottom:214px;}
#t1q_993{left:70px;bottom:164px;letter-spacing:-0.09px;}
#t1r_993{left:156px;bottom:164px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1s_993{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1t_993{left:70px;bottom:123px;letter-spacing:-0.14px;word-spacing:-0.4px;}

.s1_993{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_993{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_993{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_993{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_993{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_993{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_993{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts993" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg993Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg993" style="-webkit-user-select: none;"><object width="935" height="1210" data="993/993.svg" type="image/svg+xml" id="pdf993" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_993" class="t s1_993">Vol. 3C </span><span id="t2_993" class="t s1_993">26-17 </span>
<span id="t3_993" class="t s2_993">VMX NON-ROOT OPERATION </span>
<span id="t4_993" class="t s3_993">26.5.4.2 </span><span id="t5_993" class="t s3_993">Trace-Address Pre-Translation (TAPT) </span>
<span id="t6_993" class="t s4_993">Because it buffers trace data produced by Intel PT before it is written to memory, the processor ensures that buff- </span>
<span id="t7_993" class="t s4_993">ered data is not lost when a VM exit disables Intel PT. Specifically, the processor ensures that there is sufficient </span>
<span id="t8_993" class="t s4_993">space left in the current output page for the buffered data. If this were not done, buffered trace data could be lost </span>
<span id="t9_993" class="t s4_993">and the resulting trace corrupted. </span>
<span id="ta_993" class="t s4_993">To prevent the loss of buffered trace data, the processor uses a mechanism called </span><span id="tb_993" class="t s5_993">trace-address pre-translation </span>
<span id="tc_993" class="t s4_993">(</span><span id="td_993" class="t s5_993">TAPT</span><span id="te_993" class="t s4_993">). With TAPT, the processor translates using EPT the guest-physical address of the current output region </span>
<span id="tf_993" class="t s4_993">before that address would be used to write buffered trace data to memory. </span>
<span id="tg_993" class="t s4_993">Because of TAPT, no translation (and thus no EPT violation) occurs at the time output is written to memory; the </span>
<span id="th_993" class="t s4_993">writes to memory use translations that were cached as part of TAPT. (The details given in Section 26.5.4.1 apply to </span>
<span id="ti_993" class="t s4_993">TAPT.) TAPT ensures that, if a write to the output region would cause an EPT violation, the resulting VM </span><span id="tj_993" class="t s4_993">exit is deliv- </span>
<span id="tk_993" class="t s4_993">ered at the time of TAPT, before the region would be used. This allows software to resolve the EPT violation at that </span>
<span id="tl_993" class="t s4_993">time and ensures that, when it is necessary to write buffered trace data to memory, that data will not be lost due </span>
<span id="tm_993" class="t s4_993">to an EPT violation. </span>
<span id="tn_993" class="t s4_993">TAPT (and resulting VM exits) may occur at any of the following times: </span>
<span id="to_993" class="t s6_993">• </span><span id="tp_993" class="t s4_993">When software in VMX non-root operation enables tracing by loading the IA32_RTIT_CTL MSR to set the </span>
<span id="tq_993" class="t s4_993">TraceEn bit, using the WRMSR instruction or the XRSTORS instruction. </span>
<span id="tr_993" class="t s4_993">Any VM exit resulting from TAPT in this case is trap-like: the WRMSR or XRSTORS completes before the </span>
<span id="ts_993" class="t s4_993">VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the </span>
<span id="tt_993" class="t s4_993">next instruction). </span>
<span id="tu_993" class="t s6_993">• </span><span id="tv_993" class="t s4_993">At an instruction boundary when one output region becomes full and Intel PT transitions to the next output </span>
<span id="tw_993" class="t s4_993">region. </span>
<span id="tx_993" class="t s4_993">VM exits resulting from TAPT in this case take priority over any pending debug exceptions. Such a VM exit will </span>
<span id="ty_993" class="t s4_993">save information about such exceptions in the guest-state area of the VMCS. </span>
<span id="tz_993" class="t s6_993">• </span><span id="t10_993" class="t s4_993">As part of a VM entry that enables Intel PT. See Section 27.5 for details. </span>
<span id="t11_993" class="t s4_993">TAPT may translate not only the guest-physical address of the current output region but those of subsequent </span>
<span id="t12_993" class="t s4_993">output regions as well. (Doing so may provide better protection of trace data.) This implies that any VM exits </span>
<span id="t13_993" class="t s4_993">resulting from TAPT may result from the translation of output-region addresses other than that of the current </span>
<span id="t14_993" class="t s4_993">output region. </span>
<span id="t15_993" class="t s7_993">26.5.5 </span><span id="t16_993" class="t s7_993">APIC Virtualization </span>
<span id="t17_993" class="t s4_993">APIC virtualization is a collection of features that can be used to support the virtualization of interrupts and the </span>
<span id="t18_993" class="t s4_993">Advanced Programmable Interrupt Controller (APIC). When APIC virtualization is enabled, the processor emulates </span>
<span id="t19_993" class="t s4_993">many accesses to the APIC, tracks the state of the virtual APIC, and delivers virtual interrupts — all in VMX non- </span>
<span id="t1a_993" class="t s4_993">root operation without a VM exit. </span>
<span id="t1b_993" class="t s4_993">Details of the APIC virtualization are given in Chapter 30. </span>
<span id="t1c_993" class="t s7_993">26.5.6 </span><span id="t1d_993" class="t s7_993">VM Functions </span>
<span id="t1e_993" class="t s4_993">A </span><span id="t1f_993" class="t s5_993">VM function </span><span id="t1g_993" class="t s4_993">is an operation provided by the processor that can be invoked from VMX non-root operation </span>
<span id="t1h_993" class="t s4_993">without a VM exit. VM functions are enabled and configured by the settings of different fields in the VMCS. Soft- </span>
<span id="t1i_993" class="t s4_993">ware in VMX non-root operation invokes a VM function with the </span><span id="t1j_993" class="t s5_993">VMFUNC </span><span id="t1k_993" class="t s4_993">instruction; the value of EAX selects the </span>
<span id="t1l_993" class="t s4_993">specific VM function being invoked. </span>
<span id="t1m_993" class="t s4_993">Section 26.5.6.1 explains how VM functions are enabled. Section 26.5.6.2 specifies the behavior of the VMFUNC </span>
<span id="t1n_993" class="t s4_993">instruction. Section 26.5.6.3 describes a specific VM function called </span><span id="t1o_993" class="t s5_993">EPTP switching</span><span id="t1p_993" class="t s4_993">. </span>
<span id="t1q_993" class="t s3_993">26.5.6.1 </span><span id="t1r_993" class="t s3_993">Enabling VM Functions </span>
<span id="t1s_993" class="t s4_993">Software enables VM functions generally by setting the “enable VM functions” VM-execution control. A specific </span>
<span id="t1t_993" class="t s4_993">VM function is enabled by setting the corresponding VM-function control. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
