{"vcs1":{"timestamp_begin":1730999012.121658626, "rt":2.92, "ut":0.84, "st":0.31}}
{"vcselab":{"timestamp_begin":1730999015.134278524, "rt":1.28, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1730999016.496264314, "rt":0.37, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730999011.291549604}
{"VCS_COMP_START_TIME": 1730999011.291549604}
{"VCS_COMP_END_TIME": 1730999025.071543960}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332348}}
{"stitch_vcselab": {"peak_mem": 231520}}
