{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687558244384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687558244392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 17:10:44 2023 " "Processing started: Fri Jun 23 17:10:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687558244392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558244392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_processor -c logic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off logic_processor -c logic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558244392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687558245336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687558245336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_8.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "Router.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "Reg_4.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Reg_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255927 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687558255934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255951 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(44) " "Verilog HDL error at Processor.sv(44): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(45) " "Verilog HDL error at Processor.sv(45): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(46) " "Verilog HDL error at Processor.sv(46): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "R Processor.sv(47) " "Verilog HDL error at Processor.sv(47): value cannot be assigned to input \"R\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "R Processor.sv(48) " "Verilog HDL error at Processor.sv(48): value cannot be assigned to input \"R\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687558256097 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[2\] F\[2\] Processor.sv(46) " "Net \"F\[2\]\" at Processor.sv(46) is already driven by input port \"F\[2\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 46 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[2\] Processor.sv(15) " "\"F\[2\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[1\] F\[1\] Processor.sv(45) " "Net \"F\[1\]\" at Processor.sv(45) is already driven by input port \"F\[1\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 45 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[1\] Processor.sv(15) " "\"F\[1\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[0\] F\[0\] Processor.sv(44) " "Net \"F\[0\]\" at Processor.sv(44) is already driven by input port \"F\[0\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[0\] Processor.sv(15) " "\"F\[0\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "R\[1\] R\[1\] Processor.sv(48) " "Net \"R\[1\]\" at Processor.sv(48) is already driven by input port \"R\[1\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 48 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "R\[1\] Processor.sv(16) " "\"R\[1\]\" was declared at Processor.sv(16)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "R\[0\] R\[0\] Processor.sv(47) " "Net \"R\[0\]\" at Processor.sv(47) is already driven by input port \"R\[0\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 47 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "R\[0\] Processor.sv(16) " "\"R\[0\]\" was declared at Processor.sv(16)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687558256173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385_summer23/lab2/logic_processor/output_files/logic_processor.map.smsg " "Generated suppressed messages file C:/ece385_summer23/lab2/logic_processor/output_files/logic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 17:10:56 2023 " "Processing ended: Fri Jun 23 17:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687558244384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687558244392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 17:10:44 2023 " "Processing started: Fri Jun 23 17:10:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687558244392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558244392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_processor -c logic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off logic_processor -c logic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558244392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687558245336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687558245336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_8.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "Router.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "Reg_4.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Reg_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255927 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687558255934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558255951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558255951 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(44) " "Verilog HDL error at Processor.sv(44): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(45) " "Verilog HDL error at Processor.sv(45): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "F Processor.sv(46) " "Verilog HDL error at Processor.sv(46): value cannot be assigned to input \"F\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "R Processor.sv(47) " "Verilog HDL error at Processor.sv(47): value cannot be assigned to input \"R\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "R Processor.sv(48) " "Verilog HDL error at Processor.sv(48): value cannot be assigned to input \"R\"" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558255952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687558256097 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[2\] F\[2\] Processor.sv(46) " "Net \"F\[2\]\" at Processor.sv(46) is already driven by input port \"F\[2\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 46 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[2\] Processor.sv(15) " "\"F\[2\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[1\] F\[1\] Processor.sv(45) " "Net \"F\[1\]\" at Processor.sv(45) is already driven by input port \"F\[1\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 45 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[1\] Processor.sv(15) " "\"F\[1\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "F\[0\] F\[0\] Processor.sv(44) " "Net \"F\[0\]\" at Processor.sv(44) is already driven by input port \"F\[0\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "F\[0\] Processor.sv(15) " "\"F\[0\]\" was declared at Processor.sv(15)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 15 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "R\[1\] R\[1\] Processor.sv(48) " "Net \"R\[1\]\" at Processor.sv(48) is already driven by input port \"R\[1\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 48 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "R\[1\] Processor.sv(16) " "\"R\[1\]\" was declared at Processor.sv(16)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "R\[0\] R\[0\] Processor.sv(47) " "Net \"R\[0\]\" at Processor.sv(47) is already driven by input port \"R\[0\]\", and cannot be driven by another signal" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 47 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "R\[0\] Processor.sv(16) " "\"R\[0\]\" was declared at Processor.sv(16)" {  } { { "Processor.sv" "" { Text "C:/ece385_summer23/lab2/logic_processor/Processor.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256163 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687558256173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385_summer23/lab2/logic_processor/output_files/logic_processor.map.smsg " "Generated suppressed messages file C:/ece385_summer23/lab2/logic_processor/output_files/logic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 17:10:56 2023 " "Processing ended: Fri Jun 23 17:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687558256263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558256263 ""}
