// Seed: 3562263964
module module_0;
  bit id_1[-1 'b0 : -1  &  1 'b0];
  assign id_1 = -1;
  parameter id_2 = 1 == -1;
  initial id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output reg id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = id_3;
  tri id_10 = 1;
  bit id_11, id_12;
  initial if (-1);
  wire [-1 : 1] id_13;
  always begin : LABEL_0
    id_7  <= id_11;
    id_12 <= 1;
  end
endmodule
