<<<<<<< HEAD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/imports/Desktop/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/imports/Desktop/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/imports/Desktop/pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/imports/Desktop/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbatch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/pc-testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_test'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/test_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/test_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/control_unit_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctu_test'
=======
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbatch'
>>>>>>> 64fc6c13af55c552ccc346a3d05eb004f6944719
