

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_1'
================================================================
* Date:           Mon Aug 12 18:57:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2554|  10.182 ns|  13.002 us|    2|  2554|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_1  |        0|     2552|        13|         10|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 10, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_2 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 16 'alloca' 's_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ii_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ii"   --->   Operation 18 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 19 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s"   --->   Operation 20 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 21 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %s_read, i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 22 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_2 = load i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 24 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_eq  i8 %j_2, i8 %i_1_read" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %j_2, i8 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 26 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc22.split, void %for.inc29.loopexit.exitStub" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ii_read, i32 8, i32 15" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 %j_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 29 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i16 %add_ln" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 30 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln37" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 31 'getelementptr' 'array_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%array_load = load i16 %array_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 32 'load' 'array_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %add_ln36, i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 33 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%array_load = load i16 %array_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 34 'load' 'array_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%s_2_load = load i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 35 'load' 's_2_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 36 [10/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 36 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%s_2_load_1 = load i32 %s_2"   --->   Operation 51 'load' 's_2_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_2_out, i32 %s_2_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.35>
ST_4 : Operation 37 [9/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 37 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 38 [8/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 38 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.35>
ST_6 : Operation 39 [7/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 39 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.35>
ST_7 : Operation 40 [6/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 40 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.35>
ST_8 : Operation 41 [5/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 41 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.35>
ST_9 : Operation 42 [4/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 42 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.35>
ST_10 : Operation 43 [3/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 43 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 44 [2/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 44 'fadd' 's_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 45 [1/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 45 'fadd' 's_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 46 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 48 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %s_3, i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc22" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 50 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36) of constant 0 on local variable 'j', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36 [11]  (1.588 ns)
	'load' operation 8 bit ('j', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36) on local variable 'j', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36) [16]  (1.915 ns)
	'store' operation 0 bit ('store_ln36', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36) of variable 'add_ln36', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36 on local variable 'j', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36 [30]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('array_load', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) on array 'array_r' [28]  (3.254 ns)

 <State 3>: 3.356ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_load', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) on local variable 's', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34 [20]  (0.000 ns)
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 4>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 5>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 6>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 7>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 8>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 9>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 10>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 11>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 12>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37) [29]  (3.356 ns)

 <State 13>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln34', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34) of variable 's', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37 on local variable 's', benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34 [31]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
