TimeQuest Timing Analyzer report for processor
Mon Jul 15 17:27:44 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock'
 27. Slow 1200mV 0C Model Hold: 'clock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Summary
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clock'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Summary
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; processor                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE40F29C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 87.64 MHz ; 87.64 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -9.516 ; -1201.434          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.614 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -198.568                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                            ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.516 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.084     ; 10.427     ;
; -9.504 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.284      ; 10.783     ;
; -9.493 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.060     ; 10.428     ;
; -9.481 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.784     ;
; -9.459 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.273      ; 10.727     ;
; -9.454 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.757     ;
; -9.454 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.070     ; 10.379     ;
; -9.449 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.742     ;
; -9.447 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.284      ; 10.726     ;
; -9.443 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.060     ; 10.378     ;
; -9.436 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.728     ;
; -9.424 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.727     ;
; -9.420 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.284      ; 10.699     ;
; -9.400 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.341     ;
; -9.397 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.700     ;
; -9.397 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.700     ;
; -9.397 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.679     ;
; -9.392 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.685     ;
; -9.389 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.422     ; 9.962      ;
; -9.386 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.678     ;
; -9.358 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.651     ;
; -9.347 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.650     ;
; -9.343 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.284     ;
; -9.332 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.065     ; 10.262     ;
; -9.329 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.091     ; 10.233     ;
; -9.326 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.285      ; 10.606     ;
; -9.312 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.107     ; 10.200     ;
; -9.306 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.067     ; 10.234     ;
; -9.303 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.607     ;
; -9.300 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.422     ; 9.873      ;
; -9.299 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.287      ; 10.581     ;
; -9.293 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.234     ;
; -9.289 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.083     ; 10.201     ;
; -9.288 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.229     ;
; -9.286 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.063     ; 10.218     ;
; -9.279 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.067     ; 10.207     ;
; -9.276 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.311      ; 10.582     ;
; -9.275 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.431     ; 9.839      ;
; -9.274 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.192     ;
; -9.264 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.299      ; 10.558     ;
; -9.262 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.083     ; 10.174     ;
; -9.260 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.553     ;
; -9.257 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.093     ; 10.159     ;
; -9.253 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.557     ;
; -9.249 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.311      ; 10.555     ;
; -9.249 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; -0.070     ; 10.174     ;
; -9.247 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.091     ; 10.151     ;
; -9.244 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.301      ; 10.540     ;
; -9.243 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.065     ; 10.173     ;
; -9.240 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.045     ; 10.190     ;
; -9.231 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.172     ;
; -9.229 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; -0.073     ; 10.151     ;
; -9.229 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.063     ; 10.161     ;
; -9.225 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.429     ; 9.791      ;
; -9.224 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.067     ; 10.152     ;
; -9.224 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.295      ; 10.514     ;
; -9.218 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.074     ; 10.139     ;
; -9.217 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.287      ; 10.499     ;
; -9.217 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.021     ; 10.191     ;
; -9.208 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 10.142     ;
; -9.208 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.445     ; 9.758      ;
; -9.204 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.054     ; 10.145     ;
; -9.203 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.496     ;
; -9.202 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][1]  ; clock        ; clock       ; 1.000        ; 0.289      ; 10.486     ;
; -9.199 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.053     ; 10.141     ;
; -9.199 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.284      ; 10.478     ;
; -9.195 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][1] ; clock        ; clock       ; 1.000        ; -0.066     ; 10.124     ;
; -9.195 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.051     ; 10.139     ;
; -9.194 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.311      ; 10.500     ;
; -9.192 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.474     ;
; -9.192 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][1]  ; clock        ; clock       ; 1.000        ; -0.079     ; 10.108     ;
; -9.191 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.091     ; 10.095     ;
; -9.190 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.273      ; 10.458     ;
; -9.185 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.037     ; 10.143     ;
; -9.185 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.077     ; 10.103     ;
; -9.185 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][1] ; clock        ; clock       ; 1.000        ; -0.434     ; 9.746      ;
; -9.179 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.063     ; 10.111     ;
; -9.178 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.031     ; 10.142     ;
; -9.176 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.479     ;
; -9.174 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.067     ; 10.102     ;
; -9.173 ; reg_file:RegisterFile|registers[10][0]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.285      ; 10.453     ;
; -9.172 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.284      ; 10.451     ;
; -9.168 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.067     ; 10.096     ;
; -9.167 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.459     ;
; -9.167 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.021     ; 10.141     ;
; -9.167 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.295      ; 10.457     ;
; -9.162 ; reg_file:RegisterFile|registers[0][5]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.079     ; 10.078     ;
; -9.156 ; reg_file:RegisterFile|registers[10][2]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.079     ; 10.072     ;
; -9.155 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.301      ; 10.451     ;
; -9.154 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][6]  ; clock        ; clock       ; 1.000        ; -0.422     ; 9.727      ;
; -9.153 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.446     ;
; -9.150 ; reg_file:RegisterFile|registers[10][0]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.454     ;
; -9.149 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.452     ;
; -9.146 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.047     ; 10.094     ;
; -9.145 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][1]  ; clock        ; clock       ; 1.000        ; 0.289      ; 10.429     ;
; -9.144 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.311      ; 10.450     ;
; -9.144 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.437     ;
; -9.140 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][6]  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.081     ;
; -9.139 ; reg_file:RegisterFile|registers[0][5]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.055     ; 10.079     ;
; -9.138 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][1] ; clock        ; clock       ; 1.000        ; -0.066     ; 10.067     ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                       ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.614 ; reg_file:RegisterFile|registers[10][27] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.187      ;
; 0.756 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.382      ; 1.325      ;
; 0.759 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.388      ; 1.334      ;
; 0.769 ; reg_file:RegisterFile|registers[10][29] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.342      ;
; 0.774 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.347      ;
; 0.774 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.347      ;
; 0.793 ; reg_file:RegisterFile|registers[10][10] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.367      ;
; 0.793 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.366      ;
; 0.794 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.368      ;
; 0.794 ; PC[9]                                   ; PC[9]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.015      ;
; 0.807 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.381      ;
; 0.848 ; reg_file:RegisterFile|registers[0][10]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.422      ;
; 0.870 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.443      ;
; 0.895 ; reg_file:RegisterFile|registers[10][1]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.064      ; 1.116      ;
; 0.900 ; reg_file:RegisterFile|registers[0][29]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.152      ;
; 0.902 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.154      ;
; 0.912 ; reg_file:RegisterFile|registers[0][28]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.164      ;
; 0.920 ; reg_file:RegisterFile|registers[0][27]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.172      ;
; 0.921 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.173      ;
; 0.929 ; reg_file:RegisterFile|registers[0][4]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.038      ; 1.154      ;
; 0.940 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.513      ;
; 0.944 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.038      ; 1.169      ;
; 0.945 ; reg_file:RegisterFile|registers[10][8]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.519      ;
; 0.947 ; reg_file:RegisterFile|registers[10][28] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.520      ;
; 0.950 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 1.169      ;
; 0.955 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.388      ; 1.530      ;
; 0.960 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.533      ;
; 0.961 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.038      ; 1.186      ;
; 0.966 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.189      ;
; 0.970 ; PC[3]                                   ; PC[3]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.191      ;
; 0.971 ; PC[7]                                   ; PC[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.192      ;
; 0.983 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.387      ; 1.557      ;
; 0.984 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.193      ;
; 0.988 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.561      ;
; 0.991 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.200      ;
; 1.005 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.061      ; 1.223      ;
; 1.012 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.232      ;
; 1.022 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.384      ; 1.593      ;
; 1.024 ; reg_file:RegisterFile|registers[0][8]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.598      ;
; 1.027 ; reg_file:RegisterFile|registers[10][14] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.269      ;
; 1.029 ; reg_file:RegisterFile|registers[10][30] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.602      ;
; 1.029 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.600      ;
; 1.031 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.602      ;
; 1.042 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.262      ;
; 1.042 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.262      ;
; 1.048 ; reg_file:RegisterFile|registers[10][26] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.388      ; 1.623      ;
; 1.048 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.398      ; 1.633      ;
; 1.051 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.382      ; 1.620      ;
; 1.054 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.274      ;
; 1.054 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.274      ;
; 1.055 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.275      ;
; 1.055 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 1.275      ;
; 1.056 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.621      ;
; 1.062 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 1.637      ;
; 1.070 ; PC[5]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.065      ; 1.292      ;
; 1.071 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.642      ;
; 1.080 ; PC[6]                                   ; PC[6]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.301      ;
; 1.080 ; PC[4]                                   ; PC[4]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.301      ;
; 1.081 ; PC[5]                                   ; PC[5]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.302      ;
; 1.083 ; PC[8]                                   ; PC[8]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.304      ;
; 1.096 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.376      ; 1.659      ;
; 1.100 ; reg_file:RegisterFile|registers[10][12] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.045      ; 1.332      ;
; 1.107 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.672      ;
; 1.111 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.388      ; 1.686      ;
; 1.116 ; PC[2]                                   ; PC[2]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.337      ;
; 1.125 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.387      ; 1.699      ;
; 1.126 ; reg_file:RegisterFile|registers[10][0]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.387      ; 1.700      ;
; 1.127 ; reg_file:RegisterFile|registers[0][20]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 1.340      ;
; 1.133 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.396      ; 1.716      ;
; 1.134 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.386      ; 1.707      ;
; 1.159 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.409      ;
; 1.161 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.370      ;
; 1.168 ; reg_file:RegisterFile|registers[0][30]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.035      ; 1.390      ;
; 1.173 ; PC[3]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.065      ; 1.395      ;
; 1.178 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.387      ; 1.752      ;
; 1.178 ; reg_file:RegisterFile|registers[10][5]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.387      ;
; 1.180 ; PC[3]                                   ; inst_rom:InstructionMemory|out[22]                                                                                                ; clock        ; clock       ; 0.000        ; 0.065      ; 1.402      ;
; 1.180 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.038      ; 1.405      ;
; 1.188 ; PC[2]                                   ; inst_rom:InstructionMemory|out[29]                                                                                                ; clock        ; clock       ; 0.000        ; 0.065      ; 1.410      ;
; 1.191 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.376      ; 1.754      ;
; 1.192 ; reg_file:RegisterFile|registers[20][15] ; reg_file:RegisterFile|registers[10][15]                                                                                           ; clock        ; clock       ; 0.000        ; 0.050      ; 1.399      ;
; 1.193 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.029      ; 1.409      ;
; 1.194 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.033      ; 1.414      ;
; 1.195 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.418      ;
; 1.199 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.449      ;
; 1.199 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.038      ; 1.424      ;
; 1.199 ; reg_file:RegisterFile|registers[0][0]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.010      ; 1.396      ;
; 1.203 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 1.421      ;
; 1.204 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.775      ;
; 1.209 ; reg_file:RegisterFile|registers[10][9]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.782      ;
; 1.215 ; reg_file:RegisterFile|registers[0][7]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.031      ; 1.433      ;
; 1.217 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 1.438      ;
; 1.221 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.430      ;
; 1.222 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.445      ;
; 1.226 ; reg_file:RegisterFile|registers[10][10] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.799      ;
; 1.230 ; reg_file:RegisterFile|registers[0][19]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.033      ; 1.450      ;
; 1.232 ; reg_file:RegisterFile|registers[0][19]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 1.450      ;
; 1.232 ; reg_file:RegisterFile|registers[10][29] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.388      ; 1.807      ;
; 1.242 ; reg_file:RegisterFile|registers[0][4]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.029      ; 1.458      ;
; 1.243 ; reg_file:RegisterFile|registers[0][12]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.017      ; 1.447      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[2]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[3]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[4]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[5]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[6]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[7]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[8]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[9]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|write_en                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[11]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[15]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[21]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[22]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[24]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[25]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[26]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[27]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[28]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[29]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[2]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[30]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[5]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][10]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][11]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][12]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][13]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][14]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][15]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][16]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][17]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][18]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][19]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][20]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][21]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][22]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][23]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][24]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][25]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][26]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][27]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][28]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][29]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][30]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][31]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][8]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][9]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][10]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][11]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][12]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][13]                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 4.270 ; 4.782 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 4.093 ; 4.641 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 4.093 ; 4.641 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 3.508 ; 4.022 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 3.796 ; 4.332 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 3.398 ; 3.910 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 3.581 ; 4.093 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 3.558 ; 4.087 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 3.173 ; 3.690 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 3.147 ; 3.668 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 5.025 ; 5.612 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 4.762 ; 5.375 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; -1.302 ; -1.786 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -2.142 ; -2.633 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -2.635 ; -3.131 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -2.678 ; -3.136 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -2.676 ; -3.201 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -2.341 ; -2.879 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -2.725 ; -3.185 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -2.866 ; -3.338 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -2.142 ; -2.633 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -2.205 ; -2.704 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -3.472 ; -3.962 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -3.227 ; -3.753 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 8.148 ; 8.293 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 6.556 ; 6.577 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 8.148 ; 8.293 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 6.565 ; 6.614 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 6.887 ; 6.911 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 6.273 ; 6.288 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 7.498 ; 7.648 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 7.284 ; 7.330 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 6.939 ; 6.967 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 6.630 ; 6.605 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 6.073 ; 6.085 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 6.352 ; 6.371 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 7.925 ; 8.066 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 6.356 ; 6.400 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 6.663 ; 6.683 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 6.073 ; 6.085 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 7.302 ; 7.450 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 7.045 ; 7.086 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 6.713 ; 6.737 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 6.418 ; 6.391 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 97.96 MHz ; 97.96 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -8.471 ; -1059.892         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.587 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -198.568                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                             ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.471 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 9.388      ;
; -8.448 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.388      ;
; -8.420 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.065     ; 9.350      ;
; -8.419 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.264      ; 9.678      ;
; -8.409 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.349      ;
; -8.396 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.678      ;
; -8.376 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.658      ;
; -8.368 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.640      ;
; -8.365 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.390     ; 8.970      ;
; -8.360 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.264      ; 9.619      ;
; -8.347 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.254      ; 9.596      ;
; -8.343 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.265      ; 9.603      ;
; -8.340 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.048     ; 9.287      ;
; -8.337 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.619      ;
; -8.324 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.596      ;
; -8.320 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.288      ; 9.603      ;
; -8.309 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.581      ;
; -8.306 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.288      ; 9.589      ;
; -8.298 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.580      ;
; -8.296 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.267      ; 9.558      ;
; -8.294 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.278      ; 9.567      ;
; -8.292 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.390     ; 8.897      ;
; -8.285 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.557      ;
; -8.275 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.268      ; 9.538      ;
; -8.270 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.047     ; 9.218      ;
; -8.262 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.398     ; 8.859      ;
; -8.254 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.266      ; 9.515      ;
; -8.254 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.048     ; 9.201      ;
; -8.252 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; -0.065     ; 9.182      ;
; -8.252 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.291      ; 9.538      ;
; -8.247 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.160      ;
; -8.241 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.058     ; 9.178      ;
; -8.240 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.048     ; 9.187      ;
; -8.238 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.291      ; 9.524      ;
; -8.231 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.289      ; 9.515      ;
; -8.226 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.281      ; 9.502      ;
; -8.224 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.059     ; 9.160      ;
; -8.221 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; -0.067     ; 9.149      ;
; -8.216 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.056     ; 9.155      ;
; -8.210 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.059     ; 9.146      ;
; -8.210 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.100     ; 9.105      ;
; -8.209 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.481      ;
; -8.203 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.279      ; 9.477      ;
; -8.202 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.044     ; 9.153      ;
; -8.198 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.069     ; 9.124      ;
; -8.195 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.040     ; 9.150      ;
; -8.192 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.289      ; 9.476      ;
; -8.191 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.104      ;
; -8.190 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.265      ; 9.450      ;
; -8.187 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.077     ; 9.105      ;
; -8.181 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.048     ; 9.128      ;
; -8.175 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][1]  ; clock        ; clock       ; 1.000        ; -0.071     ; 9.099      ;
; -8.174 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.394     ; 8.775      ;
; -8.173 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.077     ; 9.091      ;
; -8.172 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.017     ; 9.150      ;
; -8.169 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.275      ; 9.439      ;
; -8.168 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.059     ; 9.104      ;
; -8.168 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.058     ; 9.105      ;
; -8.167 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][1] ; clock        ; clock       ; 1.000        ; -0.401     ; 8.761      ;
; -8.167 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.288      ; 9.450      ;
; -8.165 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 9.105      ;
; -8.164 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.047     ; 9.112      ;
; -8.161 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.087     ; 9.069      ;
; -8.158 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][6]  ; clock        ; clock       ; 1.000        ; -0.390     ; 8.763      ;
; -8.153 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.268      ; 9.416      ;
; -8.153 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.288      ; 9.436      ;
; -8.153 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][1]  ; clock        ; clock       ; 1.000        ; 0.271      ; 9.419      ;
; -8.151 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.056     ; 9.090      ;
; -8.149 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.060      ;
; -8.148 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.046     ; 9.097      ;
; -8.146 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 9.086      ;
; -8.145 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][1] ; clock        ; clock       ; 1.000        ; -0.059     ; 9.081      ;
; -8.144 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.027     ; 9.112      ;
; -8.142 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.032     ; 9.105      ;
; -8.141 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.413      ;
; -8.141 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.278      ; 9.414      ;
; -8.140 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.069     ; 9.066      ;
; -8.139 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.278      ; 9.412      ;
; -8.138 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][2]  ; clock        ; clock       ; 1.000        ; -0.066     ; 9.067      ;
; -8.137 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.412     ; 8.720      ;
; -8.133 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.017     ; 9.111      ;
; -8.130 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.291      ; 9.416      ;
; -8.129 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.059     ; 9.065      ;
; -8.128 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][4] ; clock        ; clock       ; 1.000        ; 0.267      ; 9.390      ;
; -8.126 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; -0.061     ; 9.060      ;
; -8.117 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.047     ; 9.065      ;
; -8.114 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.042     ; 9.067      ;
; -8.111 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; 0.254      ; 9.360      ;
; -8.110 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.275      ; 9.380      ;
; -8.106 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][6]  ; clock        ; clock       ; 1.000        ; -0.048     ; 9.053      ;
; -8.103 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; -0.032     ; 9.066      ;
; -8.102 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; 0.281      ; 9.378      ;
; -8.098 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[20][3] ; clock        ; clock       ; 1.000        ; -0.071     ; 9.022      ;
; -8.097 ; reg_file:RegisterFile|registers[0][5]   ; reg_file:RegisterFile|registers[0][5]  ; clock        ; clock       ; 1.000        ; -0.070     ; 9.022      ;
; -8.097 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.265      ; 9.357      ;
; -8.096 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[10][5] ; clock        ; clock       ; 1.000        ; -0.044     ; 9.047      ;
; -8.095 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][3]  ; clock        ; clock       ; 1.000        ; 0.276      ; 9.366      ;
; -8.091 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][2] ; clock        ; clock       ; 1.000        ; 0.291      ; 9.377      ;
; -8.089 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[10][4] ; clock        ; clock       ; 1.000        ; -0.352     ; 8.732      ;
; -8.088 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[20][5] ; clock        ; clock       ; 1.000        ; 0.277      ; 9.360      ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.587 ; reg_file:RegisterFile|registers[10][27] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.102      ;
; 0.713 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.348      ; 1.230      ;
; 0.718 ; reg_file:RegisterFile|registers[10][29] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.233      ;
; 0.718 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.341      ; 1.228      ;
; 0.720 ; PC[9]                                   ; PC[9]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 0.921      ;
; 0.723 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.238      ;
; 0.727 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.242      ;
; 0.740 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.255      ;
; 0.741 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.257      ;
; 0.745 ; reg_file:RegisterFile|registers[10][10] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.261      ;
; 0.751 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.267      ;
; 0.788 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.303      ;
; 0.794 ; reg_file:RegisterFile|registers[0][10]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.310      ;
; 0.817 ; reg_file:RegisterFile|registers[10][1]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 1.018      ;
; 0.832 ; reg_file:RegisterFile|registers[0][28]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.049      ; 1.050      ;
; 0.836 ; reg_file:RegisterFile|registers[0][29]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.049      ; 1.054      ;
; 0.841 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.049      ; 1.059      ;
; 0.849 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.049      ; 1.067      ;
; 0.852 ; reg_file:RegisterFile|registers[0][27]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.049      ; 1.070      ;
; 0.856 ; reg_file:RegisterFile|registers[0][4]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.024      ; 1.049      ;
; 0.863 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.024      ; 1.056      ;
; 0.865 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.016      ; 1.050      ;
; 0.870 ; reg_file:RegisterFile|registers[10][28] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.385      ;
; 0.875 ; PC[3]                                   ; PC[3]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.076      ;
; 0.876 ; PC[7]                                   ; PC[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.077      ;
; 0.879 ; reg_file:RegisterFile|registers[10][8]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.395      ;
; 0.880 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.395      ;
; 0.892 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 1.082      ;
; 0.896 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.023      ; 1.088      ;
; 0.901 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.091      ;
; 0.902 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.348      ; 1.419      ;
; 0.906 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.421      ;
; 0.911 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.101      ;
; 0.917 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 1.115      ;
; 0.919 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.434      ;
; 0.926 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.441      ;
; 0.926 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.125      ;
; 0.947 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.146      ;
; 0.949 ; reg_file:RegisterFile|registers[0][8]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.465      ;
; 0.952 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.151      ;
; 0.954 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.153      ;
; 0.955 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.154      ;
; 0.956 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.343      ; 1.468      ;
; 0.956 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.155      ;
; 0.961 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.344      ; 1.474      ;
; 0.964 ; reg_file:RegisterFile|registers[10][30] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.479      ;
; 0.964 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.343      ; 1.476      ;
; 0.966 ; PC[5]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 1.167      ;
; 0.970 ; reg_file:RegisterFile|registers[10][14] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.039      ; 1.178      ;
; 0.971 ; PC[6]                                   ; PC[6]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.172      ;
; 0.971 ; PC[4]                                   ; PC[4]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.172      ;
; 0.972 ; PC[5]                                   ; PC[5]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.173      ;
; 0.975 ; PC[8]                                   ; PC[8]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.176      ;
; 0.977 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.356      ; 1.502      ;
; 0.980 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.339      ; 1.488      ;
; 0.982 ; reg_file:RegisterFile|registers[10][26] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.348      ; 1.499      ;
; 0.985 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.501      ;
; 0.992 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.341      ; 1.502      ;
; 0.996 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.343      ; 1.508      ;
; 1.001 ; PC[2]                                   ; PC[2]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.202      ;
; 1.018 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 1.524      ;
; 1.022 ; reg_file:RegisterFile|registers[10][12] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.031      ; 1.222      ;
; 1.025 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.339      ; 1.533      ;
; 1.043 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.347      ; 1.559      ;
; 1.043 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.348      ; 1.560      ;
; 1.050 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.355      ; 1.574      ;
; 1.057 ; PC[3]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 1.258      ;
; 1.059 ; reg_file:RegisterFile|registers[10][0]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.347      ; 1.575      ;
; 1.061 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.577      ;
; 1.062 ; PC[3]                                   ; inst_rom:InstructionMemory|out[22]                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 1.263      ;
; 1.062 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.252      ;
; 1.064 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.579      ;
; 1.064 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.046      ; 1.279      ;
; 1.065 ; PC[2]                                   ; inst_rom:InstructionMemory|out[29]                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 1.266      ;
; 1.067 ; reg_file:RegisterFile|registers[0][20]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.012      ; 1.248      ;
; 1.076 ; reg_file:RegisterFile|registers[20][15] ; reg_file:RegisterFile|registers[10][15]                                                                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 1.262      ;
; 1.077 ; reg_file:RegisterFile|registers[10][5]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.267      ;
; 1.081 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.020      ; 1.270      ;
; 1.082 ; reg_file:RegisterFile|registers[0][30]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.022      ; 1.273      ;
; 1.091 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.016      ; 1.276      ;
; 1.097 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.023      ; 1.289      ;
; 1.102 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.046      ; 1.317      ;
; 1.103 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.017      ; 1.289      ;
; 1.108 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.019      ; 1.296      ;
; 1.111 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 1.301      ;
; 1.111 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.023      ; 1.303      ;
; 1.114 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.304      ;
; 1.116 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 1.622      ;
; 1.117 ; reg_file:RegisterFile|registers[10][9]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.632      ;
; 1.117 ; reg_file:RegisterFile|registers[0][0]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; -0.005     ; 1.281      ;
; 1.119 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.343      ; 1.631      ;
; 1.121 ; reg_file:RegisterFile|registers[0][19]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.020      ; 1.310      ;
; 1.129 ; PC[2]                                   ; PC[3]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.330      ;
; 1.129 ; PC[6]                                   ; PC[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.330      ;
; 1.130 ; reg_file:RegisterFile|registers[0][7]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.017      ; 1.316      ;
; 1.131 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.391      ; 1.666      ;
; 1.131 ; reg_file:RegisterFile|registers[0][19]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.017      ; 1.317      ;
; 1.132 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 1.322      ;
; 1.133 ; PC[8]                                   ; PC[9]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 1.334      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[2]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[3]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[4]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[5]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[6]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[7]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[8]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[9]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|write_en                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[11]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[15]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[21]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[22]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[24]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[25]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[26]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[27]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[28]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[29]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[2]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[30]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[5]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][10]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][11]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][12]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][13]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][14]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][15]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][16]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][17]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][18]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][19]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][20]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][21]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][22]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][23]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][24]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][25]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][26]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][27]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][28]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][29]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][30]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][31]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][8]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][9]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][10]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][11]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][12]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][13]                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 3.811 ; 4.151 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 3.655 ; 4.035 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 3.655 ; 4.035 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 3.109 ; 3.474 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 3.341 ; 3.741 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 2.963 ; 3.370 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 3.174 ; 3.540 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 3.129 ; 3.507 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 2.765 ; 3.181 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 2.754 ; 3.159 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 4.493 ; 4.877 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 4.255 ; 4.688 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; -1.097 ; -1.460 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -1.844 ; -2.233 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -2.326 ; -2.678 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -2.322 ; -2.697 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -2.351 ; -2.717 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -2.034 ; -2.459 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -2.409 ; -2.750 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -2.516 ; -2.876 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -1.844 ; -2.233 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -1.912 ; -2.292 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -3.080 ; -3.393 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -2.858 ; -3.229 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 7.311 ; 7.340 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 5.919 ; 5.878 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 7.311 ; 7.340 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 5.909 ; 5.918 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 6.198 ; 6.164 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 5.633 ; 5.642 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 6.706 ; 6.798 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 6.571 ; 6.579 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 6.245 ; 6.215 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 5.969 ; 5.920 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 5.442 ; 5.448 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 5.724 ; 5.682 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 7.098 ; 7.126 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 5.708 ; 5.715 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 5.984 ; 5.950 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 5.442 ; 5.448 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 6.519 ; 6.609 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 6.342 ; 6.349 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 6.028 ; 5.998 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 5.765 ; 5.717 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -5.063 ; -620.943          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.306 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -172.938                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.063 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.155      ; 6.205      ;
; -5.060 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.049     ; 5.998      ;
; -5.050 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.167      ; 6.204      ;
; -5.047 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.037     ; 5.997      ;
; -5.034 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.155      ; 6.176      ;
; -5.032 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.148      ; 6.167      ;
; -5.021 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.167      ; 6.175      ;
; -5.019 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.160      ; 6.166      ;
; -5.016 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.156      ; 6.159      ;
; -5.003 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.168      ; 6.158      ;
; -4.994 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.049     ; 5.932      ;
; -4.987 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.161      ; 6.135      ;
; -4.984 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.043     ; 5.928      ;
; -4.981 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.037     ; 5.931      ;
; -4.958 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.161      ; 6.106      ;
; -4.956 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.154      ; 6.097      ;
; -4.946 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.056     ; 5.877      ;
; -4.945 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; 0.167      ; 6.099      ;
; -4.942 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.037     ; 5.892      ;
; -4.940 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.162      ; 6.089      ;
; -4.933 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.044     ; 5.876      ;
; -4.918 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.043     ; 5.862      ;
; -4.917 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.157      ; 6.061      ;
; -4.916 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; 0.167      ; 6.070      ;
; -4.914 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; 0.160      ; 6.061      ;
; -4.904 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.169      ; 6.060      ;
; -4.903 ; reg_file:RegisterFile|registers[10][0]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.157      ; 6.047      ;
; -4.898 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; 0.168      ; 6.053      ;
; -4.893 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.031     ; 5.849      ;
; -4.890 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.031     ; 5.846      ;
; -4.890 ; reg_file:RegisterFile|registers[10][0]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.169      ; 6.046      ;
; -4.890 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.235     ; 5.642      ;
; -4.887 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.235     ; 5.639      ;
; -4.886 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.049     ; 5.824      ;
; -4.876 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.037     ; 5.826      ;
; -4.873 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.037     ; 5.823      ;
; -4.870 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.050     ; 5.807      ;
; -4.866 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.160      ; 6.013      ;
; -4.864 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.031     ; 5.820      ;
; -4.862 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.038     ; 5.811      ;
; -4.861 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.031     ; 5.817      ;
; -4.859 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.038     ; 5.808      ;
; -4.858 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.148      ; 5.993      ;
; -4.857 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.160      ; 6.004      ;
; -4.853 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][3]                                                                                              ; clock        ; clock       ; 1.000        ; 0.158      ; 5.998      ;
; -4.853 ; inst_rom:InstructionMemory|out[15]      ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.172      ; 6.012      ;
; -4.850 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][3]                                                                                              ; clock        ; clock       ; 1.000        ; -0.046     ; 5.791      ;
; -4.847 ; reg_file:RegisterFile|registers[10][2]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.042     ; 5.792      ;
; -4.846 ; reg_file:RegisterFile|registers[10][4]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.148      ; 5.981      ;
; -4.846 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.053     ; 5.780      ;
; -4.846 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.030     ; 5.803      ;
; -4.845 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_we_reg       ; clock        ; clock       ; 1.000        ; 0.140      ; 5.994      ;
; -4.845 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 1.000        ; 0.143      ; 5.997      ;
; -4.845 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.140      ; 5.994      ;
; -4.845 ; reg_file:RegisterFile|registers[10][3]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.160      ; 5.992      ;
; -4.844 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.172      ; 6.003      ;
; -4.843 ; reg_file:RegisterFile|registers[0][14]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.053     ; 5.777      ;
; -4.843 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.030     ; 5.800      ;
; -4.841 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_we_reg        ; clock        ; clock       ; 1.000        ; 0.141      ; 5.991      ;
; -4.841 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock        ; clock       ; 1.000        ; 0.144      ; 5.994      ;
; -4.841 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; 1.000        ; 0.141      ; 5.991      ;
; -4.841 ; reg_file:RegisterFile|registers[10][1]  ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.163      ; 5.991      ;
; -4.840 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_we_reg       ; clock        ; clock       ; 1.000        ; 0.147      ; 5.996      ;
; -4.840 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 1.000        ; 0.150      ; 5.999      ;
; -4.840 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.147      ; 5.996      ;
; -4.837 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.024     ; 5.800      ;
; -4.834 ; reg_file:RegisterFile|registers[10][2]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.030     ; 5.791      ;
; -4.833 ; reg_file:RegisterFile|registers[10][4]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; 0.160      ; 5.980      ;
; -4.833 ; reg_file:RegisterFile|registers[0][13]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.041     ; 5.779      ;
; -4.832 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_we_reg        ; clock        ; clock       ; 1.000        ; 0.132      ; 5.973      ;
; -4.832 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock        ; clock       ; 1.000        ; 0.135      ; 5.976      ;
; -4.832 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_address_reg0  ; clock        ; clock       ; 1.000        ; 0.132      ; 5.973      ;
; -4.831 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][2]                                                                                              ; clock        ; clock       ; 1.000        ; -0.037     ; 5.781      ;
; -4.830 ; reg_file:RegisterFile|registers[0][14]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.041     ; 5.776      ;
; -4.828 ; reg_file:RegisterFile|registers[0][0]   ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; -0.044     ; 5.771      ;
; -4.828 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][2]                                                                                              ; clock        ; clock       ; 1.000        ; -0.241     ; 5.574      ;
; -4.827 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_we_reg       ; clock        ; clock       ; 1.000        ; 0.134      ; 5.970      ;
; -4.827 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 1.000        ; 0.137      ; 5.973      ;
; -4.827 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.134      ; 5.970      ;
; -4.827 ; reg_file:RegisterFile|registers[10][0]  ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; 0.163      ; 5.977      ;
; -4.824 ; reg_file:RegisterFile|registers[0][11]  ; reg_file:RegisterFile|registers[20][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.012     ; 5.799      ;
; -4.824 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[10][5]                                                                                             ; clock        ; clock       ; 1.000        ; -0.235     ; 5.576      ;
; -4.824 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][3]                                                                                              ; clock        ; clock       ; 1.000        ; 0.158      ; 5.969      ;
; -4.823 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_we_reg        ; clock        ; clock       ; 1.000        ; 0.139      ; 5.971      ;
; -4.823 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; 1.000        ; 0.142      ; 5.974      ;
; -4.823 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_address_reg0  ; clock        ; clock       ; 1.000        ; 0.139      ; 5.971      ;
; -4.822 ; reg_file:RegisterFile|registers[10][5]  ; reg_file:RegisterFile|registers[0][3]                                                                                              ; clock        ; clock       ; 1.000        ; 0.151      ; 5.960      ;
; -4.821 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[20][4]                                                                                             ; clock        ; clock       ; 1.000        ; 0.161      ; 5.969      ;
; -4.821 ; reg_file:RegisterFile|registers[0][4]   ; reg_file:RegisterFile|registers[10][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.235     ; 5.573      ;
; -4.818 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[20][4]                                                                                             ; clock        ; clock       ; 1.000        ; -0.043     ; 5.762      ;
; -4.815 ; inst_rom:InstructionMemory|out[5]       ; reg_file:RegisterFile|registers[0][6]                                                                                              ; clock        ; clock       ; 1.000        ; -0.031     ; 5.771      ;
; -4.814 ; reg_file:RegisterFile|registers[10][15] ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.037     ; 5.764      ;
; -4.814 ; inst_rom:InstructionMemory|out[25]      ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.156      ; 5.957      ;
; -4.812 ; inst_rom:InstructionMemory|out[28]      ; reg_file:RegisterFile|registers[20][2]                                                                                             ; clock        ; clock       ; 1.000        ; 0.172      ; 5.971      ;
; -4.812 ; reg_file:RegisterFile|registers[0][1]   ; reg_file:RegisterFile|registers[0][6]                                                                                              ; clock        ; clock       ; 1.000        ; -0.235     ; 5.564      ;
; -4.811 ; inst_rom:InstructionMemory|out[27]      ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; 0.156      ; 5.954      ;
; -4.810 ; reg_file:RegisterFile|registers[0][3]   ; reg_file:RegisterFile|registers[20][3]                                                                                             ; clock        ; clock       ; 1.000        ; -0.043     ; 5.754      ;
; -4.809 ; reg_file:RegisterFile|registers[0][5]   ; reg_file:RegisterFile|registers[0][5]                                                                                              ; clock        ; clock       ; 1.000        ; -0.045     ; 5.751      ;
; -4.806 ; inst_rom:InstructionMemory|out[2]       ; reg_file:RegisterFile|registers[0][3]                                                                                              ; clock        ; clock       ; 1.000        ; 0.159      ; 5.952      ;
; -4.802 ; inst_rom:InstructionMemory|out[11]      ; reg_file:RegisterFile|registers[0][2]                                                                                              ; clock        ; clock       ; 1.000        ; -0.037     ; 5.752      ;
+--------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; reg_file:RegisterFile|registers[10][27] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.636      ;
; 0.382 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.706      ;
; 0.390 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.719      ;
; 0.390 ; reg_file:RegisterFile|registers[10][25] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.226      ; 0.720      ;
; 0.394 ; reg_file:RegisterFile|registers[10][29] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.724      ;
; 0.398 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.224      ; 0.726      ;
; 0.407 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.224      ; 0.735      ;
; 0.409 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.739      ;
; 0.410 ; reg_file:RegisterFile|registers[10][10] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.739      ;
; 0.417 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.747      ;
; 0.420 ; PC[9]                                   ; PC[9]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.542      ;
; 0.442 ; reg_file:RegisterFile|registers[0][10]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.771      ;
; 0.450 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.778      ;
; 0.467 ; reg_file:RegisterFile|registers[0][29]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.048      ; 0.619      ;
; 0.468 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.047      ; 0.619      ;
; 0.473 ; reg_file:RegisterFile|registers[10][1]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; reg_file:RegisterFile|registers[0][28]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.048      ; 0.626      ;
; 0.475 ; reg_file:RegisterFile|registers[10][28] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.805      ;
; 0.476 ; reg_file:RegisterFile|registers[0][27]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.048      ; 0.628      ;
; 0.477 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.047      ; 0.628      ;
; 0.478 ; reg_file:RegisterFile|registers[0][4]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.619      ;
; 0.486 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.224      ; 0.814      ;
; 0.486 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.815      ;
; 0.488 ; reg_file:RegisterFile|registers[10][24] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.226      ; 0.818      ;
; 0.488 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.629      ;
; 0.489 ; reg_file:RegisterFile|registers[10][8]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.818      ;
; 0.498 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 0.630      ;
; 0.502 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.033      ; 0.639      ;
; 0.504 ; reg_file:RegisterFile|registers[0][24]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.034      ; 0.642      ;
; 0.511 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.224      ; 0.839      ;
; 0.515 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.225      ; 0.844      ;
; 0.517 ; PC[3]                                   ; PC[3]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.639      ;
; 0.519 ; PC[7]                                   ; PC[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; reg_file:RegisterFile|registers[10][14] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.664      ;
; 0.527 ; reg_file:RegisterFile|registers[0][8]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.856      ;
; 0.530 ; reg_file:RegisterFile|registers[10][30] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.860      ;
; 0.532 ; reg_file:RegisterFile|registers[10][23] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.858      ;
; 0.533 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.034      ; 0.651      ;
; 0.538 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.651      ;
; 0.543 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.655      ;
; 0.543 ; reg_file:RegisterFile|registers[10][16] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.222      ; 0.869      ;
; 0.546 ; reg_file:RegisterFile|registers[10][18] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.222      ; 0.872      ;
; 0.548 ; reg_file:RegisterFile|registers[10][26] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.227      ; 0.879      ;
; 0.552 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.233      ; 0.889      ;
; 0.555 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.885      ;
; 0.557 ; reg_file:RegisterFile|registers[10][3]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.881      ;
; 0.560 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.883      ;
; 0.563 ; reg_file:RegisterFile|registers[10][17] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.222      ; 0.889      ;
; 0.567 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.686      ;
; 0.568 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.687      ;
; 0.571 ; PC[5]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.693      ;
; 0.574 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.693      ;
; 0.575 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.694      ;
; 0.576 ; inst_rom:InstructionMemory|out[11]      ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.035      ; 0.695      ;
; 0.577 ; reg_file:RegisterFile|registers[10][12] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 0.715      ;
; 0.578 ; PC[4]                                   ; PC[4]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.700      ;
; 0.579 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.226      ; 0.909      ;
; 0.580 ; PC[6]                                   ; PC[6]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; PC[5]                                   ; PC[5]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.702      ;
; 0.582 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.906      ;
; 0.582 ; PC[8]                                   ; PC[8]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.704      ;
; 0.586 ; reg_file:RegisterFile|registers[10][31] ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.915      ;
; 0.586 ; reg_file:RegisterFile|registers[0][6]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.908      ;
; 0.587 ; reg_file:RegisterFile|registers[0][20]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 0.717      ;
; 0.588 ; reg_file:RegisterFile|registers[10][0]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.225      ; 0.917      ;
; 0.603 ; PC[2]                                   ; PC[2]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.725      ;
; 0.606 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.226      ; 0.936      ;
; 0.611 ; reg_file:RegisterFile|registers[0][2]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.232      ; 0.947      ;
; 0.613 ; reg_file:RegisterFile|registers[0][16]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.045      ; 0.762      ;
; 0.618 ; reg_file:RegisterFile|registers[0][30]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.029      ; 0.751      ;
; 0.621 ; reg_file:RegisterFile|registers[0][9]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.950      ;
; 0.625 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.947      ;
; 0.627 ; reg_file:RegisterFile|registers[10][20] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.222      ; 0.953      ;
; 0.628 ; reg_file:RegisterFile|registers[0][3]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 0.763      ;
; 0.629 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 0.759      ;
; 0.629 ; reg_file:RegisterFile|registers[10][9]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.957      ;
; 0.630 ; reg_file:RegisterFile|registers[20][15] ; reg_file:RegisterFile|registers[10][15]                                                                                           ; clock        ; clock       ; 0.000        ; 0.030      ; 0.744      ;
; 0.630 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.033      ; 0.767      ;
; 0.630 ; reg_file:RegisterFile|registers[0][25]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.034      ; 0.768      ;
; 0.631 ; reg_file:RegisterFile|registers[10][4]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.743      ;
; 0.632 ; reg_file:RegisterFile|registers[0][0]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.020      ; 0.756      ;
; 0.633 ; reg_file:RegisterFile|registers[0][17]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.045      ; 0.782      ;
; 0.633 ; PC[3]                                   ; inst_rom:InstructionMemory|out[28]                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.755      ;
; 0.634 ; PC[3]                                   ; inst_rom:InstructionMemory|out[22]                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.756      ;
; 0.636 ; reg_file:RegisterFile|registers[10][5]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.748      ;
; 0.639 ; PC[2]                                   ; inst_rom:InstructionMemory|out[29]                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.761      ;
; 0.639 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.034      ; 0.777      ;
; 0.640 ; reg_file:RegisterFile|registers[0][22]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.024      ; 0.768      ;
; 0.644 ; reg_file:RegisterFile|registers[0][7]   ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.030      ; 0.778      ;
; 0.646 ; reg_file:RegisterFile|registers[10][29] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.227      ; 0.977      ;
; 0.646 ; reg_file:RegisterFile|registers[0][31]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.033      ; 0.783      ;
; 0.648 ; reg_file:RegisterFile|registers[0][23]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.030      ; 0.782      ;
; 0.651 ; reg_file:RegisterFile|registers[0][4]   ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 0.786      ;
; 0.652 ; reg_file:RegisterFile|registers[10][10] ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.980      ;
; 0.654 ; reg_file:RegisterFile|registers[10][6]  ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.766      ;
; 0.655 ; reg_file:RegisterFile|registers[0][19]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 0.785      ;
; 0.656 ; reg_file:RegisterFile|registers[0][14]  ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.025      ; 0.785      ;
; 0.659 ; reg_file:RegisterFile|registers[0][12]  ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.782      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[2]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[3]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[4]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[5]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[6]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[7]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[8]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; PC[9]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Fall       ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[6]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|sbyte[7]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; data_memory:DataMemory|serial_buffer:ser|write_en                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[11]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[15]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[21]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[22]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[24]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[25]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[26]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[27]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[28]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[29]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[2]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[30]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; inst_rom:InstructionMemory|out[5]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][10]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][11]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][12]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][13]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][14]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][15]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][16]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][17]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][18]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][19]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][20]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][21]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][22]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][23]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][24]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][25]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][26]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][27]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][28]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][29]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][30]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][31]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][8]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[0][9]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][10]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][11]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][12]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; reg_file:RegisterFile|registers[10][13]                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 2.353 ; 3.124 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 2.203 ; 2.977 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 2.203 ; 2.977 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 1.955 ; 2.624 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 2.099 ; 2.818 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 1.850 ; 2.524 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 1.931 ; 2.626 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 1.986 ; 2.666 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 1.739 ; 2.416 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 1.763 ; 2.437 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 2.668 ; 3.493 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 2.569 ; 3.388 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; -0.715 ; -1.361 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -1.147 ; -1.806 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -1.418 ; -2.140 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -1.407 ; -2.036 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -1.438 ; -2.162 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -1.249 ; -1.941 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -1.435 ; -2.089 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -1.521 ; -2.162 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -1.147 ; -1.806 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -1.193 ; -1.853 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -1.828 ; -2.579 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -1.742 ; -2.489 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 5.003 ; 5.205 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 3.944 ; 4.006 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 5.003 ; 5.205 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 3.917 ; 4.012 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 4.091 ; 4.186 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 3.725 ; 3.805 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 4.602 ; 4.802 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 4.341 ; 4.483 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 4.118 ; 4.221 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 3.918 ; 4.005 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 3.606 ; 3.682 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 3.825 ; 3.884 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 4.869 ; 5.067 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 3.792 ; 3.882 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 3.957 ; 4.047 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 3.606 ; 3.682 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 4.488 ; 4.684 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 4.198 ; 4.333 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 3.982 ; 4.080 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 3.793 ; 3.875 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.516    ; 0.306 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -9.516    ; 0.306 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1201.434 ; 0.0   ; 0.0      ; 0.0     ; -198.568            ;
;  clock           ; -1201.434 ; 0.000 ; N/A      ; N/A     ; -198.568            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; reset           ; clock      ; 4.270 ; 4.782 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; 4.093 ; 4.641 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; 4.093 ; 4.641 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; 3.508 ; 4.022 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; 3.796 ; 4.332 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; 3.398 ; 3.910 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; 3.581 ; 4.093 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; 3.558 ; 4.087 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; 3.173 ; 3.690 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; 3.147 ; 3.668 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; 5.025 ; 5.612 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; 4.762 ; 5.375 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; reset           ; clock      ; -0.715 ; -1.361 ; Rise       ; clock           ;
; serial_in[*]    ; clock      ; -1.147 ; -1.806 ; Rise       ; clock           ;
;  serial_in[0]   ; clock      ; -1.418 ; -2.140 ; Rise       ; clock           ;
;  serial_in[1]   ; clock      ; -1.407 ; -2.036 ; Rise       ; clock           ;
;  serial_in[2]   ; clock      ; -1.438 ; -2.162 ; Rise       ; clock           ;
;  serial_in[3]   ; clock      ; -1.249 ; -1.941 ; Rise       ; clock           ;
;  serial_in[4]   ; clock      ; -1.435 ; -2.089 ; Rise       ; clock           ;
;  serial_in[5]   ; clock      ; -1.521 ; -2.162 ; Rise       ; clock           ;
;  serial_in[6]   ; clock      ; -1.147 ; -1.806 ; Rise       ; clock           ;
;  serial_in[7]   ; clock      ; -1.193 ; -1.853 ; Rise       ; clock           ;
; serial_ready_in ; clock      ; -1.828 ; -2.579 ; Rise       ; clock           ;
; serial_valid_in ; clock      ; -1.742 ; -2.489 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 8.148 ; 8.293 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 6.556 ; 6.577 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 8.148 ; 8.293 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 6.565 ; 6.614 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 6.887 ; 6.911 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 6.273 ; 6.288 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 7.498 ; 7.648 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 7.284 ; 7.330 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 6.939 ; 6.967 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 6.630 ; 6.605 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; serial_out[*]   ; clock      ; 3.606 ; 3.682 ; Rise       ; clock           ;
;  serial_out[0]  ; clock      ; 3.825 ; 3.884 ; Rise       ; clock           ;
;  serial_out[1]  ; clock      ; 4.869 ; 5.067 ; Rise       ; clock           ;
;  serial_out[2]  ; clock      ; 3.792 ; 3.882 ; Rise       ; clock           ;
;  serial_out[3]  ; clock      ; 3.957 ; 4.047 ; Rise       ; clock           ;
;  serial_out[4]  ; clock      ; 3.606 ; 3.682 ; Rise       ; clock           ;
;  serial_out[5]  ; clock      ; 4.488 ; 4.684 ; Rise       ; clock           ;
;  serial_out[6]  ; clock      ; 4.198 ; 4.333 ; Rise       ; clock           ;
;  serial_out[7]  ; clock      ; 3.982 ; 4.080 ; Rise       ; clock           ;
; serial_wren_out ; clock      ; 3.793 ; 3.875 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serial_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_rden_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_wren_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_ready_in         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_valid_in         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; serial_in[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.37 V              ; -0.0215 V           ; 0.147 V                              ; 0.101 V                              ; 6.83e-10 s                  ; 6.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.37 V             ; -0.0215 V          ; 0.147 V                             ; 0.101 V                             ; 6.83e-10 s                 ; 6.56e-10 s                 ; No                        ; Yes                       ;
; serial_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.33 V              ; -0.00637 V          ; 0.193 V                              ; 0.111 V                              ; 2.82e-09 s                  ; 2.64e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.33 V             ; -0.00637 V         ; 0.193 V                             ; 0.111 V                             ; 2.82e-09 s                 ; 2.64e-09 s                 ; No                        ; Yes                       ;
; serial_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; serial_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; serial_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; serial_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.33 V              ; -0.00559 V          ; 0.224 V                              ; 0.101 V                              ; 2.9e-09 s                   ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.33 V             ; -0.00559 V         ; 0.224 V                             ; 0.101 V                             ; 2.9e-09 s                  ; 2.79e-09 s                 ; No                        ; Yes                       ;
; serial_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; serial_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; serial_rden_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.37 V              ; -0.0215 V           ; 0.147 V                              ; 0.101 V                              ; 6.83e-10 s                  ; 6.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.37 V             ; -0.0215 V          ; 0.147 V                             ; 0.101 V                             ; 6.83e-10 s                 ; 6.56e-10 s                 ; No                        ; Yes                       ;
; serial_wren_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.18e-09 V                   ; 2.39 V              ; -0.0371 V           ; 0.244 V                              ; 0.052 V                              ; 3.07e-10 s                  ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.18e-09 V                  ; 2.39 V             ; -0.0371 V          ; 0.244 V                             ; 0.052 V                             ; 3.07e-10 s                 ; 3.31e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.53e-09 V                   ; 2.38 V              ; -0.0337 V           ; 0.137 V                              ; 0.057 V                              ; 4.67e-10 s                  ; 4.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 3.53e-09 V                  ; 2.38 V             ; -0.0337 V          ; 0.137 V                             ; 0.057 V                             ; 4.67e-10 s                 ; 4.1e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.65e-09 V                   ; 2.37 V              ; -0.00886 V          ; 0.12 V                               ; 0.027 V                              ; 6.61e-10 s                  ; 7.9e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 5.65e-09 V                  ; 2.37 V             ; -0.00886 V         ; 0.12 V                              ; 0.027 V                             ; 6.61e-10 s                 ; 7.9e-10 s                  ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.24e-07 V                   ; 2.35 V              ; -0.011 V            ; 0.111 V                              ; 0.035 V                              ; 7.77e-10 s                  ; 8.06e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.24e-07 V                  ; 2.35 V             ; -0.011 V           ; 0.111 V                             ; 0.035 V                             ; 7.77e-10 s                 ; 8.06e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00336 V          ; 0.17 V                               ; 0.085 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00336 V         ; 0.17 V                              ; 0.085 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; serial_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.24e-07 V                   ; 2.33 V              ; -0.00312 V          ; 0.161 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.24e-07 V                  ; 2.33 V             ; -0.00312 V         ; 0.161 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; serial_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serial_rden_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.24e-07 V                   ; 2.35 V              ; -0.011 V            ; 0.111 V                              ; 0.035 V                              ; 7.77e-10 s                  ; 8.06e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.24e-07 V                  ; 2.35 V             ; -0.011 V           ; 0.111 V                             ; 0.035 V                             ; 7.77e-10 s                 ; 8.06e-10 s                 ; Yes                       ; Yes                       ;
; serial_wren_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.00994 V          ; 0.119 V                              ; 0.02 V                               ; 4.51e-10 s                  ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.00994 V         ; 0.119 V                             ; 0.02 V                              ; 4.51e-10 s                 ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.67e-07 V                   ; 2.35 V              ; -0.0121 V           ; 0.081 V                              ; 0.025 V                              ; 5.28e-10 s                  ; 4.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.67e-07 V                  ; 2.35 V             ; -0.0121 V          ; 0.081 V                             ; 0.025 V                             ; 5.28e-10 s                 ; 4.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.35e-07 V                   ; 2.35 V              ; -0.00478 V          ; 0.185 V                              ; 0.019 V                              ; 7.22e-10 s                  ; 9.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.35e-07 V                  ; 2.35 V             ; -0.00478 V         ; 0.185 V                             ; 0.019 V                             ; 7.22e-10 s                 ; 9.86e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; serial_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; serial_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; serial_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serial_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serial_rden_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; serial_wren_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1542437  ; 192      ; 9696     ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1542437  ; 192      ; 9696     ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 180   ; 180  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Jul 15 17:27:41 2019
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.516           -1201.434 clock 
Info (332146): Worst-case hold slack is 0.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.614               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.568 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.471           -1059.892 clock 
Info (332146): Worst-case hold slack is 0.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.587               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.568 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.063            -620.943 clock 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -172.938 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Mon Jul 15 17:27:44 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


