<stg><name>decode</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="50" op_0_bw="32">
<![CDATA[
entry:1 %xa2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa2_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="32">
<![CDATA[
entry:2 %xa1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa1_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:54 %tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:98 %store_ln332 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:101 %store_ln0 = store i5 0, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="8">
<![CDATA[
entry:5 %trunc_ln23 = trunc i8 %input_read

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:54 %tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15">
<![CDATA[
entry:60 %dec_deth_load = load i15 %dec_deth

]]></Node>
<StgValue><ssdm name="dec_deth_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="15">
<![CDATA[
entry:61 %zext_ln364 = zext i15 %dec_deth_load

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
entry:62 %tmp_23 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="14">
<![CDATA[
entry:63 %sext_ln364 = sext i14 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:64 %mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln364_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="14">
<![CDATA[
entry:66 %sext_ln364_1 = sext i14 %trunc_ln364_1

]]></Node>
<StgValue><ssdm name="sext_ln364_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add_ln367 = add i32 %sext_ln364_1, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="add_ln367"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:8 %tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
entry:19 %zext_ln345 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="4">
<![CDATA[
entry:21 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6">
<![CDATA[
entry:27 %il_load = load i6 %il

]]></Node>
<StgValue><ssdm name="il_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
entry:28 %zext_ln346 = zext i6 %il_load

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346

]]></Node>
<StgValue><ssdm name="qq6_code6_table_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="6">
<![CDATA[
entry:30 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15">
<![CDATA[
entry:36 %dec_nbl_load = load i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="dec_nbl_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="15" op_3_bw="13">
<![CDATA[
entry:37 %tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
entry:56 %dec_ah1_load = load i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="dec_ah1_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15">
<![CDATA[
entry:58 %dec_ah2_load = load i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="dec_ah2_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
entry:67 %sext_ln365 = sext i14 %trunc_ln364_1

]]></Node>
<StgValue><ssdm name="sext_ln365"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15">
<![CDATA[
entry:68 %dec_nbh_load = load i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="dec_nbh_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="2" op_2_bw="15">
<![CDATA[
entry:69 %tmp_19 = call i15 @logsch, i2 %trunc_ln, i15 %dec_nbh_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:70 %store_ln365 = store i15 %tmp_19, i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="store_ln365"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="4" op_3_bw="12">
<![CDATA[
entry:71 %tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:74 %call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph

]]></Node>
<StgValue><ssdm name="call_ln368"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %dec_ph1_load = load i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="dec_ph1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
entry:76 %dec_ph2_load = load i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="dec_ph2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
entry:77 %tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:85 %store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:86 %store_ln375 = store i32 %add_ln367, i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:8 %tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31">
<![CDATA[
entry:9 %dec_rlt1_load = load i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="dec_rlt1_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
entry:10 %dec_al1_load = load i16 %dec_al1

]]></Node>
<StgValue><ssdm name="dec_al1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31">
<![CDATA[
entry:11 %dec_rlt2_load = load i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="dec_rlt2_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15">
<![CDATA[
entry:12 %dec_al2_load = load i15 %dec_al2

]]></Node>
<StgValue><ssdm name="dec_al2_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="16" op_3_bw="31" op_4_bw="15">
<![CDATA[
entry:13 %tmp_s = call i32 @filtep, i31 %dec_rlt1_load, i16 %dec_al1_load, i31 %dec_rlt2_load, i15 %dec_al2_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15">
<![CDATA[
entry:16 %dec_detl_load = load i15 %dec_detl

]]></Node>
<StgValue><ssdm name="dec_detl_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="15">
<![CDATA[
entry:17 %zext_ln345_1 = zext i15 %dec_detl_load

]]></Node>
<StgValue><ssdm name="zext_ln345_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="4">
<![CDATA[
entry:21 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="16">
<![CDATA[
entry:22 %sext_ln345 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:23 %mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1

]]></Node>
<StgValue><ssdm name="mul_ln345"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln345_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln345_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="6">
<![CDATA[
entry:30 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="16">
<![CDATA[
entry:31 %sext_ln346 = sext i16 %qq6_code6_table_load

]]></Node>
<StgValue><ssdm name="sext_ln346"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:32 %mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1

]]></Node>
<StgValue><ssdm name="mul_ln346"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="15" op_3_bw="13">
<![CDATA[
entry:37 %tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:38 %store_ln348 = store i15 %tmp_13, i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
entry:50 %store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="4" op_3_bw="12">
<![CDATA[
entry:71 %tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:72 %store_ln366 = store i15 %tmp_20, i15 %dec_deth

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:74 %call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph

]]></Node>
<StgValue><ssdm name="call_ln368"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
entry:77 %tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:78 %store_ln369 = store i15 %tmp_21, i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %add_ln344 = add i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="32">
<![CDATA[
entry:15 %trunc_ln345 = trunc i32 %add_ln344

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="16">
<![CDATA[
entry:25 %sext_ln345_1 = sext i16 %trunc_ln345_1

]]></Node>
<StgValue><ssdm name="sext_ln345_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln346_1 = sext i16 %trunc_ln345_1

]]></Node>
<StgValue><ssdm name="sext_ln346_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="16">
<![CDATA[
entry:34 %sext_ln346_2 = sext i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln346_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="4" op_3_bw="12">
<![CDATA[
entry:39 %tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %add_ln350 = add i32 %sext_ln345_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:42 %call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl

]]></Node>
<StgValue><ssdm name="call_ln351"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %dec_plt1_load = load i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="dec_plt1_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %dec_plt2_load = load i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="dec_plt2_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
entry:45 %tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:49 %add_ln354 = add i31 %sext_ln346_1, i31 %trunc_ln345

]]></Node>
<StgValue><ssdm name="add_ln354"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
entry:51 %store_ln356 = store i31 %add_ln354, i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:52 %store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:53 %store_ln358 = store i32 %add_ln350, i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31">
<![CDATA[
entry:55 %dec_rh1_load = load i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="dec_rh1_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31">
<![CDATA[
entry:57 %dec_rh2_load = load i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="dec_rh2_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="16" op_3_bw="31" op_4_bw="15">
<![CDATA[
entry:59 %tmp_18 = call i32 @filtep, i31 %dec_rh1_load, i16 %dec_ah1_load, i31 %dec_rh2_load, i15 %dec_ah2_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:79 %tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %add_ln371 = add i32 %add_ln367, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="32">
<![CDATA[
entry:82 %trunc_ln372 = trunc i32 %add_ln371

]]></Node>
<StgValue><ssdm name="trunc_ln372"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
entry:83 %store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
entry:84 %store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="4" op_3_bw="12">
<![CDATA[
entry:39 %tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:40 %store_ln349 = store i15 %tmp_14, i15 %dec_detl

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:42 %call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl

]]></Node>
<StgValue><ssdm name="call_ln351"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
entry:45 %tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:46 %store_ln352 = store i15 %tmp_15, i15 %dec_al2

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:79 %tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:80 %store_ln370 = store i16 %tmp_22, i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:47 %tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:6 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:47 %tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:48 %store_ln353 = store i16 %tmp_16, i16 %dec_al1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub_ln378 = sub i32 %add_ln347, i32 %add_ln371

]]></Node>
<StgValue><ssdm name="sub_ln378"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add_ln379 = add i32 %add_ln371, i32 %add_ln347

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:89 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="37" op_0_bw="36">
<![CDATA[
entry:90 %sext_ln385 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln385"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:91 %shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln385_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="37" op_0_bw="34">
<![CDATA[
entry:92 %sext_ln385_1 = sext i34 %shl_ln385_1

]]></Node>
<StgValue><ssdm name="sext_ln385_1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:93 %xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1

]]></Node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="50" op_0_bw="37">
<![CDATA[
entry:94 %sext_ln333 = sext i37 %xa1

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="39" op_0_bw="32">
<![CDATA[
entry:95 %sext_ln386 = sext i32 %add_ln379

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:96 %xa2 = mul i39 %sext_ln386, i39 549755813844

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="50" op_0_bw="39">
<![CDATA[
entry:97 %sext_ln333_1 = sext i39 %xa2

]]></Node>
<StgValue><ssdm name="sext_ln333_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:99 %store_ln333 = store i50 %sext_ln333, i50 %xa1_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:100 %store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
entry:102 %br_ln389 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_14 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln389 = icmp_eq  i4 %i_14, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %i_15 = add i4 %i_14, i4 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.split:0 %idx_load = load i5 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:3 %zext_ln389 = zext i4 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="ad_ptr"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="ac_ptr"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:8 %add_ln335 = add i5 %idx_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:9 %zext_ln335 = zext i5 %add_ln335

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %ac_ptr_load = load i4 %ac_ptr

]]></Node>
<StgValue><ssdm name="ac_ptr_load"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:13 %add_ln391 = add i5 %idx_load, i5 3

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:14 %zext_ln391 = zext i5 %add_ln391

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391

]]></Node>
<StgValue><ssdm name="h_ptr_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:16 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:21 %ad_ptr_load = load i4 %ad_ptr

]]></Node>
<StgValue><ssdm name="ad_ptr_load"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:23 %h_ptr_2_load = load i5 %h_ptr_2

]]></Node>
<StgValue><ssdm name="h_ptr_2_load"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln332 = store i4 %i_15, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:31 %store_ln335 = store i5 %add_ln335, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32">
<![CDATA[
for.end:0 %idx22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx22"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32">
<![CDATA[
for.end:1 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %accumc_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.end:11 %accumd_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:23 %store_ln332 = store i4 0, i4 %i_9

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:24 %store_ln0 = store i5 0, i5 %idx22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:1 %xa2_2_load_1 = load i50 %xa2_2

]]></Node>
<StgValue><ssdm name="xa2_2_load_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:2 %xa1_2_load_1 = load i50 %xa1_2

]]></Node>
<StgValue><ssdm name="xa1_2_load_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln390"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln393"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %ac_ptr_load = load i4 %ac_ptr

]]></Node>
<StgValue><ssdm name="ac_ptr_load"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:12 %sext_ln391 = sext i32 %ac_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln391"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:16 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:17 %sext_ln391_1 = sext i15 %h_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln391_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:18 %mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391

]]></Node>
<StgValue><ssdm name="mul_ln391"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:19 %sext_ln391_2 = sext i47 %mul_ln391

]]></Node>
<StgValue><ssdm name="sext_ln391_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:20 %xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1

]]></Node>
<StgValue><ssdm name="xa1_5"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:21 %ad_ptr_load = load i4 %ad_ptr

]]></Node>
<StgValue><ssdm name="ad_ptr_load"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:22 %sext_ln392 = sext i32 %ad_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln392"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:23 %h_ptr_2_load = load i5 %h_ptr_2

]]></Node>
<StgValue><ssdm name="h_ptr_2_load"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:24 %sext_ln392_1 = sext i15 %h_ptr_2_load

]]></Node>
<StgValue><ssdm name="sext_ln392_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:25 %mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392

]]></Node>
<StgValue><ssdm name="mul_ln392"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:26 %sext_ln392_2 = sext i47 %mul_ln392

]]></Node>
<StgValue><ssdm name="sext_ln392_2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:27 %xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1

]]></Node>
<StgValue><ssdm name="xa2_5"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln333 = store i50 %xa1_5, i50 %xa1_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln333 = store i50 %xa2_5, i50 %xa2_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:32 %br_ln389 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:2 %xa2_2_load = load i50 %xa2_2

]]></Node>
<StgValue><ssdm name="xa2_2_load"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:3 %xa1_2_load = load i50 %xa1_2

]]></Node>
<StgValue><ssdm name="xa1_2_load"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="46" op_0_bw="50">
<![CDATA[
for.end:4 %trunc_ln389 = trunc i50 %xa2_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln389"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="46" op_0_bw="50">
<![CDATA[
for.end:5 %trunc_ln389_1 = trunc i50 %xa1_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln389_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %accumc_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="39" op_0_bw="32">
<![CDATA[
for.end:7 %sext_ln395 = sext i32 %accumc_load

]]></Node>
<StgValue><ssdm name="sext_ln395"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.end:8 %mul_ln395 = mul i39 %sext_ln395, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln395"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="46" op_0_bw="39">
<![CDATA[
for.end:9 %sext_ln395_1 = sext i39 %mul_ln395

]]></Node>
<StgValue><ssdm name="sext_ln395_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.end:10 %xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1

]]></Node>
<StgValue><ssdm name="xa1_4"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.end:11 %accumd_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
for.end:12 %shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="37" op_0_bw="36">
<![CDATA[
for.end:13 %sext_ln396 = sext i36 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.end:14 %shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln396_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="37" op_0_bw="34">
<![CDATA[
for.end:15 %sext_ln396_1 = sext i34 %shl_ln396_1

]]></Node>
<StgValue><ssdm name="sext_ln396_1"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
for.end:16 %sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1

]]></Node>
<StgValue><ssdm name="sub_ln396"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="46" op_0_bw="37">
<![CDATA[
for.end:17 %sext_ln396_2 = sext i37 %sub_ln396

]]></Node>
<StgValue><ssdm name="sext_ln396_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.end:18 %xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389

]]></Node>
<StgValue><ssdm name="xa2_4"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:19 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:20 %store_ln397 = store i32 %trunc_ln3, i32 %xout1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:21 %trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:22 %store_ln398 = store i32 %trunc_ln4, i32 %xout2

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
for.end:25 %br_ln405 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc78:0 %i_16 = load i4 %i_9

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78:1 %icmp_ln405 = icmp_eq  i4 %i_16, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln405"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78:2 %i_17 = add i4 %i_16, i4 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78:3 %br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc78.split:0 %idx22_load = load i5 %idx22

]]></Node>
<StgValue><ssdm name="idx22_load"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="5">
<![CDATA[
for.inc78.split:1 %trunc_ln405 = trunc i5 %idx22_load

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78.split:7 %add_ln335_2 = add i4 %trunc_ln405, i4 9

]]></Node>
<StgValue><ssdm name="add_ln335_2"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="4">
<![CDATA[
for.inc78.split:8 %zext_ln335_2 = zext i4 %add_ln335_2

]]></Node>
<StgValue><ssdm name="zext_ln335_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:9 %ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2

]]></Node>
<StgValue><ssdm name="ac_ptr1"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:11 %ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2

]]></Node>
<StgValue><ssdm name="ad_ptr1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:12 %ac_ptr1_load = load i4 %ac_ptr1

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:14 %ad_ptr1_load = load i4 %ad_ptr1

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc78.split:16 %add_ln405 = add i5 %idx22_load, i5 31

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:17 %store_ln332 = store i4 %i_17, i4 %i_9

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:18 %store_ln405 = store i5 %add_ln405, i5 %idx22

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end80:0 %store_ln411 = store i32 %sub_ln378, i32 0

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end80:1 %store_ln412 = store i32 %add_ln379, i32 0

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
for.end80:2 %ret_ln413 = ret

]]></Node>
<StgValue><ssdm name="ret_ln413"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc78.split:2 %speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln406"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.split:3 %specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln409"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78.split:4 %add_ln335_1 = add i4 %trunc_ln405, i4 10

]]></Node>
<StgValue><ssdm name="add_ln335_1"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="4">
<![CDATA[
for.inc78.split:5 %zext_ln335_1 = zext i4 %add_ln335_1

]]></Node>
<StgValue><ssdm name="zext_ln335_1"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:6 %ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="ad_ptr_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:10 %ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="ac_ptr_1"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:12 %ac_ptr1_load = load i4 %ac_ptr1

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc78.split:13 %store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:14 %ad_ptr1_load = load i4 %ad_ptr1

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc78.split:15 %store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.split:19 %br_ln405 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
