`timescale 1ns/1ns

module testbench_ALU();

	parameter BUS_WIDTH = 8;
	reg [3:0] opcode;
	reg [BUS_WIDTH-1:0] a,b;
	reg cin;
	wire [BUS_WIDTH-1:0] y;
	wire cout;
	wire borrow;
	wire zero;
	wire parity;
	wire invalid_op;

	ALU #(.BUS_WIDTH(BUS_WIDTH)) uut(
		.a(a),
		.b(b),
		.cin(cin),
		.opcode(opcode),
		.y(y),
		.cout(cout),
		.borrow(borrow),
		.zero(zero),
		.parity(parity),
		.invalid_op(invalid_op)
	);

	// simple stimulus, NOT THE ACTUAL STRESS TEST
	initial begin
		$monitor("elapsed_time: %0d", $time, "opcode=%d, a=%d, b=%d, cin=%d, y=%d, cout=%b, borrow=%b, zero=%b, parity=%b, invalid_op=%b",
			  opcode, a,b,cin,y, cout,borrow,zero,parity,invalid_op);
