;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 721
	SUB <0, @2
	SLT 210, 70
	ADD 210, 70
	DJN -1, @-20
	ADD 210, 70
	CMP 210, 70
	SUB 12, @10
	SLT 721, 0
	SUB 12, @10
	JMN 13, #15
	SUB <0, @2
	SUB #72, @200
	CMP -227, <-137
	CMP -227, <-137
	CMP -227, <-137
	CMP <0, @2
	MOV <-127, 100
	SPL <191, <106
	CMP #0, -17
	MOV #300, 90
	ADD 913, 61
	SUB #72, @200
	JMP 0, 901
	MOV -7, <-20
	CMP -207, <-137
	SLT 210, 70
	MOV <-127, <100
	MOV <-127, <100
	SUB 0, 5
	JMZ <21, 7
	SUB -30, 9
	JMP @13, #200
	JMP -127, @100
	MOV 1, <27
	JMZ <21, 7
	MOV 1, <27
	MOV #300, 90
	SPL 0, <501
	MOV -1, <-20
	MOV -1, <-220
	MOV -7, <-20
	MOV #300, 90
	MOV -7, <-20
	SPL 0, <501
	MOV -7, <-20
