$date
  Fri Mar 11 23:32:06 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module counter_tb $end
$var reg 1 ! clk $end
$var reg 1 " n_rst $end
$var reg 8 # cout[7:0] $end
$scope module dut $end
$var reg 1 $ clk $end
$var reg 1 % n_rst $end
$var reg 8 & cout[7:0] $end
$var reg 8 ' cnt[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00000000 #
0$
0%
b00000000 &
b00000000 '
