<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4875" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4875{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4875{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4875{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4875{left:70px;bottom:228px;letter-spacing:0.16px;}
#t5_4875{left:151px;bottom:228px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t6_4875{left:150px;bottom:202px;letter-spacing:0.2px;word-spacing:0.01px;}
#t7_4875{left:70px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_4875{left:132px;bottom:184px;}
#t9_4875{left:147px;bottom:177px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_4875{left:70px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_4875{left:70px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_4875{left:321px;bottom:150px;}
#td_4875{left:336px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_4875{left:70px;bottom:127px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tf_4875{left:83px;bottom:979px;letter-spacing:-0.17px;}
#tg_4875{left:139px;bottom:979px;letter-spacing:-0.17px;}
#th_4875{left:190px;bottom:979px;letter-spacing:-0.15px;}
#ti_4875{left:449px;bottom:979px;letter-spacing:-0.14px;}
#tj_4875{left:535px;bottom:979px;letter-spacing:-0.12px;}
#tk_4875{left:83px;bottom:933px;letter-spacing:-0.16px;}
#tl_4875{left:139px;bottom:933px;letter-spacing:-0.16px;}
#tm_4875{left:190px;bottom:933px;letter-spacing:-0.15px;}
#tn_4875{left:449px;bottom:933px;letter-spacing:-0.14px;}
#to_4875{left:535px;bottom:933px;letter-spacing:-0.12px;}
#tp_4875{left:83px;bottom:909px;letter-spacing:-0.16px;}
#tq_4875{left:139px;bottom:909px;letter-spacing:-0.16px;}
#tr_4875{left:190px;bottom:909px;letter-spacing:-0.15px;}
#ts_4875{left:449px;bottom:909px;letter-spacing:-0.13px;}
#tt_4875{left:535px;bottom:909px;letter-spacing:-0.12px;}
#tu_4875{left:83px;bottom:863px;letter-spacing:-0.16px;}
#tv_4875{left:139px;bottom:863px;letter-spacing:-0.16px;}
#tw_4875{left:190px;bottom:863px;letter-spacing:-0.15px;}
#tx_4875{left:449px;bottom:863px;letter-spacing:-0.14px;}
#ty_4875{left:535px;bottom:863px;letter-spacing:-0.12px;}
#tz_4875{left:83px;bottom:839px;letter-spacing:-0.17px;}
#t10_4875{left:139px;bottom:839px;letter-spacing:-0.17px;}
#t11_4875{left:190px;bottom:839px;letter-spacing:-0.15px;}
#t12_4875{left:449px;bottom:839px;letter-spacing:-0.14px;}
#t13_4875{left:535px;bottom:839px;letter-spacing:-0.12px;}
#t14_4875{left:535px;bottom:822px;letter-spacing:-0.15px;}
#t15_4875{left:83px;bottom:797px;letter-spacing:-0.15px;}
#t16_4875{left:139px;bottom:797px;letter-spacing:-0.15px;}
#t17_4875{left:190px;bottom:797px;letter-spacing:-0.14px;}
#t18_4875{left:535px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_4875{left:83px;bottom:773px;letter-spacing:-0.14px;}
#t1a_4875{left:97px;bottom:756px;}
#t1b_4875{left:83px;bottom:739px;letter-spacing:-0.15px;}
#t1c_4875{left:139px;bottom:773px;letter-spacing:-0.15px;}
#t1d_4875{left:153px;bottom:756px;}
#t1e_4875{left:139px;bottom:739px;letter-spacing:-0.15px;}
#t1f_4875{left:190px;bottom:773px;letter-spacing:-0.13px;}
#t1g_4875{left:190px;bottom:756px;letter-spacing:-0.14px;}
#t1h_4875{left:449px;bottom:773px;letter-spacing:-0.14px;}
#t1i_4875{left:535px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1j_4875{left:82px;bottom:715px;letter-spacing:-0.19px;}
#t1k_4875{left:97px;bottom:698px;}
#t1l_4875{left:82px;bottom:681px;letter-spacing:-0.19px;}
#t1m_4875{left:139px;bottom:715px;letter-spacing:-0.15px;}
#t1n_4875{left:153px;bottom:698px;}
#t1o_4875{left:139px;bottom:681px;letter-spacing:-0.15px;}
#t1p_4875{left:190px;bottom:715px;letter-spacing:-0.14px;}
#t1q_4875{left:449px;bottom:715px;letter-spacing:-0.13px;}
#t1r_4875{left:535px;bottom:715px;letter-spacing:-0.14px;}
#t1s_4875{left:535px;bottom:694px;letter-spacing:-0.13px;}
#t1t_4875{left:821px;bottom:692px;}
#t1u_4875{left:833px;bottom:694px;letter-spacing:-0.07px;}
#t1v_4875{left:535px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_4875{left:82px;bottom:648px;letter-spacing:-0.18px;}
#t1x_4875{left:139px;bottom:648px;letter-spacing:-0.15px;}
#t1y_4875{left:190px;bottom:648px;letter-spacing:-0.14px;}
#t1z_4875{left:535px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t20_4875{left:78px;bottom:623px;letter-spacing:-0.15px;}
#t21_4875{left:97px;bottom:602px;}
#t22_4875{left:79px;bottom:580px;letter-spacing:-0.17px;}
#t23_4875{left:139px;bottom:623px;letter-spacing:-0.15px;}
#t24_4875{left:153px;bottom:602px;}
#t25_4875{left:139px;bottom:580px;letter-spacing:-0.15px;}
#t26_4875{left:190px;bottom:623px;letter-spacing:-0.15px;}
#t27_4875{left:535px;bottom:623px;letter-spacing:-0.12px;}
#t28_4875{left:535px;bottom:602px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t29_4875{left:78px;bottom:556px;letter-spacing:-0.15px;}
#t2a_4875{left:139px;bottom:556px;letter-spacing:-0.15px;}
#t2b_4875{left:190px;bottom:556px;letter-spacing:-0.14px;}
#t2c_4875{left:535px;bottom:556px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2d_4875{left:79px;bottom:532px;letter-spacing:-0.17px;}
#t2e_4875{left:139px;bottom:532px;letter-spacing:-0.17px;}
#t2f_4875{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t2g_4875{left:535px;bottom:532px;letter-spacing:-0.11px;}
#t2h_4875{left:535px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_4875{left:535px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2j_4875{left:79px;bottom:469px;letter-spacing:-0.16px;}
#t2k_4875{left:139px;bottom:469px;letter-spacing:-0.17px;}
#t2l_4875{left:190px;bottom:469px;letter-spacing:-0.14px;}
#t2m_4875{left:535px;bottom:469px;letter-spacing:-0.12px;}
#t2n_4875{left:535px;bottom:452px;letter-spacing:-0.13px;}
#t2o_4875{left:535px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2p_4875{left:78px;bottom:406px;letter-spacing:-0.15px;}
#t2q_4875{left:97px;bottom:385px;}
#t2r_4875{left:79px;bottom:364px;letter-spacing:-0.17px;}
#t2s_4875{left:139px;bottom:406px;letter-spacing:-0.15px;}
#t2t_4875{left:153px;bottom:385px;}
#t2u_4875{left:139px;bottom:364px;letter-spacing:-0.15px;}
#t2v_4875{left:190px;bottom:406px;letter-spacing:-0.15px;}
#t2w_4875{left:535px;bottom:406px;letter-spacing:-0.12px;}
#t2x_4875{left:535px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2y_4875{left:78px;bottom:339px;letter-spacing:-0.15px;}
#t2z_4875{left:97px;bottom:318px;}
#t30_4875{left:79px;bottom:296px;letter-spacing:-0.17px;}
#t31_4875{left:139px;bottom:339px;letter-spacing:-0.15px;}
#t32_4875{left:153px;bottom:318px;}
#t33_4875{left:139px;bottom:296px;letter-spacing:-0.15px;}
#t34_4875{left:190px;bottom:339px;letter-spacing:-0.14px;}
#t35_4875{left:535px;bottom:339px;letter-spacing:-0.12px;}
#t36_4875{left:535px;bottom:322px;letter-spacing:-0.13px;}
#t37_4875{left:535px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t38_4875{left:114px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t39_4875{left:200px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3a_4875{left:223px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t3b_4875{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t3c_4875{left:102px;bottom:1028px;letter-spacing:-0.15px;}
#t3d_4875{left:232px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t3e_4875{left:467px;bottom:1028px;letter-spacing:-0.14px;}
#t3f_4875{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3g_4875{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t3h_4875{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4875{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4875{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4875{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4875{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4875{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4875{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4875{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s8_4875{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4875{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4875" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4875Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4875" style="-webkit-user-select: none;"><object width="935" height="1210" data="4875/4875.svg" type="image/svg+xml" id="pdf4875" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4875" class="t s1_4875">Vol. 4 </span><span id="t2_4875" class="t s1_4875">2-353 </span>
<span id="t3_4875" class="t s2_4875">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4875" class="t s3_4875">2.18 </span><span id="t5_4875" class="t s3_4875">MSRS IN THE INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES </span>
<span id="t6_4875" class="t s3_4875">AND THE INTEL® XEON PHI™ PROCESSOR 7215/7285/7295 SERIES </span>
<span id="t7_4875" class="t s4_4875">The Intel </span>
<span id="t8_4875" class="t s5_4875">® </span>
<span id="t9_4875" class="t s4_4875">Xeon Phi™ processor 3200, 5200, 7200 series, with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="ta_4875" class="t s4_4875">value of 06_57H, supports the MSR interfaces listed in Table 2-53. These processors are based on the Knights </span>
<span id="tb_4875" class="t s4_4875">Landing microarchitecture. The Intel </span>
<span id="tc_4875" class="t s5_4875">® </span>
<span id="td_4875" class="t s4_4875">Xeon Phi™ processor 7215, 7285, 7295 series, with a CPUID Signature </span>
<span id="te_4875" class="t s4_4875">DisplayFamily_DisplayModel value of 06_85H, supports the MSR interfaces listed in Table 2-53 and Table 2-54. </span>
<span id="tf_4875" class="t s6_4875">C74H </span><span id="tg_4875" class="t s6_4875">3188 </span><span id="th_4875" class="t s6_4875">MSR_B1_PMON_EVNT_SEL2 </span><span id="ti_4875" class="t s6_4875">Package </span><span id="tj_4875" class="t s6_4875">Uncore B-box 1 perfmon event select MSR. </span>
<span id="tk_4875" class="t s6_4875">C75H </span><span id="tl_4875" class="t s6_4875">3189 </span><span id="tm_4875" class="t s6_4875">MSR_B1_PMON_CTR2 </span><span id="tn_4875" class="t s6_4875">Package </span><span id="to_4875" class="t s6_4875">Uncore B-box 1 perfmon counter MSR. </span>
<span id="tp_4875" class="t s6_4875">C76H </span><span id="tq_4875" class="t s6_4875">3190 </span><span id="tr_4875" class="t s6_4875">MSR_B1_PMON_EVNT_SEL3 </span><span id="ts_4875" class="t s6_4875">Package </span><span id="tt_4875" class="t s6_4875">Uncore B-box 1vperfmon event select MSR. </span>
<span id="tu_4875" class="t s6_4875">C77H </span><span id="tv_4875" class="t s6_4875">3191 </span><span id="tw_4875" class="t s6_4875">MSR_B1_PMON_CTR3 </span><span id="tx_4875" class="t s6_4875">Package </span><span id="ty_4875" class="t s6_4875">Uncore B-box 1 perfmon counter MSR. </span>
<span id="tz_4875" class="t s6_4875">C82H </span><span id="t10_4875" class="t s6_4875">3122 </span><span id="t11_4875" class="t s6_4875">MSR_W_PMON_BOX_OVF_CTRL </span><span id="t12_4875" class="t s6_4875">Package </span><span id="t13_4875" class="t s6_4875">Uncore W-box perfmon local box overflow control </span>
<span id="t14_4875" class="t s6_4875">MSR. </span>
<span id="t15_4875" class="t s6_4875">C8FH </span><span id="t16_4875" class="t s6_4875">3215 </span><span id="t17_4875" class="t s6_4875">IA32_PQR_ASSOC </span><span id="t18_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t19_4875" class="t s6_4875">C90H </span>
<span id="t1a_4875" class="t s6_4875">- </span>
<span id="t1b_4875" class="t s6_4875">C9EH </span>
<span id="t1c_4875" class="t s6_4875">3216 </span>
<span id="t1d_4875" class="t s6_4875">- </span>
<span id="t1e_4875" class="t s6_4875">3230 </span>
<span id="t1f_4875" class="t s6_4875">IA32_L3_QOS_MASK_0 through </span>
<span id="t1g_4875" class="t s6_4875">IA32_L3_QOS_MASK_14 </span>
<span id="t1h_4875" class="t s6_4875">Package </span><span id="t1i_4875" class="t s6_4875">See Table 2-50. </span>
<span id="t1j_4875" class="t s6_4875">D10H </span>
<span id="t1k_4875" class="t s6_4875">- </span>
<span id="t1l_4875" class="t s6_4875">D17H </span>
<span id="t1m_4875" class="t s6_4875">3344 </span>
<span id="t1n_4875" class="t s6_4875">- </span>
<span id="t1o_4875" class="t s6_4875">3351 </span>
<span id="t1p_4875" class="t s6_4875">IA32_L2_QOS_MASK_[0-7] </span><span id="t1q_4875" class="t s6_4875">Core </span><span id="t1r_4875" class="t s6_4875">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="t1s_4875" class="t s6_4875">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="t1t_4875" class="t s7_4875">≥ </span><span id="t1u_4875" class="t s6_4875">0. </span>
<span id="t1v_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t1w_4875" class="t s6_4875">D93H </span><span id="t1x_4875" class="t s6_4875">3475 </span><span id="t1y_4875" class="t s6_4875">IA32_PASID </span><span id="t1z_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t20_4875" class="t s6_4875">1200H </span>
<span id="t21_4875" class="t s6_4875">- </span>
<span id="t22_4875" class="t s6_4875">121FH </span>
<span id="t23_4875" class="t s6_4875">4608 </span>
<span id="t24_4875" class="t s6_4875">- </span>
<span id="t25_4875" class="t s6_4875">4639 </span>
<span id="t26_4875" class="t s6_4875">IA32_LBR_x_INFO </span><span id="t27_4875" class="t s6_4875">Last Branch Record Entry X Info Register (R/W) </span>
<span id="t28_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t29_4875" class="t s6_4875">1406H </span><span id="t2a_4875" class="t s6_4875">5126 </span><span id="t2b_4875" class="t s6_4875">IA32_MCU_CONTROL </span><span id="t2c_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t2d_4875" class="t s6_4875">14CEH </span><span id="t2e_4875" class="t s6_4875">5326 </span><span id="t2f_4875" class="t s6_4875">IA32_LBR_CTL </span><span id="t2g_4875" class="t s6_4875">Last Branch Record Enabling and Configuration </span>
<span id="t2h_4875" class="t s6_4875">Register (R/W) </span>
<span id="t2i_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t2j_4875" class="t s6_4875">14CFH </span><span id="t2k_4875" class="t s6_4875">5327 </span><span id="t2l_4875" class="t s6_4875">IA32_LBR_DEPTH </span><span id="t2m_4875" class="t s6_4875">Last Branch Record Maximum Stack Depth Register </span>
<span id="t2n_4875" class="t s6_4875">(R/W) </span>
<span id="t2o_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t2p_4875" class="t s6_4875">1500H </span>
<span id="t2q_4875" class="t s6_4875">- </span>
<span id="t2r_4875" class="t s6_4875">151FH </span>
<span id="t2s_4875" class="t s6_4875">5376 </span>
<span id="t2t_4875" class="t s6_4875">- </span>
<span id="t2u_4875" class="t s6_4875">5407 </span>
<span id="t2v_4875" class="t s6_4875">IA32_LBR_x_FROM_IP </span><span id="t2w_4875" class="t s6_4875">Last Branch Record Entry X Source IP Register (R/W) </span>
<span id="t2x_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t2y_4875" class="t s6_4875">1600H </span>
<span id="t2z_4875" class="t s6_4875">- </span>
<span id="t30_4875" class="t s6_4875">161FH </span>
<span id="t31_4875" class="t s6_4875">5632 </span>
<span id="t32_4875" class="t s6_4875">- </span>
<span id="t33_4875" class="t s6_4875">5663 </span>
<span id="t34_4875" class="t s6_4875">IA32_LBR_x_TO_IP </span><span id="t35_4875" class="t s6_4875">Last Branch Record Entry X Destination IP Register </span>
<span id="t36_4875" class="t s6_4875">(R/W) </span>
<span id="t37_4875" class="t s6_4875">See Table 2-2. </span>
<span id="t38_4875" class="t s8_4875">Table 2-52. </span><span id="t39_4875" class="t s8_4875">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t3a_4875" class="t s8_4875">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t3b_4875" class="t s9_4875">Register </span>
<span id="t3c_4875" class="t s9_4875">Address </span><span id="t3d_4875" class="t s9_4875">Register Name / Bit Fields </span><span id="t3e_4875" class="t s9_4875">Scope </span><span id="t3f_4875" class="t s9_4875">Bit Description </span>
<span id="t3g_4875" class="t s9_4875">Hex </span><span id="t3h_4875" class="t s9_4875">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
