|cyMlp
s_axi_aclk => s_axi_aclk.IN5
s_axi_aresetn => reset.IN3
switches[0] => num_inputs_to_process.DATAB
switches[1] => num_inputs_to_process.DATAB
switches[2] => num_inputs_to_process.DATAB
switches[3] => num_inputs_to_process.DATAB
switches[4] => num_inputs_to_process.DATAB
switches[5] => num_inputs_to_process.DATAB
switches[6] => num_inputs_to_process.DATAB
switches[7] => num_inputs_to_process.DATAB
lcd_output[0] <= lcd_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[1] <= lcd_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[2] <= lcd_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[3] <= lcd_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[4] <= lcd_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[5] <= lcd_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[6] <= lcd_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[7] <= lcd_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[8] <= lcd_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[9] <= lcd_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[10] <= lcd_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[11] <= lcd_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[12] <= lcd_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[13] <= lcd_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[14] <= lcd_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[15] <= lcd_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[16] <= lcd_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[17] <= lcd_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[18] <= lcd_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[19] <= lcd_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[20] <= lcd_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[21] <= lcd_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[22] <= lcd_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[23] <= lcd_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[24] <= lcd_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[25] <= lcd_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[26] <= lcd_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[27] <= lcd_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[28] <= lcd_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[29] <= lcd_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[30] <= lcd_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[31] <= lcd_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[32] <= lcd_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[33] <= lcd_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[34] <= lcd_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[35] <= lcd_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[36] <= lcd_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[37] <= lcd_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[38] <= lcd_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[39] <= lcd_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[40] <= lcd_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[41] <= lcd_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[42] <= lcd_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[43] <= lcd_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[44] <= lcd_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[45] <= lcd_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[46] <= lcd_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[47] <= lcd_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[48] <= lcd_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[49] <= lcd_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[50] <= lcd_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[51] <= lcd_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[52] <= lcd_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[53] <= lcd_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[54] <= lcd_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[55] <= lcd_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[56] <= lcd_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[57] <= lcd_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[58] <= lcd_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[59] <= lcd_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[60] <= lcd_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[61] <= lcd_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[62] <= lcd_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[63] <= lcd_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[64] <= lcd_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[65] <= lcd_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[66] <= lcd_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[67] <= lcd_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[68] <= lcd_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[69] <= lcd_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[70] <= lcd_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[71] <= lcd_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[72] <= lcd_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[73] <= lcd_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[74] <= lcd_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[75] <= lcd_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[76] <= lcd_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[77] <= lcd_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[78] <= lcd_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[79] <= lcd_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[80] <= lcd_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[81] <= lcd_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[82] <= lcd_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[83] <= lcd_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[84] <= lcd_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[85] <= lcd_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[86] <= lcd_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[87] <= lcd_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[88] <= lcd_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[89] <= lcd_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[90] <= lcd_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[91] <= lcd_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[92] <= lcd_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[93] <= lcd_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[94] <= lcd_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[95] <= lcd_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[96] <= lcd_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[97] <= lcd_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[98] <= lcd_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[99] <= lcd_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[100] <= lcd_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[101] <= lcd_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[102] <= lcd_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[103] <= lcd_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[104] <= lcd_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[105] <= lcd_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[106] <= lcd_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[107] <= lcd_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[108] <= lcd_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[109] <= lcd_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[110] <= lcd_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[111] <= lcd_buffer[111].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[112] <= lcd_buffer[112].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[113] <= lcd_buffer[113].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[114] <= lcd_buffer[114].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[115] <= lcd_buffer[115].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[116] <= lcd_buffer[116].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[117] <= lcd_buffer[117].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[118] <= lcd_buffer[118].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[119] <= lcd_buffer[119].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[120] <= lcd_buffer[120].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[121] <= lcd_buffer[121].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[122] <= lcd_buffer[122].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[123] <= lcd_buffer[123].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[124] <= lcd_buffer[124].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[125] <= lcd_buffer[125].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[126] <= lcd_buffer[126].DB_MAX_OUTPUT_PORT_TYPE
lcd_output[127] <= lcd_buffer[127].DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|input_ROM:rom_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
ren => data[0]~reg0.ENA
ren => data[1]~reg0.ENA
ren => data[2]~reg0.ENA
ren => data[3]~reg0.ENA
ren => data[4]~reg0.ENA
ren => data[5]~reg0.ENA
ren => data[6]~reg0.ENA
ren => data[7]~reg0.ENA
ren => data[8]~reg0.ENA
ren => data[9]~reg0.ENA
ren => data[10]~reg0.ENA
ren => data[11]~reg0.ENA
ren => data[12]~reg0.ENA
ren => data[13]~reg0.ENA
ren => data[14]~reg0.ENA
ren => data[15]~reg0.ENA
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
radd[6] => mem.RADDR6
radd[7] => mem.RADDR7
radd[8] => mem.RADDR8
radd[9] => mem.RADDR9
radd[10] => mem.RADDR10
radd[11] => ~NO_FANOUT~
radd[12] => ~NO_FANOUT~
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1
clk => clk.IN45
rst => rst.IN45
weightValid => weightValid.IN45
biasValid => biasValid.IN45
weightValue[0] => weightValue[0].IN45
weightValue[1] => weightValue[1].IN45
weightValue[2] => weightValue[2].IN45
weightValue[3] => weightValue[3].IN45
weightValue[4] => weightValue[4].IN45
weightValue[5] => weightValue[5].IN45
weightValue[6] => weightValue[6].IN45
weightValue[7] => weightValue[7].IN45
weightValue[8] => weightValue[8].IN45
weightValue[9] => weightValue[9].IN45
weightValue[10] => weightValue[10].IN45
weightValue[11] => weightValue[11].IN45
weightValue[12] => weightValue[12].IN45
weightValue[13] => weightValue[13].IN45
weightValue[14] => weightValue[14].IN45
weightValue[15] => weightValue[15].IN45
weightValue[16] => weightValue[16].IN45
weightValue[17] => weightValue[17].IN45
weightValue[18] => weightValue[18].IN45
weightValue[19] => weightValue[19].IN45
weightValue[20] => weightValue[20].IN45
weightValue[21] => weightValue[21].IN45
weightValue[22] => weightValue[22].IN45
weightValue[23] => weightValue[23].IN45
weightValue[24] => weightValue[24].IN45
weightValue[25] => weightValue[25].IN45
weightValue[26] => weightValue[26].IN45
weightValue[27] => weightValue[27].IN45
weightValue[28] => weightValue[28].IN45
weightValue[29] => weightValue[29].IN45
weightValue[30] => weightValue[30].IN45
weightValue[31] => weightValue[31].IN45
biasValue[0] => biasValue[0].IN45
biasValue[1] => biasValue[1].IN45
biasValue[2] => biasValue[2].IN45
biasValue[3] => biasValue[3].IN45
biasValue[4] => biasValue[4].IN45
biasValue[5] => biasValue[5].IN45
biasValue[6] => biasValue[6].IN45
biasValue[7] => biasValue[7].IN45
biasValue[8] => biasValue[8].IN45
biasValue[9] => biasValue[9].IN45
biasValue[10] => biasValue[10].IN45
biasValue[11] => biasValue[11].IN45
biasValue[12] => biasValue[12].IN45
biasValue[13] => biasValue[13].IN45
biasValue[14] => biasValue[14].IN45
biasValue[15] => biasValue[15].IN45
biasValue[16] => biasValue[16].IN45
biasValue[17] => biasValue[17].IN45
biasValue[18] => biasValue[18].IN45
biasValue[19] => biasValue[19].IN45
biasValue[20] => biasValue[20].IN45
biasValue[21] => biasValue[21].IN45
biasValue[22] => biasValue[22].IN45
biasValue[23] => biasValue[23].IN45
biasValue[24] => biasValue[24].IN45
biasValue[25] => biasValue[25].IN45
biasValue[26] => biasValue[26].IN45
biasValue[27] => biasValue[27].IN45
biasValue[28] => biasValue[28].IN45
biasValue[29] => biasValue[29].IN45
biasValue[30] => biasValue[30].IN45
biasValue[31] => biasValue[31].IN45
config_layer_num[0] => config_layer_num[0].IN45
config_layer_num[1] => config_layer_num[1].IN45
config_layer_num[2] => config_layer_num[2].IN45
config_layer_num[3] => config_layer_num[3].IN45
config_layer_num[4] => config_layer_num[4].IN45
config_layer_num[5] => config_layer_num[5].IN45
config_layer_num[6] => config_layer_num[6].IN45
config_layer_num[7] => config_layer_num[7].IN45
config_layer_num[8] => config_layer_num[8].IN45
config_layer_num[9] => config_layer_num[9].IN45
config_layer_num[10] => config_layer_num[10].IN45
config_layer_num[11] => config_layer_num[11].IN45
config_layer_num[12] => config_layer_num[12].IN45
config_layer_num[13] => config_layer_num[13].IN45
config_layer_num[14] => config_layer_num[14].IN45
config_layer_num[15] => config_layer_num[15].IN45
config_layer_num[16] => config_layer_num[16].IN45
config_layer_num[17] => config_layer_num[17].IN45
config_layer_num[18] => config_layer_num[18].IN45
config_layer_num[19] => config_layer_num[19].IN45
config_layer_num[20] => config_layer_num[20].IN45
config_layer_num[21] => config_layer_num[21].IN45
config_layer_num[22] => config_layer_num[22].IN45
config_layer_num[23] => config_layer_num[23].IN45
config_layer_num[24] => config_layer_num[24].IN45
config_layer_num[25] => config_layer_num[25].IN45
config_layer_num[26] => config_layer_num[26].IN45
config_layer_num[27] => config_layer_num[27].IN45
config_layer_num[28] => config_layer_num[28].IN45
config_layer_num[29] => config_layer_num[29].IN45
config_layer_num[30] => config_layer_num[30].IN45
config_layer_num[31] => config_layer_num[31].IN45
config_neuron_num[0] => config_neuron_num[0].IN45
config_neuron_num[1] => config_neuron_num[1].IN45
config_neuron_num[2] => config_neuron_num[2].IN45
config_neuron_num[3] => config_neuron_num[3].IN45
config_neuron_num[4] => config_neuron_num[4].IN45
config_neuron_num[5] => config_neuron_num[5].IN45
config_neuron_num[6] => config_neuron_num[6].IN45
config_neuron_num[7] => config_neuron_num[7].IN45
config_neuron_num[8] => config_neuron_num[8].IN45
config_neuron_num[9] => config_neuron_num[9].IN45
config_neuron_num[10] => config_neuron_num[10].IN45
config_neuron_num[11] => config_neuron_num[11].IN45
config_neuron_num[12] => config_neuron_num[12].IN45
config_neuron_num[13] => config_neuron_num[13].IN45
config_neuron_num[14] => config_neuron_num[14].IN45
config_neuron_num[15] => config_neuron_num[15].IN45
config_neuron_num[16] => config_neuron_num[16].IN45
config_neuron_num[17] => config_neuron_num[17].IN45
config_neuron_num[18] => config_neuron_num[18].IN45
config_neuron_num[19] => config_neuron_num[19].IN45
config_neuron_num[20] => config_neuron_num[20].IN45
config_neuron_num[21] => config_neuron_num[21].IN45
config_neuron_num[22] => config_neuron_num[22].IN45
config_neuron_num[23] => config_neuron_num[23].IN45
config_neuron_num[24] => config_neuron_num[24].IN45
config_neuron_num[25] => config_neuron_num[25].IN45
config_neuron_num[26] => config_neuron_num[26].IN45
config_neuron_num[27] => config_neuron_num[27].IN45
config_neuron_num[28] => config_neuron_num[28].IN45
config_neuron_num[29] => config_neuron_num[29].IN45
config_neuron_num[30] => config_neuron_num[30].IN45
config_neuron_num[31] => config_neuron_num[31].IN45
x_valid => x_valid.IN45
x_in[0] => x_in[0].IN45
x_in[1] => x_in[1].IN45
x_in[2] => x_in[2].IN45
x_in[3] => x_in[3].IN45
x_in[4] => x_in[4].IN45
x_in[5] => x_in[5].IN45
x_in[6] => x_in[6].IN45
x_in[7] => x_in[7].IN45
x_in[8] => x_in[8].IN45
x_in[9] => x_in[9].IN45
x_in[10] => x_in[10].IN45
x_in[11] => x_in[11].IN45
x_in[12] => x_in[12].IN45
x_in[13] => x_in[13].IN45
x_in[14] => x_in[14].IN45
x_in[15] => x_in[15].IN45
o_valid[0] <= neuron:n_0.outvalid
o_valid[1] <= neuron:n_1.outvalid
o_valid[2] <= neuron:n_2.outvalid
o_valid[3] <= neuron:n_3.outvalid
o_valid[4] <= neuron:n_4.outvalid
o_valid[5] <= neuron:n_5.outvalid
o_valid[6] <= neuron:n_6.outvalid
o_valid[7] <= neuron:n_7.outvalid
o_valid[8] <= neuron:n_8.outvalid
o_valid[9] <= neuron:n_9.outvalid
o_valid[10] <= neuron:n_10.outvalid
o_valid[11] <= neuron:n_11.outvalid
o_valid[12] <= neuron:n_12.outvalid
o_valid[13] <= neuron:n_13.outvalid
o_valid[14] <= neuron:n_14.outvalid
o_valid[15] <= neuron:n_15.outvalid
o_valid[16] <= neuron:n_16.outvalid
o_valid[17] <= neuron:n_17.outvalid
o_valid[18] <= neuron:n_18.outvalid
o_valid[19] <= neuron:n_19.outvalid
o_valid[20] <= neuron:n_20.outvalid
o_valid[21] <= neuron:n_21.outvalid
o_valid[22] <= neuron:n_22.outvalid
o_valid[23] <= neuron:n_23.outvalid
o_valid[24] <= neuron:n_24.outvalid
o_valid[25] <= neuron:n_25.outvalid
o_valid[26] <= neuron:n_26.outvalid
o_valid[27] <= neuron:n_27.outvalid
o_valid[28] <= neuron:n_28.outvalid
o_valid[29] <= neuron:n_29.outvalid
o_valid[30] <= neuron:n_30.outvalid
o_valid[31] <= neuron:n_31.outvalid
o_valid[32] <= neuron:n_32.outvalid
o_valid[33] <= neuron:n_33.outvalid
o_valid[34] <= neuron:n_34.outvalid
o_valid[35] <= neuron:n_35.outvalid
o_valid[36] <= neuron:n_36.outvalid
o_valid[37] <= neuron:n_37.outvalid
o_valid[38] <= neuron:n_38.outvalid
o_valid[39] <= neuron:n_39.outvalid
o_valid[40] <= neuron:n_40.outvalid
o_valid[41] <= neuron:n_41.outvalid
o_valid[42] <= neuron:n_42.outvalid
o_valid[43] <= neuron:n_43.outvalid
o_valid[44] <= neuron:n_44.outvalid
x_out[0] <= neuron:n_0.out
x_out[1] <= neuron:n_0.out
x_out[2] <= neuron:n_0.out
x_out[3] <= neuron:n_0.out
x_out[4] <= neuron:n_0.out
x_out[5] <= neuron:n_0.out
x_out[6] <= neuron:n_0.out
x_out[7] <= neuron:n_0.out
x_out[8] <= neuron:n_0.out
x_out[9] <= neuron:n_0.out
x_out[10] <= neuron:n_0.out
x_out[11] <= neuron:n_0.out
x_out[12] <= neuron:n_0.out
x_out[13] <= neuron:n_0.out
x_out[14] <= neuron:n_0.out
x_out[15] <= neuron:n_0.out
x_out[16] <= neuron:n_1.out
x_out[17] <= neuron:n_1.out
x_out[18] <= neuron:n_1.out
x_out[19] <= neuron:n_1.out
x_out[20] <= neuron:n_1.out
x_out[21] <= neuron:n_1.out
x_out[22] <= neuron:n_1.out
x_out[23] <= neuron:n_1.out
x_out[24] <= neuron:n_1.out
x_out[25] <= neuron:n_1.out
x_out[26] <= neuron:n_1.out
x_out[27] <= neuron:n_1.out
x_out[28] <= neuron:n_1.out
x_out[29] <= neuron:n_1.out
x_out[30] <= neuron:n_1.out
x_out[31] <= neuron:n_1.out
x_out[32] <= neuron:n_2.out
x_out[33] <= neuron:n_2.out
x_out[34] <= neuron:n_2.out
x_out[35] <= neuron:n_2.out
x_out[36] <= neuron:n_2.out
x_out[37] <= neuron:n_2.out
x_out[38] <= neuron:n_2.out
x_out[39] <= neuron:n_2.out
x_out[40] <= neuron:n_2.out
x_out[41] <= neuron:n_2.out
x_out[42] <= neuron:n_2.out
x_out[43] <= neuron:n_2.out
x_out[44] <= neuron:n_2.out
x_out[45] <= neuron:n_2.out
x_out[46] <= neuron:n_2.out
x_out[47] <= neuron:n_2.out
x_out[48] <= neuron:n_3.out
x_out[49] <= neuron:n_3.out
x_out[50] <= neuron:n_3.out
x_out[51] <= neuron:n_3.out
x_out[52] <= neuron:n_3.out
x_out[53] <= neuron:n_3.out
x_out[54] <= neuron:n_3.out
x_out[55] <= neuron:n_3.out
x_out[56] <= neuron:n_3.out
x_out[57] <= neuron:n_3.out
x_out[58] <= neuron:n_3.out
x_out[59] <= neuron:n_3.out
x_out[60] <= neuron:n_3.out
x_out[61] <= neuron:n_3.out
x_out[62] <= neuron:n_3.out
x_out[63] <= neuron:n_3.out
x_out[64] <= neuron:n_4.out
x_out[65] <= neuron:n_4.out
x_out[66] <= neuron:n_4.out
x_out[67] <= neuron:n_4.out
x_out[68] <= neuron:n_4.out
x_out[69] <= neuron:n_4.out
x_out[70] <= neuron:n_4.out
x_out[71] <= neuron:n_4.out
x_out[72] <= neuron:n_4.out
x_out[73] <= neuron:n_4.out
x_out[74] <= neuron:n_4.out
x_out[75] <= neuron:n_4.out
x_out[76] <= neuron:n_4.out
x_out[77] <= neuron:n_4.out
x_out[78] <= neuron:n_4.out
x_out[79] <= neuron:n_4.out
x_out[80] <= neuron:n_5.out
x_out[81] <= neuron:n_5.out
x_out[82] <= neuron:n_5.out
x_out[83] <= neuron:n_5.out
x_out[84] <= neuron:n_5.out
x_out[85] <= neuron:n_5.out
x_out[86] <= neuron:n_5.out
x_out[87] <= neuron:n_5.out
x_out[88] <= neuron:n_5.out
x_out[89] <= neuron:n_5.out
x_out[90] <= neuron:n_5.out
x_out[91] <= neuron:n_5.out
x_out[92] <= neuron:n_5.out
x_out[93] <= neuron:n_5.out
x_out[94] <= neuron:n_5.out
x_out[95] <= neuron:n_5.out
x_out[96] <= neuron:n_6.out
x_out[97] <= neuron:n_6.out
x_out[98] <= neuron:n_6.out
x_out[99] <= neuron:n_6.out
x_out[100] <= neuron:n_6.out
x_out[101] <= neuron:n_6.out
x_out[102] <= neuron:n_6.out
x_out[103] <= neuron:n_6.out
x_out[104] <= neuron:n_6.out
x_out[105] <= neuron:n_6.out
x_out[106] <= neuron:n_6.out
x_out[107] <= neuron:n_6.out
x_out[108] <= neuron:n_6.out
x_out[109] <= neuron:n_6.out
x_out[110] <= neuron:n_6.out
x_out[111] <= neuron:n_6.out
x_out[112] <= neuron:n_7.out
x_out[113] <= neuron:n_7.out
x_out[114] <= neuron:n_7.out
x_out[115] <= neuron:n_7.out
x_out[116] <= neuron:n_7.out
x_out[117] <= neuron:n_7.out
x_out[118] <= neuron:n_7.out
x_out[119] <= neuron:n_7.out
x_out[120] <= neuron:n_7.out
x_out[121] <= neuron:n_7.out
x_out[122] <= neuron:n_7.out
x_out[123] <= neuron:n_7.out
x_out[124] <= neuron:n_7.out
x_out[125] <= neuron:n_7.out
x_out[126] <= neuron:n_7.out
x_out[127] <= neuron:n_7.out
x_out[128] <= neuron:n_8.out
x_out[129] <= neuron:n_8.out
x_out[130] <= neuron:n_8.out
x_out[131] <= neuron:n_8.out
x_out[132] <= neuron:n_8.out
x_out[133] <= neuron:n_8.out
x_out[134] <= neuron:n_8.out
x_out[135] <= neuron:n_8.out
x_out[136] <= neuron:n_8.out
x_out[137] <= neuron:n_8.out
x_out[138] <= neuron:n_8.out
x_out[139] <= neuron:n_8.out
x_out[140] <= neuron:n_8.out
x_out[141] <= neuron:n_8.out
x_out[142] <= neuron:n_8.out
x_out[143] <= neuron:n_8.out
x_out[144] <= neuron:n_9.out
x_out[145] <= neuron:n_9.out
x_out[146] <= neuron:n_9.out
x_out[147] <= neuron:n_9.out
x_out[148] <= neuron:n_9.out
x_out[149] <= neuron:n_9.out
x_out[150] <= neuron:n_9.out
x_out[151] <= neuron:n_9.out
x_out[152] <= neuron:n_9.out
x_out[153] <= neuron:n_9.out
x_out[154] <= neuron:n_9.out
x_out[155] <= neuron:n_9.out
x_out[156] <= neuron:n_9.out
x_out[157] <= neuron:n_9.out
x_out[158] <= neuron:n_9.out
x_out[159] <= neuron:n_9.out
x_out[160] <= neuron:n_10.out
x_out[161] <= neuron:n_10.out
x_out[162] <= neuron:n_10.out
x_out[163] <= neuron:n_10.out
x_out[164] <= neuron:n_10.out
x_out[165] <= neuron:n_10.out
x_out[166] <= neuron:n_10.out
x_out[167] <= neuron:n_10.out
x_out[168] <= neuron:n_10.out
x_out[169] <= neuron:n_10.out
x_out[170] <= neuron:n_10.out
x_out[171] <= neuron:n_10.out
x_out[172] <= neuron:n_10.out
x_out[173] <= neuron:n_10.out
x_out[174] <= neuron:n_10.out
x_out[175] <= neuron:n_10.out
x_out[176] <= neuron:n_11.out
x_out[177] <= neuron:n_11.out
x_out[178] <= neuron:n_11.out
x_out[179] <= neuron:n_11.out
x_out[180] <= neuron:n_11.out
x_out[181] <= neuron:n_11.out
x_out[182] <= neuron:n_11.out
x_out[183] <= neuron:n_11.out
x_out[184] <= neuron:n_11.out
x_out[185] <= neuron:n_11.out
x_out[186] <= neuron:n_11.out
x_out[187] <= neuron:n_11.out
x_out[188] <= neuron:n_11.out
x_out[189] <= neuron:n_11.out
x_out[190] <= neuron:n_11.out
x_out[191] <= neuron:n_11.out
x_out[192] <= neuron:n_12.out
x_out[193] <= neuron:n_12.out
x_out[194] <= neuron:n_12.out
x_out[195] <= neuron:n_12.out
x_out[196] <= neuron:n_12.out
x_out[197] <= neuron:n_12.out
x_out[198] <= neuron:n_12.out
x_out[199] <= neuron:n_12.out
x_out[200] <= neuron:n_12.out
x_out[201] <= neuron:n_12.out
x_out[202] <= neuron:n_12.out
x_out[203] <= neuron:n_12.out
x_out[204] <= neuron:n_12.out
x_out[205] <= neuron:n_12.out
x_out[206] <= neuron:n_12.out
x_out[207] <= neuron:n_12.out
x_out[208] <= neuron:n_13.out
x_out[209] <= neuron:n_13.out
x_out[210] <= neuron:n_13.out
x_out[211] <= neuron:n_13.out
x_out[212] <= neuron:n_13.out
x_out[213] <= neuron:n_13.out
x_out[214] <= neuron:n_13.out
x_out[215] <= neuron:n_13.out
x_out[216] <= neuron:n_13.out
x_out[217] <= neuron:n_13.out
x_out[218] <= neuron:n_13.out
x_out[219] <= neuron:n_13.out
x_out[220] <= neuron:n_13.out
x_out[221] <= neuron:n_13.out
x_out[222] <= neuron:n_13.out
x_out[223] <= neuron:n_13.out
x_out[224] <= neuron:n_14.out
x_out[225] <= neuron:n_14.out
x_out[226] <= neuron:n_14.out
x_out[227] <= neuron:n_14.out
x_out[228] <= neuron:n_14.out
x_out[229] <= neuron:n_14.out
x_out[230] <= neuron:n_14.out
x_out[231] <= neuron:n_14.out
x_out[232] <= neuron:n_14.out
x_out[233] <= neuron:n_14.out
x_out[234] <= neuron:n_14.out
x_out[235] <= neuron:n_14.out
x_out[236] <= neuron:n_14.out
x_out[237] <= neuron:n_14.out
x_out[238] <= neuron:n_14.out
x_out[239] <= neuron:n_14.out
x_out[240] <= neuron:n_15.out
x_out[241] <= neuron:n_15.out
x_out[242] <= neuron:n_15.out
x_out[243] <= neuron:n_15.out
x_out[244] <= neuron:n_15.out
x_out[245] <= neuron:n_15.out
x_out[246] <= neuron:n_15.out
x_out[247] <= neuron:n_15.out
x_out[248] <= neuron:n_15.out
x_out[249] <= neuron:n_15.out
x_out[250] <= neuron:n_15.out
x_out[251] <= neuron:n_15.out
x_out[252] <= neuron:n_15.out
x_out[253] <= neuron:n_15.out
x_out[254] <= neuron:n_15.out
x_out[255] <= neuron:n_15.out
x_out[256] <= neuron:n_16.out
x_out[257] <= neuron:n_16.out
x_out[258] <= neuron:n_16.out
x_out[259] <= neuron:n_16.out
x_out[260] <= neuron:n_16.out
x_out[261] <= neuron:n_16.out
x_out[262] <= neuron:n_16.out
x_out[263] <= neuron:n_16.out
x_out[264] <= neuron:n_16.out
x_out[265] <= neuron:n_16.out
x_out[266] <= neuron:n_16.out
x_out[267] <= neuron:n_16.out
x_out[268] <= neuron:n_16.out
x_out[269] <= neuron:n_16.out
x_out[270] <= neuron:n_16.out
x_out[271] <= neuron:n_16.out
x_out[272] <= neuron:n_17.out
x_out[273] <= neuron:n_17.out
x_out[274] <= neuron:n_17.out
x_out[275] <= neuron:n_17.out
x_out[276] <= neuron:n_17.out
x_out[277] <= neuron:n_17.out
x_out[278] <= neuron:n_17.out
x_out[279] <= neuron:n_17.out
x_out[280] <= neuron:n_17.out
x_out[281] <= neuron:n_17.out
x_out[282] <= neuron:n_17.out
x_out[283] <= neuron:n_17.out
x_out[284] <= neuron:n_17.out
x_out[285] <= neuron:n_17.out
x_out[286] <= neuron:n_17.out
x_out[287] <= neuron:n_17.out
x_out[288] <= neuron:n_18.out
x_out[289] <= neuron:n_18.out
x_out[290] <= neuron:n_18.out
x_out[291] <= neuron:n_18.out
x_out[292] <= neuron:n_18.out
x_out[293] <= neuron:n_18.out
x_out[294] <= neuron:n_18.out
x_out[295] <= neuron:n_18.out
x_out[296] <= neuron:n_18.out
x_out[297] <= neuron:n_18.out
x_out[298] <= neuron:n_18.out
x_out[299] <= neuron:n_18.out
x_out[300] <= neuron:n_18.out
x_out[301] <= neuron:n_18.out
x_out[302] <= neuron:n_18.out
x_out[303] <= neuron:n_18.out
x_out[304] <= neuron:n_19.out
x_out[305] <= neuron:n_19.out
x_out[306] <= neuron:n_19.out
x_out[307] <= neuron:n_19.out
x_out[308] <= neuron:n_19.out
x_out[309] <= neuron:n_19.out
x_out[310] <= neuron:n_19.out
x_out[311] <= neuron:n_19.out
x_out[312] <= neuron:n_19.out
x_out[313] <= neuron:n_19.out
x_out[314] <= neuron:n_19.out
x_out[315] <= neuron:n_19.out
x_out[316] <= neuron:n_19.out
x_out[317] <= neuron:n_19.out
x_out[318] <= neuron:n_19.out
x_out[319] <= neuron:n_19.out
x_out[320] <= neuron:n_20.out
x_out[321] <= neuron:n_20.out
x_out[322] <= neuron:n_20.out
x_out[323] <= neuron:n_20.out
x_out[324] <= neuron:n_20.out
x_out[325] <= neuron:n_20.out
x_out[326] <= neuron:n_20.out
x_out[327] <= neuron:n_20.out
x_out[328] <= neuron:n_20.out
x_out[329] <= neuron:n_20.out
x_out[330] <= neuron:n_20.out
x_out[331] <= neuron:n_20.out
x_out[332] <= neuron:n_20.out
x_out[333] <= neuron:n_20.out
x_out[334] <= neuron:n_20.out
x_out[335] <= neuron:n_20.out
x_out[336] <= neuron:n_21.out
x_out[337] <= neuron:n_21.out
x_out[338] <= neuron:n_21.out
x_out[339] <= neuron:n_21.out
x_out[340] <= neuron:n_21.out
x_out[341] <= neuron:n_21.out
x_out[342] <= neuron:n_21.out
x_out[343] <= neuron:n_21.out
x_out[344] <= neuron:n_21.out
x_out[345] <= neuron:n_21.out
x_out[346] <= neuron:n_21.out
x_out[347] <= neuron:n_21.out
x_out[348] <= neuron:n_21.out
x_out[349] <= neuron:n_21.out
x_out[350] <= neuron:n_21.out
x_out[351] <= neuron:n_21.out
x_out[352] <= neuron:n_22.out
x_out[353] <= neuron:n_22.out
x_out[354] <= neuron:n_22.out
x_out[355] <= neuron:n_22.out
x_out[356] <= neuron:n_22.out
x_out[357] <= neuron:n_22.out
x_out[358] <= neuron:n_22.out
x_out[359] <= neuron:n_22.out
x_out[360] <= neuron:n_22.out
x_out[361] <= neuron:n_22.out
x_out[362] <= neuron:n_22.out
x_out[363] <= neuron:n_22.out
x_out[364] <= neuron:n_22.out
x_out[365] <= neuron:n_22.out
x_out[366] <= neuron:n_22.out
x_out[367] <= neuron:n_22.out
x_out[368] <= neuron:n_23.out
x_out[369] <= neuron:n_23.out
x_out[370] <= neuron:n_23.out
x_out[371] <= neuron:n_23.out
x_out[372] <= neuron:n_23.out
x_out[373] <= neuron:n_23.out
x_out[374] <= neuron:n_23.out
x_out[375] <= neuron:n_23.out
x_out[376] <= neuron:n_23.out
x_out[377] <= neuron:n_23.out
x_out[378] <= neuron:n_23.out
x_out[379] <= neuron:n_23.out
x_out[380] <= neuron:n_23.out
x_out[381] <= neuron:n_23.out
x_out[382] <= neuron:n_23.out
x_out[383] <= neuron:n_23.out
x_out[384] <= neuron:n_24.out
x_out[385] <= neuron:n_24.out
x_out[386] <= neuron:n_24.out
x_out[387] <= neuron:n_24.out
x_out[388] <= neuron:n_24.out
x_out[389] <= neuron:n_24.out
x_out[390] <= neuron:n_24.out
x_out[391] <= neuron:n_24.out
x_out[392] <= neuron:n_24.out
x_out[393] <= neuron:n_24.out
x_out[394] <= neuron:n_24.out
x_out[395] <= neuron:n_24.out
x_out[396] <= neuron:n_24.out
x_out[397] <= neuron:n_24.out
x_out[398] <= neuron:n_24.out
x_out[399] <= neuron:n_24.out
x_out[400] <= neuron:n_25.out
x_out[401] <= neuron:n_25.out
x_out[402] <= neuron:n_25.out
x_out[403] <= neuron:n_25.out
x_out[404] <= neuron:n_25.out
x_out[405] <= neuron:n_25.out
x_out[406] <= neuron:n_25.out
x_out[407] <= neuron:n_25.out
x_out[408] <= neuron:n_25.out
x_out[409] <= neuron:n_25.out
x_out[410] <= neuron:n_25.out
x_out[411] <= neuron:n_25.out
x_out[412] <= neuron:n_25.out
x_out[413] <= neuron:n_25.out
x_out[414] <= neuron:n_25.out
x_out[415] <= neuron:n_25.out
x_out[416] <= neuron:n_26.out
x_out[417] <= neuron:n_26.out
x_out[418] <= neuron:n_26.out
x_out[419] <= neuron:n_26.out
x_out[420] <= neuron:n_26.out
x_out[421] <= neuron:n_26.out
x_out[422] <= neuron:n_26.out
x_out[423] <= neuron:n_26.out
x_out[424] <= neuron:n_26.out
x_out[425] <= neuron:n_26.out
x_out[426] <= neuron:n_26.out
x_out[427] <= neuron:n_26.out
x_out[428] <= neuron:n_26.out
x_out[429] <= neuron:n_26.out
x_out[430] <= neuron:n_26.out
x_out[431] <= neuron:n_26.out
x_out[432] <= neuron:n_27.out
x_out[433] <= neuron:n_27.out
x_out[434] <= neuron:n_27.out
x_out[435] <= neuron:n_27.out
x_out[436] <= neuron:n_27.out
x_out[437] <= neuron:n_27.out
x_out[438] <= neuron:n_27.out
x_out[439] <= neuron:n_27.out
x_out[440] <= neuron:n_27.out
x_out[441] <= neuron:n_27.out
x_out[442] <= neuron:n_27.out
x_out[443] <= neuron:n_27.out
x_out[444] <= neuron:n_27.out
x_out[445] <= neuron:n_27.out
x_out[446] <= neuron:n_27.out
x_out[447] <= neuron:n_27.out
x_out[448] <= neuron:n_28.out
x_out[449] <= neuron:n_28.out
x_out[450] <= neuron:n_28.out
x_out[451] <= neuron:n_28.out
x_out[452] <= neuron:n_28.out
x_out[453] <= neuron:n_28.out
x_out[454] <= neuron:n_28.out
x_out[455] <= neuron:n_28.out
x_out[456] <= neuron:n_28.out
x_out[457] <= neuron:n_28.out
x_out[458] <= neuron:n_28.out
x_out[459] <= neuron:n_28.out
x_out[460] <= neuron:n_28.out
x_out[461] <= neuron:n_28.out
x_out[462] <= neuron:n_28.out
x_out[463] <= neuron:n_28.out
x_out[464] <= neuron:n_29.out
x_out[465] <= neuron:n_29.out
x_out[466] <= neuron:n_29.out
x_out[467] <= neuron:n_29.out
x_out[468] <= neuron:n_29.out
x_out[469] <= neuron:n_29.out
x_out[470] <= neuron:n_29.out
x_out[471] <= neuron:n_29.out
x_out[472] <= neuron:n_29.out
x_out[473] <= neuron:n_29.out
x_out[474] <= neuron:n_29.out
x_out[475] <= neuron:n_29.out
x_out[476] <= neuron:n_29.out
x_out[477] <= neuron:n_29.out
x_out[478] <= neuron:n_29.out
x_out[479] <= neuron:n_29.out
x_out[480] <= neuron:n_30.out
x_out[481] <= neuron:n_30.out
x_out[482] <= neuron:n_30.out
x_out[483] <= neuron:n_30.out
x_out[484] <= neuron:n_30.out
x_out[485] <= neuron:n_30.out
x_out[486] <= neuron:n_30.out
x_out[487] <= neuron:n_30.out
x_out[488] <= neuron:n_30.out
x_out[489] <= neuron:n_30.out
x_out[490] <= neuron:n_30.out
x_out[491] <= neuron:n_30.out
x_out[492] <= neuron:n_30.out
x_out[493] <= neuron:n_30.out
x_out[494] <= neuron:n_30.out
x_out[495] <= neuron:n_30.out
x_out[496] <= neuron:n_31.out
x_out[497] <= neuron:n_31.out
x_out[498] <= neuron:n_31.out
x_out[499] <= neuron:n_31.out
x_out[500] <= neuron:n_31.out
x_out[501] <= neuron:n_31.out
x_out[502] <= neuron:n_31.out
x_out[503] <= neuron:n_31.out
x_out[504] <= neuron:n_31.out
x_out[505] <= neuron:n_31.out
x_out[506] <= neuron:n_31.out
x_out[507] <= neuron:n_31.out
x_out[508] <= neuron:n_31.out
x_out[509] <= neuron:n_31.out
x_out[510] <= neuron:n_31.out
x_out[511] <= neuron:n_31.out
x_out[512] <= neuron:n_32.out
x_out[513] <= neuron:n_32.out
x_out[514] <= neuron:n_32.out
x_out[515] <= neuron:n_32.out
x_out[516] <= neuron:n_32.out
x_out[517] <= neuron:n_32.out
x_out[518] <= neuron:n_32.out
x_out[519] <= neuron:n_32.out
x_out[520] <= neuron:n_32.out
x_out[521] <= neuron:n_32.out
x_out[522] <= neuron:n_32.out
x_out[523] <= neuron:n_32.out
x_out[524] <= neuron:n_32.out
x_out[525] <= neuron:n_32.out
x_out[526] <= neuron:n_32.out
x_out[527] <= neuron:n_32.out
x_out[528] <= neuron:n_33.out
x_out[529] <= neuron:n_33.out
x_out[530] <= neuron:n_33.out
x_out[531] <= neuron:n_33.out
x_out[532] <= neuron:n_33.out
x_out[533] <= neuron:n_33.out
x_out[534] <= neuron:n_33.out
x_out[535] <= neuron:n_33.out
x_out[536] <= neuron:n_33.out
x_out[537] <= neuron:n_33.out
x_out[538] <= neuron:n_33.out
x_out[539] <= neuron:n_33.out
x_out[540] <= neuron:n_33.out
x_out[541] <= neuron:n_33.out
x_out[542] <= neuron:n_33.out
x_out[543] <= neuron:n_33.out
x_out[544] <= neuron:n_34.out
x_out[545] <= neuron:n_34.out
x_out[546] <= neuron:n_34.out
x_out[547] <= neuron:n_34.out
x_out[548] <= neuron:n_34.out
x_out[549] <= neuron:n_34.out
x_out[550] <= neuron:n_34.out
x_out[551] <= neuron:n_34.out
x_out[552] <= neuron:n_34.out
x_out[553] <= neuron:n_34.out
x_out[554] <= neuron:n_34.out
x_out[555] <= neuron:n_34.out
x_out[556] <= neuron:n_34.out
x_out[557] <= neuron:n_34.out
x_out[558] <= neuron:n_34.out
x_out[559] <= neuron:n_34.out
x_out[560] <= neuron:n_35.out
x_out[561] <= neuron:n_35.out
x_out[562] <= neuron:n_35.out
x_out[563] <= neuron:n_35.out
x_out[564] <= neuron:n_35.out
x_out[565] <= neuron:n_35.out
x_out[566] <= neuron:n_35.out
x_out[567] <= neuron:n_35.out
x_out[568] <= neuron:n_35.out
x_out[569] <= neuron:n_35.out
x_out[570] <= neuron:n_35.out
x_out[571] <= neuron:n_35.out
x_out[572] <= neuron:n_35.out
x_out[573] <= neuron:n_35.out
x_out[574] <= neuron:n_35.out
x_out[575] <= neuron:n_35.out
x_out[576] <= neuron:n_36.out
x_out[577] <= neuron:n_36.out
x_out[578] <= neuron:n_36.out
x_out[579] <= neuron:n_36.out
x_out[580] <= neuron:n_36.out
x_out[581] <= neuron:n_36.out
x_out[582] <= neuron:n_36.out
x_out[583] <= neuron:n_36.out
x_out[584] <= neuron:n_36.out
x_out[585] <= neuron:n_36.out
x_out[586] <= neuron:n_36.out
x_out[587] <= neuron:n_36.out
x_out[588] <= neuron:n_36.out
x_out[589] <= neuron:n_36.out
x_out[590] <= neuron:n_36.out
x_out[591] <= neuron:n_36.out
x_out[592] <= neuron:n_37.out
x_out[593] <= neuron:n_37.out
x_out[594] <= neuron:n_37.out
x_out[595] <= neuron:n_37.out
x_out[596] <= neuron:n_37.out
x_out[597] <= neuron:n_37.out
x_out[598] <= neuron:n_37.out
x_out[599] <= neuron:n_37.out
x_out[600] <= neuron:n_37.out
x_out[601] <= neuron:n_37.out
x_out[602] <= neuron:n_37.out
x_out[603] <= neuron:n_37.out
x_out[604] <= neuron:n_37.out
x_out[605] <= neuron:n_37.out
x_out[606] <= neuron:n_37.out
x_out[607] <= neuron:n_37.out
x_out[608] <= neuron:n_38.out
x_out[609] <= neuron:n_38.out
x_out[610] <= neuron:n_38.out
x_out[611] <= neuron:n_38.out
x_out[612] <= neuron:n_38.out
x_out[613] <= neuron:n_38.out
x_out[614] <= neuron:n_38.out
x_out[615] <= neuron:n_38.out
x_out[616] <= neuron:n_38.out
x_out[617] <= neuron:n_38.out
x_out[618] <= neuron:n_38.out
x_out[619] <= neuron:n_38.out
x_out[620] <= neuron:n_38.out
x_out[621] <= neuron:n_38.out
x_out[622] <= neuron:n_38.out
x_out[623] <= neuron:n_38.out
x_out[624] <= neuron:n_39.out
x_out[625] <= neuron:n_39.out
x_out[626] <= neuron:n_39.out
x_out[627] <= neuron:n_39.out
x_out[628] <= neuron:n_39.out
x_out[629] <= neuron:n_39.out
x_out[630] <= neuron:n_39.out
x_out[631] <= neuron:n_39.out
x_out[632] <= neuron:n_39.out
x_out[633] <= neuron:n_39.out
x_out[634] <= neuron:n_39.out
x_out[635] <= neuron:n_39.out
x_out[636] <= neuron:n_39.out
x_out[637] <= neuron:n_39.out
x_out[638] <= neuron:n_39.out
x_out[639] <= neuron:n_39.out
x_out[640] <= neuron:n_40.out
x_out[641] <= neuron:n_40.out
x_out[642] <= neuron:n_40.out
x_out[643] <= neuron:n_40.out
x_out[644] <= neuron:n_40.out
x_out[645] <= neuron:n_40.out
x_out[646] <= neuron:n_40.out
x_out[647] <= neuron:n_40.out
x_out[648] <= neuron:n_40.out
x_out[649] <= neuron:n_40.out
x_out[650] <= neuron:n_40.out
x_out[651] <= neuron:n_40.out
x_out[652] <= neuron:n_40.out
x_out[653] <= neuron:n_40.out
x_out[654] <= neuron:n_40.out
x_out[655] <= neuron:n_40.out
x_out[656] <= neuron:n_41.out
x_out[657] <= neuron:n_41.out
x_out[658] <= neuron:n_41.out
x_out[659] <= neuron:n_41.out
x_out[660] <= neuron:n_41.out
x_out[661] <= neuron:n_41.out
x_out[662] <= neuron:n_41.out
x_out[663] <= neuron:n_41.out
x_out[664] <= neuron:n_41.out
x_out[665] <= neuron:n_41.out
x_out[666] <= neuron:n_41.out
x_out[667] <= neuron:n_41.out
x_out[668] <= neuron:n_41.out
x_out[669] <= neuron:n_41.out
x_out[670] <= neuron:n_41.out
x_out[671] <= neuron:n_41.out
x_out[672] <= neuron:n_42.out
x_out[673] <= neuron:n_42.out
x_out[674] <= neuron:n_42.out
x_out[675] <= neuron:n_42.out
x_out[676] <= neuron:n_42.out
x_out[677] <= neuron:n_42.out
x_out[678] <= neuron:n_42.out
x_out[679] <= neuron:n_42.out
x_out[680] <= neuron:n_42.out
x_out[681] <= neuron:n_42.out
x_out[682] <= neuron:n_42.out
x_out[683] <= neuron:n_42.out
x_out[684] <= neuron:n_42.out
x_out[685] <= neuron:n_42.out
x_out[686] <= neuron:n_42.out
x_out[687] <= neuron:n_42.out
x_out[688] <= neuron:n_43.out
x_out[689] <= neuron:n_43.out
x_out[690] <= neuron:n_43.out
x_out[691] <= neuron:n_43.out
x_out[692] <= neuron:n_43.out
x_out[693] <= neuron:n_43.out
x_out[694] <= neuron:n_43.out
x_out[695] <= neuron:n_43.out
x_out[696] <= neuron:n_43.out
x_out[697] <= neuron:n_43.out
x_out[698] <= neuron:n_43.out
x_out[699] <= neuron:n_43.out
x_out[700] <= neuron:n_43.out
x_out[701] <= neuron:n_43.out
x_out[702] <= neuron:n_43.out
x_out[703] <= neuron:n_43.out
x_out[704] <= neuron:n_44.out
x_out[705] <= neuron:n_44.out
x_out[706] <= neuron:n_44.out
x_out[707] <= neuron:n_44.out
x_out[708] <= neuron:n_44.out
x_out[709] <= neuron:n_44.out
x_out[710] <= neuron:n_44.out
x_out[711] <= neuron:n_44.out
x_out[712] <= neuron:n_44.out
x_out[713] <= neuron:n_44.out
x_out[714] <= neuron:n_44.out
x_out[715] <= neuron:n_44.out
x_out[716] <= neuron:n_44.out
x_out[717] <= neuron:n_44.out
x_out[718] <= neuron:n_44.out
x_out[719] <= neuron:n_44.out


|cyMlp|Layer_1:l1|neuron:n_0
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_0|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_0|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_1
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN0
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_1|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_1|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_2
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN0
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_2|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_2|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_3
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_3|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_3|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_4
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_4|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_4|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_5
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_5|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_5|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_6
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_6|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_6|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_7
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN31
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_7|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_7|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_8
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN31
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_8|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_8|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_9
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_9|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_9|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_10
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_10|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_10|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_11
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_11|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_11|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_12
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_12|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_12|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_13
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_13|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_13|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_14
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_14|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_14|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_15
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_15|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_15|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_16
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN31
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_16|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_16|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_17
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_17|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_17|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_18
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_18|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_18|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_19
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_19|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_19|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_20
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_20|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_20|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_21
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_21|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_21|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_22
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_22|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_22|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_23
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN3
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN31
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_23|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_23|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_24
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_24|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_24|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_25
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_25|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_25|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_26
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_26|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_26|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_27
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN3
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_27|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_27|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_28
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_28|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_28|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_29
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN27
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_29|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_29|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_30
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN3
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_30|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_30|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_31
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN4
config_neuron_num[1] => Equal1.IN3
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN31
config_neuron_num[6] => Equal1.IN30
config_neuron_num[7] => Equal1.IN29
config_neuron_num[8] => Equal1.IN28
config_neuron_num[9] => Equal1.IN27
config_neuron_num[10] => Equal1.IN26
config_neuron_num[11] => Equal1.IN25
config_neuron_num[12] => Equal1.IN24
config_neuron_num[13] => Equal1.IN23
config_neuron_num[14] => Equal1.IN22
config_neuron_num[15] => Equal1.IN21
config_neuron_num[16] => Equal1.IN20
config_neuron_num[17] => Equal1.IN19
config_neuron_num[18] => Equal1.IN18
config_neuron_num[19] => Equal1.IN17
config_neuron_num[20] => Equal1.IN16
config_neuron_num[21] => Equal1.IN15
config_neuron_num[22] => Equal1.IN14
config_neuron_num[23] => Equal1.IN13
config_neuron_num[24] => Equal1.IN12
config_neuron_num[25] => Equal1.IN11
config_neuron_num[26] => Equal1.IN10
config_neuron_num[27] => Equal1.IN9
config_neuron_num[28] => Equal1.IN8
config_neuron_num[29] => Equal1.IN7
config_neuron_num[30] => Equal1.IN6
config_neuron_num[31] => Equal1.IN5
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_31|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_31|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_32
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_32|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_32|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_33
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_33|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_33|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_34
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_34|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_34|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_35
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_35|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_35|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_36
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_36|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_36|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_37
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_37|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_37|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_38
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_38|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_38|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_39
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_39|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_39|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_40
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN0
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_40|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_40|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_41
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN27
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_41|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_41|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_42
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN27
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_42|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_42|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_43
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN27
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_43|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_43|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_44
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN30
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN27
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_44|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_1:l1|neuron:n_44|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2
clk => clk.IN40
rst => rst.IN40
weightValid => weightValid.IN40
biasValid => biasValid.IN40
weightValue[0] => weightValue[0].IN40
weightValue[1] => weightValue[1].IN40
weightValue[2] => weightValue[2].IN40
weightValue[3] => weightValue[3].IN40
weightValue[4] => weightValue[4].IN40
weightValue[5] => weightValue[5].IN40
weightValue[6] => weightValue[6].IN40
weightValue[7] => weightValue[7].IN40
weightValue[8] => weightValue[8].IN40
weightValue[9] => weightValue[9].IN40
weightValue[10] => weightValue[10].IN40
weightValue[11] => weightValue[11].IN40
weightValue[12] => weightValue[12].IN40
weightValue[13] => weightValue[13].IN40
weightValue[14] => weightValue[14].IN40
weightValue[15] => weightValue[15].IN40
weightValue[16] => weightValue[16].IN40
weightValue[17] => weightValue[17].IN40
weightValue[18] => weightValue[18].IN40
weightValue[19] => weightValue[19].IN40
weightValue[20] => weightValue[20].IN40
weightValue[21] => weightValue[21].IN40
weightValue[22] => weightValue[22].IN40
weightValue[23] => weightValue[23].IN40
weightValue[24] => weightValue[24].IN40
weightValue[25] => weightValue[25].IN40
weightValue[26] => weightValue[26].IN40
weightValue[27] => weightValue[27].IN40
weightValue[28] => weightValue[28].IN40
weightValue[29] => weightValue[29].IN40
weightValue[30] => weightValue[30].IN40
weightValue[31] => weightValue[31].IN40
biasValue[0] => biasValue[0].IN40
biasValue[1] => biasValue[1].IN40
biasValue[2] => biasValue[2].IN40
biasValue[3] => biasValue[3].IN40
biasValue[4] => biasValue[4].IN40
biasValue[5] => biasValue[5].IN40
biasValue[6] => biasValue[6].IN40
biasValue[7] => biasValue[7].IN40
biasValue[8] => biasValue[8].IN40
biasValue[9] => biasValue[9].IN40
biasValue[10] => biasValue[10].IN40
biasValue[11] => biasValue[11].IN40
biasValue[12] => biasValue[12].IN40
biasValue[13] => biasValue[13].IN40
biasValue[14] => biasValue[14].IN40
biasValue[15] => biasValue[15].IN40
biasValue[16] => biasValue[16].IN40
biasValue[17] => biasValue[17].IN40
biasValue[18] => biasValue[18].IN40
biasValue[19] => biasValue[19].IN40
biasValue[20] => biasValue[20].IN40
biasValue[21] => biasValue[21].IN40
biasValue[22] => biasValue[22].IN40
biasValue[23] => biasValue[23].IN40
biasValue[24] => biasValue[24].IN40
biasValue[25] => biasValue[25].IN40
biasValue[26] => biasValue[26].IN40
biasValue[27] => biasValue[27].IN40
biasValue[28] => biasValue[28].IN40
biasValue[29] => biasValue[29].IN40
biasValue[30] => biasValue[30].IN40
biasValue[31] => biasValue[31].IN40
config_layer_num[0] => config_layer_num[0].IN40
config_layer_num[1] => config_layer_num[1].IN40
config_layer_num[2] => config_layer_num[2].IN40
config_layer_num[3] => config_layer_num[3].IN40
config_layer_num[4] => config_layer_num[4].IN40
config_layer_num[5] => config_layer_num[5].IN40
config_layer_num[6] => config_layer_num[6].IN40
config_layer_num[7] => config_layer_num[7].IN40
config_layer_num[8] => config_layer_num[8].IN40
config_layer_num[9] => config_layer_num[9].IN40
config_layer_num[10] => config_layer_num[10].IN40
config_layer_num[11] => config_layer_num[11].IN40
config_layer_num[12] => config_layer_num[12].IN40
config_layer_num[13] => config_layer_num[13].IN40
config_layer_num[14] => config_layer_num[14].IN40
config_layer_num[15] => config_layer_num[15].IN40
config_layer_num[16] => config_layer_num[16].IN40
config_layer_num[17] => config_layer_num[17].IN40
config_layer_num[18] => config_layer_num[18].IN40
config_layer_num[19] => config_layer_num[19].IN40
config_layer_num[20] => config_layer_num[20].IN40
config_layer_num[21] => config_layer_num[21].IN40
config_layer_num[22] => config_layer_num[22].IN40
config_layer_num[23] => config_layer_num[23].IN40
config_layer_num[24] => config_layer_num[24].IN40
config_layer_num[25] => config_layer_num[25].IN40
config_layer_num[26] => config_layer_num[26].IN40
config_layer_num[27] => config_layer_num[27].IN40
config_layer_num[28] => config_layer_num[28].IN40
config_layer_num[29] => config_layer_num[29].IN40
config_layer_num[30] => config_layer_num[30].IN40
config_layer_num[31] => config_layer_num[31].IN40
config_neuron_num[0] => config_neuron_num[0].IN40
config_neuron_num[1] => config_neuron_num[1].IN40
config_neuron_num[2] => config_neuron_num[2].IN40
config_neuron_num[3] => config_neuron_num[3].IN40
config_neuron_num[4] => config_neuron_num[4].IN40
config_neuron_num[5] => config_neuron_num[5].IN40
config_neuron_num[6] => config_neuron_num[6].IN40
config_neuron_num[7] => config_neuron_num[7].IN40
config_neuron_num[8] => config_neuron_num[8].IN40
config_neuron_num[9] => config_neuron_num[9].IN40
config_neuron_num[10] => config_neuron_num[10].IN40
config_neuron_num[11] => config_neuron_num[11].IN40
config_neuron_num[12] => config_neuron_num[12].IN40
config_neuron_num[13] => config_neuron_num[13].IN40
config_neuron_num[14] => config_neuron_num[14].IN40
config_neuron_num[15] => config_neuron_num[15].IN40
config_neuron_num[16] => config_neuron_num[16].IN40
config_neuron_num[17] => config_neuron_num[17].IN40
config_neuron_num[18] => config_neuron_num[18].IN40
config_neuron_num[19] => config_neuron_num[19].IN40
config_neuron_num[20] => config_neuron_num[20].IN40
config_neuron_num[21] => config_neuron_num[21].IN40
config_neuron_num[22] => config_neuron_num[22].IN40
config_neuron_num[23] => config_neuron_num[23].IN40
config_neuron_num[24] => config_neuron_num[24].IN40
config_neuron_num[25] => config_neuron_num[25].IN40
config_neuron_num[26] => config_neuron_num[26].IN40
config_neuron_num[27] => config_neuron_num[27].IN40
config_neuron_num[28] => config_neuron_num[28].IN40
config_neuron_num[29] => config_neuron_num[29].IN40
config_neuron_num[30] => config_neuron_num[30].IN40
config_neuron_num[31] => config_neuron_num[31].IN40
x_valid => x_valid.IN40
x_in[0] => x_in[0].IN40
x_in[1] => x_in[1].IN40
x_in[2] => x_in[2].IN40
x_in[3] => x_in[3].IN40
x_in[4] => x_in[4].IN40
x_in[5] => x_in[5].IN40
x_in[6] => x_in[6].IN40
x_in[7] => x_in[7].IN40
x_in[8] => x_in[8].IN40
x_in[9] => x_in[9].IN40
x_in[10] => x_in[10].IN40
x_in[11] => x_in[11].IN40
x_in[12] => x_in[12].IN40
x_in[13] => x_in[13].IN40
x_in[14] => x_in[14].IN40
x_in[15] => x_in[15].IN40
o_valid[0] <= neuron:n_0.outvalid
o_valid[1] <= neuron:n_1.outvalid
o_valid[2] <= neuron:n_2.outvalid
o_valid[3] <= neuron:n_3.outvalid
o_valid[4] <= neuron:n_4.outvalid
o_valid[5] <= neuron:n_5.outvalid
o_valid[6] <= neuron:n_6.outvalid
o_valid[7] <= neuron:n_7.outvalid
o_valid[8] <= neuron:n_8.outvalid
o_valid[9] <= neuron:n_9.outvalid
o_valid[10] <= neuron:n_10.outvalid
o_valid[11] <= neuron:n_11.outvalid
o_valid[12] <= neuron:n_12.outvalid
o_valid[13] <= neuron:n_13.outvalid
o_valid[14] <= neuron:n_14.outvalid
o_valid[15] <= neuron:n_15.outvalid
o_valid[16] <= neuron:n_16.outvalid
o_valid[17] <= neuron:n_17.outvalid
o_valid[18] <= neuron:n_18.outvalid
o_valid[19] <= neuron:n_19.outvalid
o_valid[20] <= neuron:n_20.outvalid
o_valid[21] <= neuron:n_21.outvalid
o_valid[22] <= neuron:n_22.outvalid
o_valid[23] <= neuron:n_23.outvalid
o_valid[24] <= neuron:n_24.outvalid
o_valid[25] <= neuron:n_25.outvalid
o_valid[26] <= neuron:n_26.outvalid
o_valid[27] <= neuron:n_27.outvalid
o_valid[28] <= neuron:n_28.outvalid
o_valid[29] <= neuron:n_29.outvalid
o_valid[30] <= neuron:n_30.outvalid
o_valid[31] <= neuron:n_31.outvalid
o_valid[32] <= neuron:n_32.outvalid
o_valid[33] <= neuron:n_33.outvalid
o_valid[34] <= neuron:n_34.outvalid
o_valid[35] <= neuron:n_35.outvalid
o_valid[36] <= neuron:n_36.outvalid
o_valid[37] <= neuron:n_37.outvalid
o_valid[38] <= neuron:n_38.outvalid
o_valid[39] <= neuron:n_39.outvalid
x_out[0] <= neuron:n_0.out
x_out[1] <= neuron:n_0.out
x_out[2] <= neuron:n_0.out
x_out[3] <= neuron:n_0.out
x_out[4] <= neuron:n_0.out
x_out[5] <= neuron:n_0.out
x_out[6] <= neuron:n_0.out
x_out[7] <= neuron:n_0.out
x_out[8] <= neuron:n_0.out
x_out[9] <= neuron:n_0.out
x_out[10] <= neuron:n_0.out
x_out[11] <= neuron:n_0.out
x_out[12] <= neuron:n_0.out
x_out[13] <= neuron:n_0.out
x_out[14] <= neuron:n_0.out
x_out[15] <= neuron:n_0.out
x_out[16] <= neuron:n_1.out
x_out[17] <= neuron:n_1.out
x_out[18] <= neuron:n_1.out
x_out[19] <= neuron:n_1.out
x_out[20] <= neuron:n_1.out
x_out[21] <= neuron:n_1.out
x_out[22] <= neuron:n_1.out
x_out[23] <= neuron:n_1.out
x_out[24] <= neuron:n_1.out
x_out[25] <= neuron:n_1.out
x_out[26] <= neuron:n_1.out
x_out[27] <= neuron:n_1.out
x_out[28] <= neuron:n_1.out
x_out[29] <= neuron:n_1.out
x_out[30] <= neuron:n_1.out
x_out[31] <= neuron:n_1.out
x_out[32] <= neuron:n_2.out
x_out[33] <= neuron:n_2.out
x_out[34] <= neuron:n_2.out
x_out[35] <= neuron:n_2.out
x_out[36] <= neuron:n_2.out
x_out[37] <= neuron:n_2.out
x_out[38] <= neuron:n_2.out
x_out[39] <= neuron:n_2.out
x_out[40] <= neuron:n_2.out
x_out[41] <= neuron:n_2.out
x_out[42] <= neuron:n_2.out
x_out[43] <= neuron:n_2.out
x_out[44] <= neuron:n_2.out
x_out[45] <= neuron:n_2.out
x_out[46] <= neuron:n_2.out
x_out[47] <= neuron:n_2.out
x_out[48] <= neuron:n_3.out
x_out[49] <= neuron:n_3.out
x_out[50] <= neuron:n_3.out
x_out[51] <= neuron:n_3.out
x_out[52] <= neuron:n_3.out
x_out[53] <= neuron:n_3.out
x_out[54] <= neuron:n_3.out
x_out[55] <= neuron:n_3.out
x_out[56] <= neuron:n_3.out
x_out[57] <= neuron:n_3.out
x_out[58] <= neuron:n_3.out
x_out[59] <= neuron:n_3.out
x_out[60] <= neuron:n_3.out
x_out[61] <= neuron:n_3.out
x_out[62] <= neuron:n_3.out
x_out[63] <= neuron:n_3.out
x_out[64] <= neuron:n_4.out
x_out[65] <= neuron:n_4.out
x_out[66] <= neuron:n_4.out
x_out[67] <= neuron:n_4.out
x_out[68] <= neuron:n_4.out
x_out[69] <= neuron:n_4.out
x_out[70] <= neuron:n_4.out
x_out[71] <= neuron:n_4.out
x_out[72] <= neuron:n_4.out
x_out[73] <= neuron:n_4.out
x_out[74] <= neuron:n_4.out
x_out[75] <= neuron:n_4.out
x_out[76] <= neuron:n_4.out
x_out[77] <= neuron:n_4.out
x_out[78] <= neuron:n_4.out
x_out[79] <= neuron:n_4.out
x_out[80] <= neuron:n_5.out
x_out[81] <= neuron:n_5.out
x_out[82] <= neuron:n_5.out
x_out[83] <= neuron:n_5.out
x_out[84] <= neuron:n_5.out
x_out[85] <= neuron:n_5.out
x_out[86] <= neuron:n_5.out
x_out[87] <= neuron:n_5.out
x_out[88] <= neuron:n_5.out
x_out[89] <= neuron:n_5.out
x_out[90] <= neuron:n_5.out
x_out[91] <= neuron:n_5.out
x_out[92] <= neuron:n_5.out
x_out[93] <= neuron:n_5.out
x_out[94] <= neuron:n_5.out
x_out[95] <= neuron:n_5.out
x_out[96] <= neuron:n_6.out
x_out[97] <= neuron:n_6.out
x_out[98] <= neuron:n_6.out
x_out[99] <= neuron:n_6.out
x_out[100] <= neuron:n_6.out
x_out[101] <= neuron:n_6.out
x_out[102] <= neuron:n_6.out
x_out[103] <= neuron:n_6.out
x_out[104] <= neuron:n_6.out
x_out[105] <= neuron:n_6.out
x_out[106] <= neuron:n_6.out
x_out[107] <= neuron:n_6.out
x_out[108] <= neuron:n_6.out
x_out[109] <= neuron:n_6.out
x_out[110] <= neuron:n_6.out
x_out[111] <= neuron:n_6.out
x_out[112] <= neuron:n_7.out
x_out[113] <= neuron:n_7.out
x_out[114] <= neuron:n_7.out
x_out[115] <= neuron:n_7.out
x_out[116] <= neuron:n_7.out
x_out[117] <= neuron:n_7.out
x_out[118] <= neuron:n_7.out
x_out[119] <= neuron:n_7.out
x_out[120] <= neuron:n_7.out
x_out[121] <= neuron:n_7.out
x_out[122] <= neuron:n_7.out
x_out[123] <= neuron:n_7.out
x_out[124] <= neuron:n_7.out
x_out[125] <= neuron:n_7.out
x_out[126] <= neuron:n_7.out
x_out[127] <= neuron:n_7.out
x_out[128] <= neuron:n_8.out
x_out[129] <= neuron:n_8.out
x_out[130] <= neuron:n_8.out
x_out[131] <= neuron:n_8.out
x_out[132] <= neuron:n_8.out
x_out[133] <= neuron:n_8.out
x_out[134] <= neuron:n_8.out
x_out[135] <= neuron:n_8.out
x_out[136] <= neuron:n_8.out
x_out[137] <= neuron:n_8.out
x_out[138] <= neuron:n_8.out
x_out[139] <= neuron:n_8.out
x_out[140] <= neuron:n_8.out
x_out[141] <= neuron:n_8.out
x_out[142] <= neuron:n_8.out
x_out[143] <= neuron:n_8.out
x_out[144] <= neuron:n_9.out
x_out[145] <= neuron:n_9.out
x_out[146] <= neuron:n_9.out
x_out[147] <= neuron:n_9.out
x_out[148] <= neuron:n_9.out
x_out[149] <= neuron:n_9.out
x_out[150] <= neuron:n_9.out
x_out[151] <= neuron:n_9.out
x_out[152] <= neuron:n_9.out
x_out[153] <= neuron:n_9.out
x_out[154] <= neuron:n_9.out
x_out[155] <= neuron:n_9.out
x_out[156] <= neuron:n_9.out
x_out[157] <= neuron:n_9.out
x_out[158] <= neuron:n_9.out
x_out[159] <= neuron:n_9.out
x_out[160] <= neuron:n_10.out
x_out[161] <= neuron:n_10.out
x_out[162] <= neuron:n_10.out
x_out[163] <= neuron:n_10.out
x_out[164] <= neuron:n_10.out
x_out[165] <= neuron:n_10.out
x_out[166] <= neuron:n_10.out
x_out[167] <= neuron:n_10.out
x_out[168] <= neuron:n_10.out
x_out[169] <= neuron:n_10.out
x_out[170] <= neuron:n_10.out
x_out[171] <= neuron:n_10.out
x_out[172] <= neuron:n_10.out
x_out[173] <= neuron:n_10.out
x_out[174] <= neuron:n_10.out
x_out[175] <= neuron:n_10.out
x_out[176] <= neuron:n_11.out
x_out[177] <= neuron:n_11.out
x_out[178] <= neuron:n_11.out
x_out[179] <= neuron:n_11.out
x_out[180] <= neuron:n_11.out
x_out[181] <= neuron:n_11.out
x_out[182] <= neuron:n_11.out
x_out[183] <= neuron:n_11.out
x_out[184] <= neuron:n_11.out
x_out[185] <= neuron:n_11.out
x_out[186] <= neuron:n_11.out
x_out[187] <= neuron:n_11.out
x_out[188] <= neuron:n_11.out
x_out[189] <= neuron:n_11.out
x_out[190] <= neuron:n_11.out
x_out[191] <= neuron:n_11.out
x_out[192] <= neuron:n_12.out
x_out[193] <= neuron:n_12.out
x_out[194] <= neuron:n_12.out
x_out[195] <= neuron:n_12.out
x_out[196] <= neuron:n_12.out
x_out[197] <= neuron:n_12.out
x_out[198] <= neuron:n_12.out
x_out[199] <= neuron:n_12.out
x_out[200] <= neuron:n_12.out
x_out[201] <= neuron:n_12.out
x_out[202] <= neuron:n_12.out
x_out[203] <= neuron:n_12.out
x_out[204] <= neuron:n_12.out
x_out[205] <= neuron:n_12.out
x_out[206] <= neuron:n_12.out
x_out[207] <= neuron:n_12.out
x_out[208] <= neuron:n_13.out
x_out[209] <= neuron:n_13.out
x_out[210] <= neuron:n_13.out
x_out[211] <= neuron:n_13.out
x_out[212] <= neuron:n_13.out
x_out[213] <= neuron:n_13.out
x_out[214] <= neuron:n_13.out
x_out[215] <= neuron:n_13.out
x_out[216] <= neuron:n_13.out
x_out[217] <= neuron:n_13.out
x_out[218] <= neuron:n_13.out
x_out[219] <= neuron:n_13.out
x_out[220] <= neuron:n_13.out
x_out[221] <= neuron:n_13.out
x_out[222] <= neuron:n_13.out
x_out[223] <= neuron:n_13.out
x_out[224] <= neuron:n_14.out
x_out[225] <= neuron:n_14.out
x_out[226] <= neuron:n_14.out
x_out[227] <= neuron:n_14.out
x_out[228] <= neuron:n_14.out
x_out[229] <= neuron:n_14.out
x_out[230] <= neuron:n_14.out
x_out[231] <= neuron:n_14.out
x_out[232] <= neuron:n_14.out
x_out[233] <= neuron:n_14.out
x_out[234] <= neuron:n_14.out
x_out[235] <= neuron:n_14.out
x_out[236] <= neuron:n_14.out
x_out[237] <= neuron:n_14.out
x_out[238] <= neuron:n_14.out
x_out[239] <= neuron:n_14.out
x_out[240] <= neuron:n_15.out
x_out[241] <= neuron:n_15.out
x_out[242] <= neuron:n_15.out
x_out[243] <= neuron:n_15.out
x_out[244] <= neuron:n_15.out
x_out[245] <= neuron:n_15.out
x_out[246] <= neuron:n_15.out
x_out[247] <= neuron:n_15.out
x_out[248] <= neuron:n_15.out
x_out[249] <= neuron:n_15.out
x_out[250] <= neuron:n_15.out
x_out[251] <= neuron:n_15.out
x_out[252] <= neuron:n_15.out
x_out[253] <= neuron:n_15.out
x_out[254] <= neuron:n_15.out
x_out[255] <= neuron:n_15.out
x_out[256] <= neuron:n_16.out
x_out[257] <= neuron:n_16.out
x_out[258] <= neuron:n_16.out
x_out[259] <= neuron:n_16.out
x_out[260] <= neuron:n_16.out
x_out[261] <= neuron:n_16.out
x_out[262] <= neuron:n_16.out
x_out[263] <= neuron:n_16.out
x_out[264] <= neuron:n_16.out
x_out[265] <= neuron:n_16.out
x_out[266] <= neuron:n_16.out
x_out[267] <= neuron:n_16.out
x_out[268] <= neuron:n_16.out
x_out[269] <= neuron:n_16.out
x_out[270] <= neuron:n_16.out
x_out[271] <= neuron:n_16.out
x_out[272] <= neuron:n_17.out
x_out[273] <= neuron:n_17.out
x_out[274] <= neuron:n_17.out
x_out[275] <= neuron:n_17.out
x_out[276] <= neuron:n_17.out
x_out[277] <= neuron:n_17.out
x_out[278] <= neuron:n_17.out
x_out[279] <= neuron:n_17.out
x_out[280] <= neuron:n_17.out
x_out[281] <= neuron:n_17.out
x_out[282] <= neuron:n_17.out
x_out[283] <= neuron:n_17.out
x_out[284] <= neuron:n_17.out
x_out[285] <= neuron:n_17.out
x_out[286] <= neuron:n_17.out
x_out[287] <= neuron:n_17.out
x_out[288] <= neuron:n_18.out
x_out[289] <= neuron:n_18.out
x_out[290] <= neuron:n_18.out
x_out[291] <= neuron:n_18.out
x_out[292] <= neuron:n_18.out
x_out[293] <= neuron:n_18.out
x_out[294] <= neuron:n_18.out
x_out[295] <= neuron:n_18.out
x_out[296] <= neuron:n_18.out
x_out[297] <= neuron:n_18.out
x_out[298] <= neuron:n_18.out
x_out[299] <= neuron:n_18.out
x_out[300] <= neuron:n_18.out
x_out[301] <= neuron:n_18.out
x_out[302] <= neuron:n_18.out
x_out[303] <= neuron:n_18.out
x_out[304] <= neuron:n_19.out
x_out[305] <= neuron:n_19.out
x_out[306] <= neuron:n_19.out
x_out[307] <= neuron:n_19.out
x_out[308] <= neuron:n_19.out
x_out[309] <= neuron:n_19.out
x_out[310] <= neuron:n_19.out
x_out[311] <= neuron:n_19.out
x_out[312] <= neuron:n_19.out
x_out[313] <= neuron:n_19.out
x_out[314] <= neuron:n_19.out
x_out[315] <= neuron:n_19.out
x_out[316] <= neuron:n_19.out
x_out[317] <= neuron:n_19.out
x_out[318] <= neuron:n_19.out
x_out[319] <= neuron:n_19.out
x_out[320] <= neuron:n_20.out
x_out[321] <= neuron:n_20.out
x_out[322] <= neuron:n_20.out
x_out[323] <= neuron:n_20.out
x_out[324] <= neuron:n_20.out
x_out[325] <= neuron:n_20.out
x_out[326] <= neuron:n_20.out
x_out[327] <= neuron:n_20.out
x_out[328] <= neuron:n_20.out
x_out[329] <= neuron:n_20.out
x_out[330] <= neuron:n_20.out
x_out[331] <= neuron:n_20.out
x_out[332] <= neuron:n_20.out
x_out[333] <= neuron:n_20.out
x_out[334] <= neuron:n_20.out
x_out[335] <= neuron:n_20.out
x_out[336] <= neuron:n_21.out
x_out[337] <= neuron:n_21.out
x_out[338] <= neuron:n_21.out
x_out[339] <= neuron:n_21.out
x_out[340] <= neuron:n_21.out
x_out[341] <= neuron:n_21.out
x_out[342] <= neuron:n_21.out
x_out[343] <= neuron:n_21.out
x_out[344] <= neuron:n_21.out
x_out[345] <= neuron:n_21.out
x_out[346] <= neuron:n_21.out
x_out[347] <= neuron:n_21.out
x_out[348] <= neuron:n_21.out
x_out[349] <= neuron:n_21.out
x_out[350] <= neuron:n_21.out
x_out[351] <= neuron:n_21.out
x_out[352] <= neuron:n_22.out
x_out[353] <= neuron:n_22.out
x_out[354] <= neuron:n_22.out
x_out[355] <= neuron:n_22.out
x_out[356] <= neuron:n_22.out
x_out[357] <= neuron:n_22.out
x_out[358] <= neuron:n_22.out
x_out[359] <= neuron:n_22.out
x_out[360] <= neuron:n_22.out
x_out[361] <= neuron:n_22.out
x_out[362] <= neuron:n_22.out
x_out[363] <= neuron:n_22.out
x_out[364] <= neuron:n_22.out
x_out[365] <= neuron:n_22.out
x_out[366] <= neuron:n_22.out
x_out[367] <= neuron:n_22.out
x_out[368] <= neuron:n_23.out
x_out[369] <= neuron:n_23.out
x_out[370] <= neuron:n_23.out
x_out[371] <= neuron:n_23.out
x_out[372] <= neuron:n_23.out
x_out[373] <= neuron:n_23.out
x_out[374] <= neuron:n_23.out
x_out[375] <= neuron:n_23.out
x_out[376] <= neuron:n_23.out
x_out[377] <= neuron:n_23.out
x_out[378] <= neuron:n_23.out
x_out[379] <= neuron:n_23.out
x_out[380] <= neuron:n_23.out
x_out[381] <= neuron:n_23.out
x_out[382] <= neuron:n_23.out
x_out[383] <= neuron:n_23.out
x_out[384] <= neuron:n_24.out
x_out[385] <= neuron:n_24.out
x_out[386] <= neuron:n_24.out
x_out[387] <= neuron:n_24.out
x_out[388] <= neuron:n_24.out
x_out[389] <= neuron:n_24.out
x_out[390] <= neuron:n_24.out
x_out[391] <= neuron:n_24.out
x_out[392] <= neuron:n_24.out
x_out[393] <= neuron:n_24.out
x_out[394] <= neuron:n_24.out
x_out[395] <= neuron:n_24.out
x_out[396] <= neuron:n_24.out
x_out[397] <= neuron:n_24.out
x_out[398] <= neuron:n_24.out
x_out[399] <= neuron:n_24.out
x_out[400] <= neuron:n_25.out
x_out[401] <= neuron:n_25.out
x_out[402] <= neuron:n_25.out
x_out[403] <= neuron:n_25.out
x_out[404] <= neuron:n_25.out
x_out[405] <= neuron:n_25.out
x_out[406] <= neuron:n_25.out
x_out[407] <= neuron:n_25.out
x_out[408] <= neuron:n_25.out
x_out[409] <= neuron:n_25.out
x_out[410] <= neuron:n_25.out
x_out[411] <= neuron:n_25.out
x_out[412] <= neuron:n_25.out
x_out[413] <= neuron:n_25.out
x_out[414] <= neuron:n_25.out
x_out[415] <= neuron:n_25.out
x_out[416] <= neuron:n_26.out
x_out[417] <= neuron:n_26.out
x_out[418] <= neuron:n_26.out
x_out[419] <= neuron:n_26.out
x_out[420] <= neuron:n_26.out
x_out[421] <= neuron:n_26.out
x_out[422] <= neuron:n_26.out
x_out[423] <= neuron:n_26.out
x_out[424] <= neuron:n_26.out
x_out[425] <= neuron:n_26.out
x_out[426] <= neuron:n_26.out
x_out[427] <= neuron:n_26.out
x_out[428] <= neuron:n_26.out
x_out[429] <= neuron:n_26.out
x_out[430] <= neuron:n_26.out
x_out[431] <= neuron:n_26.out
x_out[432] <= neuron:n_27.out
x_out[433] <= neuron:n_27.out
x_out[434] <= neuron:n_27.out
x_out[435] <= neuron:n_27.out
x_out[436] <= neuron:n_27.out
x_out[437] <= neuron:n_27.out
x_out[438] <= neuron:n_27.out
x_out[439] <= neuron:n_27.out
x_out[440] <= neuron:n_27.out
x_out[441] <= neuron:n_27.out
x_out[442] <= neuron:n_27.out
x_out[443] <= neuron:n_27.out
x_out[444] <= neuron:n_27.out
x_out[445] <= neuron:n_27.out
x_out[446] <= neuron:n_27.out
x_out[447] <= neuron:n_27.out
x_out[448] <= neuron:n_28.out
x_out[449] <= neuron:n_28.out
x_out[450] <= neuron:n_28.out
x_out[451] <= neuron:n_28.out
x_out[452] <= neuron:n_28.out
x_out[453] <= neuron:n_28.out
x_out[454] <= neuron:n_28.out
x_out[455] <= neuron:n_28.out
x_out[456] <= neuron:n_28.out
x_out[457] <= neuron:n_28.out
x_out[458] <= neuron:n_28.out
x_out[459] <= neuron:n_28.out
x_out[460] <= neuron:n_28.out
x_out[461] <= neuron:n_28.out
x_out[462] <= neuron:n_28.out
x_out[463] <= neuron:n_28.out
x_out[464] <= neuron:n_29.out
x_out[465] <= neuron:n_29.out
x_out[466] <= neuron:n_29.out
x_out[467] <= neuron:n_29.out
x_out[468] <= neuron:n_29.out
x_out[469] <= neuron:n_29.out
x_out[470] <= neuron:n_29.out
x_out[471] <= neuron:n_29.out
x_out[472] <= neuron:n_29.out
x_out[473] <= neuron:n_29.out
x_out[474] <= neuron:n_29.out
x_out[475] <= neuron:n_29.out
x_out[476] <= neuron:n_29.out
x_out[477] <= neuron:n_29.out
x_out[478] <= neuron:n_29.out
x_out[479] <= neuron:n_29.out
x_out[480] <= neuron:n_30.out
x_out[481] <= neuron:n_30.out
x_out[482] <= neuron:n_30.out
x_out[483] <= neuron:n_30.out
x_out[484] <= neuron:n_30.out
x_out[485] <= neuron:n_30.out
x_out[486] <= neuron:n_30.out
x_out[487] <= neuron:n_30.out
x_out[488] <= neuron:n_30.out
x_out[489] <= neuron:n_30.out
x_out[490] <= neuron:n_30.out
x_out[491] <= neuron:n_30.out
x_out[492] <= neuron:n_30.out
x_out[493] <= neuron:n_30.out
x_out[494] <= neuron:n_30.out
x_out[495] <= neuron:n_30.out
x_out[496] <= neuron:n_31.out
x_out[497] <= neuron:n_31.out
x_out[498] <= neuron:n_31.out
x_out[499] <= neuron:n_31.out
x_out[500] <= neuron:n_31.out
x_out[501] <= neuron:n_31.out
x_out[502] <= neuron:n_31.out
x_out[503] <= neuron:n_31.out
x_out[504] <= neuron:n_31.out
x_out[505] <= neuron:n_31.out
x_out[506] <= neuron:n_31.out
x_out[507] <= neuron:n_31.out
x_out[508] <= neuron:n_31.out
x_out[509] <= neuron:n_31.out
x_out[510] <= neuron:n_31.out
x_out[511] <= neuron:n_31.out
x_out[512] <= neuron:n_32.out
x_out[513] <= neuron:n_32.out
x_out[514] <= neuron:n_32.out
x_out[515] <= neuron:n_32.out
x_out[516] <= neuron:n_32.out
x_out[517] <= neuron:n_32.out
x_out[518] <= neuron:n_32.out
x_out[519] <= neuron:n_32.out
x_out[520] <= neuron:n_32.out
x_out[521] <= neuron:n_32.out
x_out[522] <= neuron:n_32.out
x_out[523] <= neuron:n_32.out
x_out[524] <= neuron:n_32.out
x_out[525] <= neuron:n_32.out
x_out[526] <= neuron:n_32.out
x_out[527] <= neuron:n_32.out
x_out[528] <= neuron:n_33.out
x_out[529] <= neuron:n_33.out
x_out[530] <= neuron:n_33.out
x_out[531] <= neuron:n_33.out
x_out[532] <= neuron:n_33.out
x_out[533] <= neuron:n_33.out
x_out[534] <= neuron:n_33.out
x_out[535] <= neuron:n_33.out
x_out[536] <= neuron:n_33.out
x_out[537] <= neuron:n_33.out
x_out[538] <= neuron:n_33.out
x_out[539] <= neuron:n_33.out
x_out[540] <= neuron:n_33.out
x_out[541] <= neuron:n_33.out
x_out[542] <= neuron:n_33.out
x_out[543] <= neuron:n_33.out
x_out[544] <= neuron:n_34.out
x_out[545] <= neuron:n_34.out
x_out[546] <= neuron:n_34.out
x_out[547] <= neuron:n_34.out
x_out[548] <= neuron:n_34.out
x_out[549] <= neuron:n_34.out
x_out[550] <= neuron:n_34.out
x_out[551] <= neuron:n_34.out
x_out[552] <= neuron:n_34.out
x_out[553] <= neuron:n_34.out
x_out[554] <= neuron:n_34.out
x_out[555] <= neuron:n_34.out
x_out[556] <= neuron:n_34.out
x_out[557] <= neuron:n_34.out
x_out[558] <= neuron:n_34.out
x_out[559] <= neuron:n_34.out
x_out[560] <= neuron:n_35.out
x_out[561] <= neuron:n_35.out
x_out[562] <= neuron:n_35.out
x_out[563] <= neuron:n_35.out
x_out[564] <= neuron:n_35.out
x_out[565] <= neuron:n_35.out
x_out[566] <= neuron:n_35.out
x_out[567] <= neuron:n_35.out
x_out[568] <= neuron:n_35.out
x_out[569] <= neuron:n_35.out
x_out[570] <= neuron:n_35.out
x_out[571] <= neuron:n_35.out
x_out[572] <= neuron:n_35.out
x_out[573] <= neuron:n_35.out
x_out[574] <= neuron:n_35.out
x_out[575] <= neuron:n_35.out
x_out[576] <= neuron:n_36.out
x_out[577] <= neuron:n_36.out
x_out[578] <= neuron:n_36.out
x_out[579] <= neuron:n_36.out
x_out[580] <= neuron:n_36.out
x_out[581] <= neuron:n_36.out
x_out[582] <= neuron:n_36.out
x_out[583] <= neuron:n_36.out
x_out[584] <= neuron:n_36.out
x_out[585] <= neuron:n_36.out
x_out[586] <= neuron:n_36.out
x_out[587] <= neuron:n_36.out
x_out[588] <= neuron:n_36.out
x_out[589] <= neuron:n_36.out
x_out[590] <= neuron:n_36.out
x_out[591] <= neuron:n_36.out
x_out[592] <= neuron:n_37.out
x_out[593] <= neuron:n_37.out
x_out[594] <= neuron:n_37.out
x_out[595] <= neuron:n_37.out
x_out[596] <= neuron:n_37.out
x_out[597] <= neuron:n_37.out
x_out[598] <= neuron:n_37.out
x_out[599] <= neuron:n_37.out
x_out[600] <= neuron:n_37.out
x_out[601] <= neuron:n_37.out
x_out[602] <= neuron:n_37.out
x_out[603] <= neuron:n_37.out
x_out[604] <= neuron:n_37.out
x_out[605] <= neuron:n_37.out
x_out[606] <= neuron:n_37.out
x_out[607] <= neuron:n_37.out
x_out[608] <= neuron:n_38.out
x_out[609] <= neuron:n_38.out
x_out[610] <= neuron:n_38.out
x_out[611] <= neuron:n_38.out
x_out[612] <= neuron:n_38.out
x_out[613] <= neuron:n_38.out
x_out[614] <= neuron:n_38.out
x_out[615] <= neuron:n_38.out
x_out[616] <= neuron:n_38.out
x_out[617] <= neuron:n_38.out
x_out[618] <= neuron:n_38.out
x_out[619] <= neuron:n_38.out
x_out[620] <= neuron:n_38.out
x_out[621] <= neuron:n_38.out
x_out[622] <= neuron:n_38.out
x_out[623] <= neuron:n_38.out
x_out[624] <= neuron:n_39.out
x_out[625] <= neuron:n_39.out
x_out[626] <= neuron:n_39.out
x_out[627] <= neuron:n_39.out
x_out[628] <= neuron:n_39.out
x_out[629] <= neuron:n_39.out
x_out[630] <= neuron:n_39.out
x_out[631] <= neuron:n_39.out
x_out[632] <= neuron:n_39.out
x_out[633] <= neuron:n_39.out
x_out[634] <= neuron:n_39.out
x_out[635] <= neuron:n_39.out
x_out[636] <= neuron:n_39.out
x_out[637] <= neuron:n_39.out
x_out[638] <= neuron:n_39.out
x_out[639] <= neuron:n_39.out


|cyMlp|Layer_2:l2|neuron:n_0
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_0|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_0|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_1
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN0
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_1|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_1|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_2
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_2|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_2|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_3
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_3|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_3|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_4
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_4|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_4|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_5
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_5|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_5|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_6
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_6|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_6|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_7
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_7|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_7|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_8
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_8|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_8|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_9
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_9|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_9|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_10
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_10|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_10|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_11
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_11|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_11|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_12
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_12|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_12|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_13
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_13|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_13|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_14
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_14|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_14|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_15
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_15|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_15|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_16
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN30
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN31
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_16|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_16|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_17
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN29
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_17|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_17|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_18
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_18|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_18|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_19
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_19|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_19|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_20
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_20|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_20|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_21
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_21|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_21|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_22
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_22|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_22|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_23
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_23|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_23|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_24
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_24|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_24|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_25
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN28
config_neuron_num[2] => Equal1.IN27
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_25|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_25|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_26
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_26|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_26|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_27
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN27
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_27|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_27|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_28
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN27
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_28|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_28|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_29
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN3
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_29|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_29|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_30
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN3
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_30|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_30|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_31
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN4
config_neuron_num[1] => Equal1.IN3
config_neuron_num[2] => Equal1.IN2
config_neuron_num[3] => Equal1.IN1
config_neuron_num[4] => Equal1.IN0
config_neuron_num[5] => Equal1.IN31
config_neuron_num[6] => Equal1.IN30
config_neuron_num[7] => Equal1.IN29
config_neuron_num[8] => Equal1.IN28
config_neuron_num[9] => Equal1.IN27
config_neuron_num[10] => Equal1.IN26
config_neuron_num[11] => Equal1.IN25
config_neuron_num[12] => Equal1.IN24
config_neuron_num[13] => Equal1.IN23
config_neuron_num[14] => Equal1.IN22
config_neuron_num[15] => Equal1.IN21
config_neuron_num[16] => Equal1.IN20
config_neuron_num[17] => Equal1.IN19
config_neuron_num[18] => Equal1.IN18
config_neuron_num[19] => Equal1.IN17
config_neuron_num[20] => Equal1.IN16
config_neuron_num[21] => Equal1.IN15
config_neuron_num[22] => Equal1.IN14
config_neuron_num[23] => Equal1.IN13
config_neuron_num[24] => Equal1.IN12
config_neuron_num[25] => Equal1.IN11
config_neuron_num[26] => Equal1.IN10
config_neuron_num[27] => Equal1.IN9
config_neuron_num[28] => Equal1.IN8
config_neuron_num[29] => Equal1.IN7
config_neuron_num[30] => Equal1.IN6
config_neuron_num[31] => Equal1.IN5
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_31|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_31|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_32
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_32|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_32|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_33
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_33|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_33|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_34
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN29
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN28
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN30
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_34|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_34|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_35
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_35|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_35|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_36
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_36|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_36|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_37
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_37|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_37|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_38
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN30
config_layer_num[1] => Equal0.IN31
config_layer_num[2] => Equal0.IN29
config_layer_num[3] => Equal0.IN28
config_layer_num[4] => Equal0.IN27
config_layer_num[5] => Equal0.IN26
config_layer_num[6] => Equal0.IN25
config_layer_num[7] => Equal0.IN24
config_layer_num[8] => Equal0.IN23
config_layer_num[9] => Equal0.IN22
config_layer_num[10] => Equal0.IN21
config_layer_num[11] => Equal0.IN20
config_layer_num[12] => Equal0.IN19
config_layer_num[13] => Equal0.IN18
config_layer_num[14] => Equal0.IN17
config_layer_num[15] => Equal0.IN16
config_layer_num[16] => Equal0.IN15
config_layer_num[17] => Equal0.IN14
config_layer_num[18] => Equal0.IN13
config_layer_num[19] => Equal0.IN12
config_layer_num[20] => Equal0.IN11
config_layer_num[21] => Equal0.IN10
config_layer_num[22] => Equal0.IN9
config_layer_num[23] => Equal0.IN8
config_layer_num[24] => Equal0.IN7
config_layer_num[25] => Equal0.IN6
config_layer_num[26] => Equal0.IN5
config_layer_num[27] => Equal0.IN4
config_layer_num[28] => Equal0.IN3
config_layer_num[29] => Equal0.IN2
config_layer_num[30] => Equal0.IN1
config_layer_num[31] => Equal0.IN0
config_neuron_num[0] => Equal1.IN28
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN27
config_neuron_num[4] => Equal1.IN26
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_38|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_38|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_39
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN31
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN30
config_layer_num[3] => Equal0.IN29
config_layer_num[4] => Equal0.IN28
config_layer_num[5] => Equal0.IN27
config_layer_num[6] => Equal0.IN26
config_layer_num[7] => Equal0.IN25
config_layer_num[8] => Equal0.IN24
config_layer_num[9] => Equal0.IN23
config_layer_num[10] => Equal0.IN22
config_layer_num[11] => Equal0.IN21
config_layer_num[12] => Equal0.IN20
config_layer_num[13] => Equal0.IN19
config_layer_num[14] => Equal0.IN18
config_layer_num[15] => Equal0.IN17
config_layer_num[16] => Equal0.IN16
config_layer_num[17] => Equal0.IN15
config_layer_num[18] => Equal0.IN14
config_layer_num[19] => Equal0.IN13
config_layer_num[20] => Equal0.IN12
config_layer_num[21] => Equal0.IN11
config_layer_num[22] => Equal0.IN10
config_layer_num[23] => Equal0.IN9
config_layer_num[24] => Equal0.IN8
config_layer_num[25] => Equal0.IN7
config_layer_num[26] => Equal0.IN6
config_layer_num[27] => Equal0.IN5
config_layer_num[28] => Equal0.IN4
config_layer_num[29] => Equal0.IN3
config_layer_num[30] => Equal0.IN2
config_layer_num[31] => Equal0.IN1
config_neuron_num[0] => Equal1.IN3
config_neuron_num[1] => Equal1.IN2
config_neuron_num[2] => Equal1.IN1
config_neuron_num[3] => Equal1.IN31
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN0
config_neuron_num[6] => Equal1.IN29
config_neuron_num[7] => Equal1.IN28
config_neuron_num[8] => Equal1.IN27
config_neuron_num[9] => Equal1.IN26
config_neuron_num[10] => Equal1.IN25
config_neuron_num[11] => Equal1.IN24
config_neuron_num[12] => Equal1.IN23
config_neuron_num[13] => Equal1.IN22
config_neuron_num[14] => Equal1.IN21
config_neuron_num[15] => Equal1.IN20
config_neuron_num[16] => Equal1.IN19
config_neuron_num[17] => Equal1.IN18
config_neuron_num[18] => Equal1.IN17
config_neuron_num[19] => Equal1.IN16
config_neuron_num[20] => Equal1.IN15
config_neuron_num[21] => Equal1.IN14
config_neuron_num[22] => Equal1.IN13
config_neuron_num[23] => Equal1.IN12
config_neuron_num[24] => Equal1.IN11
config_neuron_num[25] => Equal1.IN10
config_neuron_num[26] => Equal1.IN9
config_neuron_num[27] => Equal1.IN8
config_neuron_num[28] => Equal1.IN7
config_neuron_num[29] => Equal1.IN6
config_neuron_num[30] => Equal1.IN5
config_neuron_num[31] => Equal1.IN4
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_39|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_2:l2|neuron:n_39|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3
clk => clk.IN10
rst => rst.IN10
weightValid => weightValid.IN10
biasValid => biasValid.IN10
weightValue[0] => weightValue[0].IN10
weightValue[1] => weightValue[1].IN10
weightValue[2] => weightValue[2].IN10
weightValue[3] => weightValue[3].IN10
weightValue[4] => weightValue[4].IN10
weightValue[5] => weightValue[5].IN10
weightValue[6] => weightValue[6].IN10
weightValue[7] => weightValue[7].IN10
weightValue[8] => weightValue[8].IN10
weightValue[9] => weightValue[9].IN10
weightValue[10] => weightValue[10].IN10
weightValue[11] => weightValue[11].IN10
weightValue[12] => weightValue[12].IN10
weightValue[13] => weightValue[13].IN10
weightValue[14] => weightValue[14].IN10
weightValue[15] => weightValue[15].IN10
weightValue[16] => weightValue[16].IN10
weightValue[17] => weightValue[17].IN10
weightValue[18] => weightValue[18].IN10
weightValue[19] => weightValue[19].IN10
weightValue[20] => weightValue[20].IN10
weightValue[21] => weightValue[21].IN10
weightValue[22] => weightValue[22].IN10
weightValue[23] => weightValue[23].IN10
weightValue[24] => weightValue[24].IN10
weightValue[25] => weightValue[25].IN10
weightValue[26] => weightValue[26].IN10
weightValue[27] => weightValue[27].IN10
weightValue[28] => weightValue[28].IN10
weightValue[29] => weightValue[29].IN10
weightValue[30] => weightValue[30].IN10
weightValue[31] => weightValue[31].IN10
biasValue[0] => biasValue[0].IN10
biasValue[1] => biasValue[1].IN10
biasValue[2] => biasValue[2].IN10
biasValue[3] => biasValue[3].IN10
biasValue[4] => biasValue[4].IN10
biasValue[5] => biasValue[5].IN10
biasValue[6] => biasValue[6].IN10
biasValue[7] => biasValue[7].IN10
biasValue[8] => biasValue[8].IN10
biasValue[9] => biasValue[9].IN10
biasValue[10] => biasValue[10].IN10
biasValue[11] => biasValue[11].IN10
biasValue[12] => biasValue[12].IN10
biasValue[13] => biasValue[13].IN10
biasValue[14] => biasValue[14].IN10
biasValue[15] => biasValue[15].IN10
biasValue[16] => biasValue[16].IN10
biasValue[17] => biasValue[17].IN10
biasValue[18] => biasValue[18].IN10
biasValue[19] => biasValue[19].IN10
biasValue[20] => biasValue[20].IN10
biasValue[21] => biasValue[21].IN10
biasValue[22] => biasValue[22].IN10
biasValue[23] => biasValue[23].IN10
biasValue[24] => biasValue[24].IN10
biasValue[25] => biasValue[25].IN10
biasValue[26] => biasValue[26].IN10
biasValue[27] => biasValue[27].IN10
biasValue[28] => biasValue[28].IN10
biasValue[29] => biasValue[29].IN10
biasValue[30] => biasValue[30].IN10
biasValue[31] => biasValue[31].IN10
config_layer_num[0] => config_layer_num[0].IN10
config_layer_num[1] => config_layer_num[1].IN10
config_layer_num[2] => config_layer_num[2].IN10
config_layer_num[3] => config_layer_num[3].IN10
config_layer_num[4] => config_layer_num[4].IN10
config_layer_num[5] => config_layer_num[5].IN10
config_layer_num[6] => config_layer_num[6].IN10
config_layer_num[7] => config_layer_num[7].IN10
config_layer_num[8] => config_layer_num[8].IN10
config_layer_num[9] => config_layer_num[9].IN10
config_layer_num[10] => config_layer_num[10].IN10
config_layer_num[11] => config_layer_num[11].IN10
config_layer_num[12] => config_layer_num[12].IN10
config_layer_num[13] => config_layer_num[13].IN10
config_layer_num[14] => config_layer_num[14].IN10
config_layer_num[15] => config_layer_num[15].IN10
config_layer_num[16] => config_layer_num[16].IN10
config_layer_num[17] => config_layer_num[17].IN10
config_layer_num[18] => config_layer_num[18].IN10
config_layer_num[19] => config_layer_num[19].IN10
config_layer_num[20] => config_layer_num[20].IN10
config_layer_num[21] => config_layer_num[21].IN10
config_layer_num[22] => config_layer_num[22].IN10
config_layer_num[23] => config_layer_num[23].IN10
config_layer_num[24] => config_layer_num[24].IN10
config_layer_num[25] => config_layer_num[25].IN10
config_layer_num[26] => config_layer_num[26].IN10
config_layer_num[27] => config_layer_num[27].IN10
config_layer_num[28] => config_layer_num[28].IN10
config_layer_num[29] => config_layer_num[29].IN10
config_layer_num[30] => config_layer_num[30].IN10
config_layer_num[31] => config_layer_num[31].IN10
config_neuron_num[0] => config_neuron_num[0].IN10
config_neuron_num[1] => config_neuron_num[1].IN10
config_neuron_num[2] => config_neuron_num[2].IN10
config_neuron_num[3] => config_neuron_num[3].IN10
config_neuron_num[4] => config_neuron_num[4].IN10
config_neuron_num[5] => config_neuron_num[5].IN10
config_neuron_num[6] => config_neuron_num[6].IN10
config_neuron_num[7] => config_neuron_num[7].IN10
config_neuron_num[8] => config_neuron_num[8].IN10
config_neuron_num[9] => config_neuron_num[9].IN10
config_neuron_num[10] => config_neuron_num[10].IN10
config_neuron_num[11] => config_neuron_num[11].IN10
config_neuron_num[12] => config_neuron_num[12].IN10
config_neuron_num[13] => config_neuron_num[13].IN10
config_neuron_num[14] => config_neuron_num[14].IN10
config_neuron_num[15] => config_neuron_num[15].IN10
config_neuron_num[16] => config_neuron_num[16].IN10
config_neuron_num[17] => config_neuron_num[17].IN10
config_neuron_num[18] => config_neuron_num[18].IN10
config_neuron_num[19] => config_neuron_num[19].IN10
config_neuron_num[20] => config_neuron_num[20].IN10
config_neuron_num[21] => config_neuron_num[21].IN10
config_neuron_num[22] => config_neuron_num[22].IN10
config_neuron_num[23] => config_neuron_num[23].IN10
config_neuron_num[24] => config_neuron_num[24].IN10
config_neuron_num[25] => config_neuron_num[25].IN10
config_neuron_num[26] => config_neuron_num[26].IN10
config_neuron_num[27] => config_neuron_num[27].IN10
config_neuron_num[28] => config_neuron_num[28].IN10
config_neuron_num[29] => config_neuron_num[29].IN10
config_neuron_num[30] => config_neuron_num[30].IN10
config_neuron_num[31] => config_neuron_num[31].IN10
x_valid => x_valid.IN10
x_in[0] => x_in[0].IN10
x_in[1] => x_in[1].IN10
x_in[2] => x_in[2].IN10
x_in[3] => x_in[3].IN10
x_in[4] => x_in[4].IN10
x_in[5] => x_in[5].IN10
x_in[6] => x_in[6].IN10
x_in[7] => x_in[7].IN10
x_in[8] => x_in[8].IN10
x_in[9] => x_in[9].IN10
x_in[10] => x_in[10].IN10
x_in[11] => x_in[11].IN10
x_in[12] => x_in[12].IN10
x_in[13] => x_in[13].IN10
x_in[14] => x_in[14].IN10
x_in[15] => x_in[15].IN10
o_valid[0] <= neuron:n_0.outvalid
o_valid[1] <= neuron:n_1.outvalid
o_valid[2] <= neuron:n_2.outvalid
o_valid[3] <= neuron:n_3.outvalid
o_valid[4] <= neuron:n_4.outvalid
o_valid[5] <= neuron:n_5.outvalid
o_valid[6] <= neuron:n_6.outvalid
o_valid[7] <= neuron:n_7.outvalid
o_valid[8] <= neuron:n_8.outvalid
o_valid[9] <= neuron:n_9.outvalid
x_out[0] <= neuron:n_0.out
x_out[1] <= neuron:n_0.out
x_out[2] <= neuron:n_0.out
x_out[3] <= neuron:n_0.out
x_out[4] <= neuron:n_0.out
x_out[5] <= neuron:n_0.out
x_out[6] <= neuron:n_0.out
x_out[7] <= neuron:n_0.out
x_out[8] <= neuron:n_0.out
x_out[9] <= neuron:n_0.out
x_out[10] <= neuron:n_0.out
x_out[11] <= neuron:n_0.out
x_out[12] <= neuron:n_0.out
x_out[13] <= neuron:n_0.out
x_out[14] <= neuron:n_0.out
x_out[15] <= neuron:n_0.out
x_out[16] <= neuron:n_1.out
x_out[17] <= neuron:n_1.out
x_out[18] <= neuron:n_1.out
x_out[19] <= neuron:n_1.out
x_out[20] <= neuron:n_1.out
x_out[21] <= neuron:n_1.out
x_out[22] <= neuron:n_1.out
x_out[23] <= neuron:n_1.out
x_out[24] <= neuron:n_1.out
x_out[25] <= neuron:n_1.out
x_out[26] <= neuron:n_1.out
x_out[27] <= neuron:n_1.out
x_out[28] <= neuron:n_1.out
x_out[29] <= neuron:n_1.out
x_out[30] <= neuron:n_1.out
x_out[31] <= neuron:n_1.out
x_out[32] <= neuron:n_2.out
x_out[33] <= neuron:n_2.out
x_out[34] <= neuron:n_2.out
x_out[35] <= neuron:n_2.out
x_out[36] <= neuron:n_2.out
x_out[37] <= neuron:n_2.out
x_out[38] <= neuron:n_2.out
x_out[39] <= neuron:n_2.out
x_out[40] <= neuron:n_2.out
x_out[41] <= neuron:n_2.out
x_out[42] <= neuron:n_2.out
x_out[43] <= neuron:n_2.out
x_out[44] <= neuron:n_2.out
x_out[45] <= neuron:n_2.out
x_out[46] <= neuron:n_2.out
x_out[47] <= neuron:n_2.out
x_out[48] <= neuron:n_3.out
x_out[49] <= neuron:n_3.out
x_out[50] <= neuron:n_3.out
x_out[51] <= neuron:n_3.out
x_out[52] <= neuron:n_3.out
x_out[53] <= neuron:n_3.out
x_out[54] <= neuron:n_3.out
x_out[55] <= neuron:n_3.out
x_out[56] <= neuron:n_3.out
x_out[57] <= neuron:n_3.out
x_out[58] <= neuron:n_3.out
x_out[59] <= neuron:n_3.out
x_out[60] <= neuron:n_3.out
x_out[61] <= neuron:n_3.out
x_out[62] <= neuron:n_3.out
x_out[63] <= neuron:n_3.out
x_out[64] <= neuron:n_4.out
x_out[65] <= neuron:n_4.out
x_out[66] <= neuron:n_4.out
x_out[67] <= neuron:n_4.out
x_out[68] <= neuron:n_4.out
x_out[69] <= neuron:n_4.out
x_out[70] <= neuron:n_4.out
x_out[71] <= neuron:n_4.out
x_out[72] <= neuron:n_4.out
x_out[73] <= neuron:n_4.out
x_out[74] <= neuron:n_4.out
x_out[75] <= neuron:n_4.out
x_out[76] <= neuron:n_4.out
x_out[77] <= neuron:n_4.out
x_out[78] <= neuron:n_4.out
x_out[79] <= neuron:n_4.out
x_out[80] <= neuron:n_5.out
x_out[81] <= neuron:n_5.out
x_out[82] <= neuron:n_5.out
x_out[83] <= neuron:n_5.out
x_out[84] <= neuron:n_5.out
x_out[85] <= neuron:n_5.out
x_out[86] <= neuron:n_5.out
x_out[87] <= neuron:n_5.out
x_out[88] <= neuron:n_5.out
x_out[89] <= neuron:n_5.out
x_out[90] <= neuron:n_5.out
x_out[91] <= neuron:n_5.out
x_out[92] <= neuron:n_5.out
x_out[93] <= neuron:n_5.out
x_out[94] <= neuron:n_5.out
x_out[95] <= neuron:n_5.out
x_out[96] <= neuron:n_6.out
x_out[97] <= neuron:n_6.out
x_out[98] <= neuron:n_6.out
x_out[99] <= neuron:n_6.out
x_out[100] <= neuron:n_6.out
x_out[101] <= neuron:n_6.out
x_out[102] <= neuron:n_6.out
x_out[103] <= neuron:n_6.out
x_out[104] <= neuron:n_6.out
x_out[105] <= neuron:n_6.out
x_out[106] <= neuron:n_6.out
x_out[107] <= neuron:n_6.out
x_out[108] <= neuron:n_6.out
x_out[109] <= neuron:n_6.out
x_out[110] <= neuron:n_6.out
x_out[111] <= neuron:n_6.out
x_out[112] <= neuron:n_7.out
x_out[113] <= neuron:n_7.out
x_out[114] <= neuron:n_7.out
x_out[115] <= neuron:n_7.out
x_out[116] <= neuron:n_7.out
x_out[117] <= neuron:n_7.out
x_out[118] <= neuron:n_7.out
x_out[119] <= neuron:n_7.out
x_out[120] <= neuron:n_7.out
x_out[121] <= neuron:n_7.out
x_out[122] <= neuron:n_7.out
x_out[123] <= neuron:n_7.out
x_out[124] <= neuron:n_7.out
x_out[125] <= neuron:n_7.out
x_out[126] <= neuron:n_7.out
x_out[127] <= neuron:n_7.out
x_out[128] <= neuron:n_8.out
x_out[129] <= neuron:n_8.out
x_out[130] <= neuron:n_8.out
x_out[131] <= neuron:n_8.out
x_out[132] <= neuron:n_8.out
x_out[133] <= neuron:n_8.out
x_out[134] <= neuron:n_8.out
x_out[135] <= neuron:n_8.out
x_out[136] <= neuron:n_8.out
x_out[137] <= neuron:n_8.out
x_out[138] <= neuron:n_8.out
x_out[139] <= neuron:n_8.out
x_out[140] <= neuron:n_8.out
x_out[141] <= neuron:n_8.out
x_out[142] <= neuron:n_8.out
x_out[143] <= neuron:n_8.out
x_out[144] <= neuron:n_9.out
x_out[145] <= neuron:n_9.out
x_out[146] <= neuron:n_9.out
x_out[147] <= neuron:n_9.out
x_out[148] <= neuron:n_9.out
x_out[149] <= neuron:n_9.out
x_out[150] <= neuron:n_9.out
x_out[151] <= neuron:n_9.out
x_out[152] <= neuron:n_9.out
x_out[153] <= neuron:n_9.out
x_out[154] <= neuron:n_9.out
x_out[155] <= neuron:n_9.out
x_out[156] <= neuron:n_9.out
x_out[157] <= neuron:n_9.out
x_out[158] <= neuron:n_9.out
x_out[159] <= neuron:n_9.out


|cyMlp|Layer_3:l3|neuron:n_0
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN28
config_neuron_num[4] => Equal1.IN27
config_neuron_num[5] => Equal1.IN26
config_neuron_num[6] => Equal1.IN25
config_neuron_num[7] => Equal1.IN24
config_neuron_num[8] => Equal1.IN23
config_neuron_num[9] => Equal1.IN22
config_neuron_num[10] => Equal1.IN21
config_neuron_num[11] => Equal1.IN20
config_neuron_num[12] => Equal1.IN19
config_neuron_num[13] => Equal1.IN18
config_neuron_num[14] => Equal1.IN17
config_neuron_num[15] => Equal1.IN16
config_neuron_num[16] => Equal1.IN15
config_neuron_num[17] => Equal1.IN14
config_neuron_num[18] => Equal1.IN13
config_neuron_num[19] => Equal1.IN12
config_neuron_num[20] => Equal1.IN11
config_neuron_num[21] => Equal1.IN10
config_neuron_num[22] => Equal1.IN9
config_neuron_num[23] => Equal1.IN8
config_neuron_num[24] => Equal1.IN7
config_neuron_num[25] => Equal1.IN6
config_neuron_num[26] => Equal1.IN5
config_neuron_num[27] => Equal1.IN4
config_neuron_num[28] => Equal1.IN3
config_neuron_num[29] => Equal1.IN2
config_neuron_num[30] => Equal1.IN1
config_neuron_num[31] => Equal1.IN0
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_0|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_0|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_1
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN0
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_1|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_1|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_2
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN0
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_2|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_2|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_3
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN0
config_neuron_num[2] => Equal1.IN31
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_3|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_3|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_4
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN29
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_4|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_4|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_5
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_5|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_5|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_6
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN30
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_6|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_6|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_7
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN2
config_neuron_num[1] => Equal1.IN1
config_neuron_num[2] => Equal1.IN0
config_neuron_num[3] => Equal1.IN31
config_neuron_num[4] => Equal1.IN30
config_neuron_num[5] => Equal1.IN29
config_neuron_num[6] => Equal1.IN28
config_neuron_num[7] => Equal1.IN27
config_neuron_num[8] => Equal1.IN26
config_neuron_num[9] => Equal1.IN25
config_neuron_num[10] => Equal1.IN24
config_neuron_num[11] => Equal1.IN23
config_neuron_num[12] => Equal1.IN22
config_neuron_num[13] => Equal1.IN21
config_neuron_num[14] => Equal1.IN20
config_neuron_num[15] => Equal1.IN19
config_neuron_num[16] => Equal1.IN18
config_neuron_num[17] => Equal1.IN17
config_neuron_num[18] => Equal1.IN16
config_neuron_num[19] => Equal1.IN15
config_neuron_num[20] => Equal1.IN14
config_neuron_num[21] => Equal1.IN13
config_neuron_num[22] => Equal1.IN12
config_neuron_num[23] => Equal1.IN11
config_neuron_num[24] => Equal1.IN10
config_neuron_num[25] => Equal1.IN9
config_neuron_num[26] => Equal1.IN8
config_neuron_num[27] => Equal1.IN7
config_neuron_num[28] => Equal1.IN6
config_neuron_num[29] => Equal1.IN5
config_neuron_num[30] => Equal1.IN4
config_neuron_num[31] => Equal1.IN3
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_7|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_7|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_8
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN31
config_neuron_num[1] => Equal1.IN30
config_neuron_num[2] => Equal1.IN29
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN28
config_neuron_num[5] => Equal1.IN27
config_neuron_num[6] => Equal1.IN26
config_neuron_num[7] => Equal1.IN25
config_neuron_num[8] => Equal1.IN24
config_neuron_num[9] => Equal1.IN23
config_neuron_num[10] => Equal1.IN22
config_neuron_num[11] => Equal1.IN21
config_neuron_num[12] => Equal1.IN20
config_neuron_num[13] => Equal1.IN19
config_neuron_num[14] => Equal1.IN18
config_neuron_num[15] => Equal1.IN17
config_neuron_num[16] => Equal1.IN16
config_neuron_num[17] => Equal1.IN15
config_neuron_num[18] => Equal1.IN14
config_neuron_num[19] => Equal1.IN13
config_neuron_num[20] => Equal1.IN12
config_neuron_num[21] => Equal1.IN11
config_neuron_num[22] => Equal1.IN10
config_neuron_num[23] => Equal1.IN9
config_neuron_num[24] => Equal1.IN8
config_neuron_num[25] => Equal1.IN7
config_neuron_num[26] => Equal1.IN6
config_neuron_num[27] => Equal1.IN5
config_neuron_num[28] => Equal1.IN4
config_neuron_num[29] => Equal1.IN3
config_neuron_num[30] => Equal1.IN2
config_neuron_num[31] => Equal1.IN1
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_8|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_8|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_9
clk => clk.IN2
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_addr.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => w_in.OUTPUTSELECT
rst => always2.IN1
myinput[0] => myinputd[0].DATAIN
myinput[1] => myinputd[1].DATAIN
myinput[2] => myinputd[2].DATAIN
myinput[3] => myinputd[3].DATAIN
myinput[4] => myinputd[4].DATAIN
myinput[5] => myinputd[5].DATAIN
myinput[6] => myinputd[6].DATAIN
myinput[7] => myinputd[7].DATAIN
myinput[8] => myinputd[8].DATAIN
myinput[9] => myinputd[9].DATAIN
myinput[10] => myinputd[10].DATAIN
myinput[11] => myinputd[11].DATAIN
myinput[12] => myinputd[12].DATAIN
myinput[13] => myinputd[13].DATAIN
myinput[14] => myinputd[14].DATAIN
myinput[15] => myinputd[15].DATAIN
myinputValid => ren.IN1
weightValid => weightValid.IN1
biasValid => ~NO_FANOUT~
weightValue[0] => w_in.DATAB
weightValue[1] => w_in.DATAB
weightValue[2] => w_in.DATAB
weightValue[3] => w_in.DATAB
weightValue[4] => w_in.DATAB
weightValue[5] => w_in.DATAB
weightValue[6] => w_in.DATAB
weightValue[7] => w_in.DATAB
weightValue[8] => w_in.DATAB
weightValue[9] => w_in.DATAB
weightValue[10] => w_in.DATAB
weightValue[11] => w_in.DATAB
weightValue[12] => w_in.DATAB
weightValue[13] => w_in.DATAB
weightValue[14] => w_in.DATAB
weightValue[15] => w_in.DATAB
biasValue[0] => ~NO_FANOUT~
biasValue[1] => ~NO_FANOUT~
biasValue[2] => ~NO_FANOUT~
biasValue[3] => ~NO_FANOUT~
biasValue[4] => ~NO_FANOUT~
biasValue[5] => ~NO_FANOUT~
biasValue[6] => ~NO_FANOUT~
biasValue[7] => ~NO_FANOUT~
biasValue[8] => ~NO_FANOUT~
biasValue[9] => ~NO_FANOUT~
biasValue[10] => ~NO_FANOUT~
biasValue[11] => ~NO_FANOUT~
biasValue[12] => ~NO_FANOUT~
biasValue[13] => ~NO_FANOUT~
biasValue[14] => ~NO_FANOUT~
biasValue[15] => ~NO_FANOUT~
biasValue[16] => ~NO_FANOUT~
biasValue[17] => ~NO_FANOUT~
biasValue[18] => ~NO_FANOUT~
biasValue[19] => ~NO_FANOUT~
biasValue[20] => ~NO_FANOUT~
biasValue[21] => ~NO_FANOUT~
biasValue[22] => ~NO_FANOUT~
biasValue[23] => ~NO_FANOUT~
biasValue[24] => ~NO_FANOUT~
biasValue[25] => ~NO_FANOUT~
biasValue[26] => ~NO_FANOUT~
biasValue[27] => ~NO_FANOUT~
biasValue[28] => ~NO_FANOUT~
biasValue[29] => ~NO_FANOUT~
biasValue[30] => ~NO_FANOUT~
biasValue[31] => ~NO_FANOUT~
config_layer_num[0] => Equal0.IN1
config_layer_num[1] => Equal0.IN0
config_layer_num[2] => Equal0.IN31
config_layer_num[3] => Equal0.IN30
config_layer_num[4] => Equal0.IN29
config_layer_num[5] => Equal0.IN28
config_layer_num[6] => Equal0.IN27
config_layer_num[7] => Equal0.IN26
config_layer_num[8] => Equal0.IN25
config_layer_num[9] => Equal0.IN24
config_layer_num[10] => Equal0.IN23
config_layer_num[11] => Equal0.IN22
config_layer_num[12] => Equal0.IN21
config_layer_num[13] => Equal0.IN20
config_layer_num[14] => Equal0.IN19
config_layer_num[15] => Equal0.IN18
config_layer_num[16] => Equal0.IN17
config_layer_num[17] => Equal0.IN16
config_layer_num[18] => Equal0.IN15
config_layer_num[19] => Equal0.IN14
config_layer_num[20] => Equal0.IN13
config_layer_num[21] => Equal0.IN12
config_layer_num[22] => Equal0.IN11
config_layer_num[23] => Equal0.IN10
config_layer_num[24] => Equal0.IN9
config_layer_num[25] => Equal0.IN8
config_layer_num[26] => Equal0.IN7
config_layer_num[27] => Equal0.IN6
config_layer_num[28] => Equal0.IN5
config_layer_num[29] => Equal0.IN4
config_layer_num[30] => Equal0.IN3
config_layer_num[31] => Equal0.IN2
config_neuron_num[0] => Equal1.IN1
config_neuron_num[1] => Equal1.IN31
config_neuron_num[2] => Equal1.IN30
config_neuron_num[3] => Equal1.IN0
config_neuron_num[4] => Equal1.IN29
config_neuron_num[5] => Equal1.IN28
config_neuron_num[6] => Equal1.IN27
config_neuron_num[7] => Equal1.IN26
config_neuron_num[8] => Equal1.IN25
config_neuron_num[9] => Equal1.IN24
config_neuron_num[10] => Equal1.IN23
config_neuron_num[11] => Equal1.IN22
config_neuron_num[12] => Equal1.IN21
config_neuron_num[13] => Equal1.IN20
config_neuron_num[14] => Equal1.IN19
config_neuron_num[15] => Equal1.IN18
config_neuron_num[16] => Equal1.IN17
config_neuron_num[17] => Equal1.IN16
config_neuron_num[18] => Equal1.IN15
config_neuron_num[19] => Equal1.IN14
config_neuron_num[20] => Equal1.IN13
config_neuron_num[21] => Equal1.IN12
config_neuron_num[22] => Equal1.IN11
config_neuron_num[23] => Equal1.IN10
config_neuron_num[24] => Equal1.IN9
config_neuron_num[25] => Equal1.IN8
config_neuron_num[26] => Equal1.IN7
config_neuron_num[27] => Equal1.IN6
config_neuron_num[28] => Equal1.IN5
config_neuron_num[29] => Equal1.IN4
config_neuron_num[30] => Equal1.IN3
config_neuron_num[31] => Equal1.IN2
out[0] <= Sig_ROM:s1.out
out[1] <= Sig_ROM:s1.out
out[2] <= Sig_ROM:s1.out
out[3] <= Sig_ROM:s1.out
out[4] <= Sig_ROM:s1.out
out[5] <= Sig_ROM:s1.out
out[6] <= Sig_ROM:s1.out
out[7] <= Sig_ROM:s1.out
out[8] <= Sig_ROM:s1.out
out[9] <= Sig_ROM:s1.out
out[10] <= Sig_ROM:s1.out
out[11] <= Sig_ROM:s1.out
out[12] <= Sig_ROM:s1.out
out[13] <= Sig_ROM:s1.out
out[14] <= Sig_ROM:s1.out
out[15] <= Sig_ROM:s1.out
outvalid <= outvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_9|Weight_Memory:weight_memory
clk => wout[0]~reg0.CLK
clk => wout[1]~reg0.CLK
clk => wout[2]~reg0.CLK
clk => wout[3]~reg0.CLK
clk => wout[4]~reg0.CLK
clk => wout[5]~reg0.CLK
clk => wout[6]~reg0.CLK
clk => wout[7]~reg0.CLK
clk => wout[8]~reg0.CLK
clk => wout[9]~reg0.CLK
clk => wout[10]~reg0.CLK
clk => wout[11]~reg0.CLK
clk => wout[12]~reg0.CLK
clk => wout[13]~reg0.CLK
clk => wout[14]~reg0.CLK
clk => wout[15]~reg0.CLK
wen => ~NO_FANOUT~
ren => wout[0]~reg0.ENA
ren => wout[1]~reg0.ENA
ren => wout[2]~reg0.ENA
ren => wout[3]~reg0.ENA
ren => wout[4]~reg0.ENA
ren => wout[5]~reg0.ENA
ren => wout[6]~reg0.ENA
ren => wout[7]~reg0.ENA
ren => wout[8]~reg0.ENA
ren => wout[9]~reg0.ENA
ren => wout[10]~reg0.ENA
ren => wout[11]~reg0.ENA
ren => wout[12]~reg0.ENA
ren => wout[13]~reg0.ENA
ren => wout[14]~reg0.ENA
ren => wout[15]~reg0.ENA
wadd[0] => ~NO_FANOUT~
wadd[1] => ~NO_FANOUT~
wadd[2] => ~NO_FANOUT~
wadd[3] => ~NO_FANOUT~
wadd[4] => ~NO_FANOUT~
wadd[5] => ~NO_FANOUT~
radd[0] => mem.RADDR
radd[1] => mem.RADDR1
radd[2] => mem.RADDR2
radd[3] => mem.RADDR3
radd[4] => mem.RADDR4
radd[5] => mem.RADDR5
win[0] => ~NO_FANOUT~
win[1] => ~NO_FANOUT~
win[2] => ~NO_FANOUT~
win[3] => ~NO_FANOUT~
win[4] => ~NO_FANOUT~
win[5] => ~NO_FANOUT~
win[6] => ~NO_FANOUT~
win[7] => ~NO_FANOUT~
win[8] => ~NO_FANOUT~
win[9] => ~NO_FANOUT~
win[10] => ~NO_FANOUT~
win[11] => ~NO_FANOUT~
win[12] => ~NO_FANOUT~
win[13] => ~NO_FANOUT~
win[14] => ~NO_FANOUT~
win[15] => ~NO_FANOUT~
wout[0] <= wout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[1] <= wout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[2] <= wout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[3] <= wout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[4] <= wout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[5] <= wout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[6] <= wout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[7] <= wout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[8] <= wout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[9] <= wout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[10] <= wout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[11] <= wout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[12] <= wout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[13] <= wout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[14] <= wout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wout[15] <= wout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|Layer_3:l3|neuron:n_9|Sig_ROM:s1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
x[0] => LessThan0.IN64
x[0] => y[0].DATAIN
x[1] => LessThan0.IN63
x[1] => y[1].DATAIN
x[2] => LessThan0.IN62
x[2] => y[2].DATAIN
x[3] => LessThan0.IN61
x[3] => y[3].DATAIN
x[4] => LessThan0.IN33
x[4] => LessThan0.IN34
x[4] => LessThan0.IN35
x[4] => LessThan0.IN36
x[4] => LessThan0.IN37
x[4] => LessThan0.IN38
x[4] => LessThan0.IN39
x[4] => LessThan0.IN40
x[4] => LessThan0.IN41
x[4] => LessThan0.IN42
x[4] => LessThan0.IN43
x[4] => LessThan0.IN44
x[4] => LessThan0.IN45
x[4] => LessThan0.IN46
x[4] => LessThan0.IN47
x[4] => LessThan0.IN48
x[4] => LessThan0.IN49
x[4] => LessThan0.IN50
x[4] => LessThan0.IN51
x[4] => LessThan0.IN52
x[4] => LessThan0.IN53
x[4] => LessThan0.IN54
x[4] => LessThan0.IN55
x[4] => LessThan0.IN56
x[4] => LessThan0.IN57
x[4] => LessThan0.IN58
x[4] => LessThan0.IN59
x[4] => LessThan0.IN60
x[4] => Add0.IN2
x[4] => Add1.IN2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cyMlp|maxFinder:hMax
i_clk => o_data[0]~reg0.CLK
i_clk => o_data[1]~reg0.CLK
i_clk => o_data[2]~reg0.CLK
i_clk => o_data[3]~reg0.CLK
i_clk => o_data_valid~reg0.CLK
i_clk => inDataBuffer[0].CLK
i_clk => inDataBuffer[1].CLK
i_clk => inDataBuffer[2].CLK
i_clk => inDataBuffer[3].CLK
i_clk => inDataBuffer[4].CLK
i_clk => inDataBuffer[5].CLK
i_clk => inDataBuffer[6].CLK
i_clk => inDataBuffer[7].CLK
i_clk => inDataBuffer[8].CLK
i_clk => inDataBuffer[9].CLK
i_clk => inDataBuffer[10].CLK
i_clk => inDataBuffer[11].CLK
i_clk => inDataBuffer[12].CLK
i_clk => inDataBuffer[13].CLK
i_clk => inDataBuffer[14].CLK
i_clk => inDataBuffer[15].CLK
i_clk => inDataBuffer[16].CLK
i_clk => inDataBuffer[17].CLK
i_clk => inDataBuffer[18].CLK
i_clk => inDataBuffer[19].CLK
i_clk => inDataBuffer[20].CLK
i_clk => inDataBuffer[21].CLK
i_clk => inDataBuffer[22].CLK
i_clk => inDataBuffer[23].CLK
i_clk => inDataBuffer[24].CLK
i_clk => inDataBuffer[25].CLK
i_clk => inDataBuffer[26].CLK
i_clk => inDataBuffer[27].CLK
i_clk => inDataBuffer[28].CLK
i_clk => inDataBuffer[29].CLK
i_clk => inDataBuffer[30].CLK
i_clk => inDataBuffer[31].CLK
i_clk => inDataBuffer[32].CLK
i_clk => inDataBuffer[33].CLK
i_clk => inDataBuffer[34].CLK
i_clk => inDataBuffer[35].CLK
i_clk => inDataBuffer[36].CLK
i_clk => inDataBuffer[37].CLK
i_clk => inDataBuffer[38].CLK
i_clk => inDataBuffer[39].CLK
i_clk => inDataBuffer[40].CLK
i_clk => inDataBuffer[41].CLK
i_clk => inDataBuffer[42].CLK
i_clk => inDataBuffer[43].CLK
i_clk => inDataBuffer[44].CLK
i_clk => inDataBuffer[45].CLK
i_clk => inDataBuffer[46].CLK
i_clk => inDataBuffer[47].CLK
i_clk => inDataBuffer[48].CLK
i_clk => inDataBuffer[49].CLK
i_clk => inDataBuffer[50].CLK
i_clk => inDataBuffer[51].CLK
i_clk => inDataBuffer[52].CLK
i_clk => inDataBuffer[53].CLK
i_clk => inDataBuffer[54].CLK
i_clk => inDataBuffer[55].CLK
i_clk => inDataBuffer[56].CLK
i_clk => inDataBuffer[57].CLK
i_clk => inDataBuffer[58].CLK
i_clk => inDataBuffer[59].CLK
i_clk => inDataBuffer[60].CLK
i_clk => inDataBuffer[61].CLK
i_clk => inDataBuffer[62].CLK
i_clk => inDataBuffer[63].CLK
i_clk => inDataBuffer[64].CLK
i_clk => inDataBuffer[65].CLK
i_clk => inDataBuffer[66].CLK
i_clk => inDataBuffer[67].CLK
i_clk => inDataBuffer[68].CLK
i_clk => inDataBuffer[69].CLK
i_clk => inDataBuffer[70].CLK
i_clk => inDataBuffer[71].CLK
i_clk => inDataBuffer[72].CLK
i_clk => inDataBuffer[73].CLK
i_clk => inDataBuffer[74].CLK
i_clk => inDataBuffer[75].CLK
i_clk => inDataBuffer[76].CLK
i_clk => inDataBuffer[77].CLK
i_clk => inDataBuffer[78].CLK
i_clk => inDataBuffer[79].CLK
i_clk => inDataBuffer[80].CLK
i_clk => inDataBuffer[81].CLK
i_clk => inDataBuffer[82].CLK
i_clk => inDataBuffer[83].CLK
i_clk => inDataBuffer[84].CLK
i_clk => inDataBuffer[85].CLK
i_clk => inDataBuffer[86].CLK
i_clk => inDataBuffer[87].CLK
i_clk => inDataBuffer[88].CLK
i_clk => inDataBuffer[89].CLK
i_clk => inDataBuffer[90].CLK
i_clk => inDataBuffer[91].CLK
i_clk => inDataBuffer[92].CLK
i_clk => inDataBuffer[93].CLK
i_clk => inDataBuffer[94].CLK
i_clk => inDataBuffer[95].CLK
i_clk => inDataBuffer[96].CLK
i_clk => inDataBuffer[97].CLK
i_clk => inDataBuffer[98].CLK
i_clk => inDataBuffer[99].CLK
i_clk => inDataBuffer[100].CLK
i_clk => inDataBuffer[101].CLK
i_clk => inDataBuffer[102].CLK
i_clk => inDataBuffer[103].CLK
i_clk => inDataBuffer[104].CLK
i_clk => inDataBuffer[105].CLK
i_clk => inDataBuffer[106].CLK
i_clk => inDataBuffer[107].CLK
i_clk => inDataBuffer[108].CLK
i_clk => inDataBuffer[109].CLK
i_clk => inDataBuffer[110].CLK
i_clk => inDataBuffer[111].CLK
i_clk => inDataBuffer[112].CLK
i_clk => inDataBuffer[113].CLK
i_clk => inDataBuffer[114].CLK
i_clk => inDataBuffer[115].CLK
i_clk => inDataBuffer[116].CLK
i_clk => inDataBuffer[117].CLK
i_clk => inDataBuffer[118].CLK
i_clk => inDataBuffer[119].CLK
i_clk => inDataBuffer[120].CLK
i_clk => inDataBuffer[121].CLK
i_clk => inDataBuffer[122].CLK
i_clk => inDataBuffer[123].CLK
i_clk => inDataBuffer[124].CLK
i_clk => inDataBuffer[125].CLK
i_clk => inDataBuffer[126].CLK
i_clk => inDataBuffer[127].CLK
i_clk => inDataBuffer[128].CLK
i_clk => inDataBuffer[129].CLK
i_clk => inDataBuffer[130].CLK
i_clk => inDataBuffer[131].CLK
i_clk => inDataBuffer[132].CLK
i_clk => inDataBuffer[133].CLK
i_clk => inDataBuffer[134].CLK
i_clk => inDataBuffer[135].CLK
i_clk => inDataBuffer[136].CLK
i_clk => inDataBuffer[137].CLK
i_clk => inDataBuffer[138].CLK
i_clk => inDataBuffer[139].CLK
i_clk => inDataBuffer[140].CLK
i_clk => inDataBuffer[141].CLK
i_clk => inDataBuffer[142].CLK
i_clk => inDataBuffer[143].CLK
i_clk => inDataBuffer[144].CLK
i_clk => inDataBuffer[145].CLK
i_clk => inDataBuffer[146].CLK
i_clk => inDataBuffer[147].CLK
i_clk => inDataBuffer[148].CLK
i_clk => inDataBuffer[149].CLK
i_clk => inDataBuffer[150].CLK
i_clk => inDataBuffer[151].CLK
i_clk => inDataBuffer[152].CLK
i_clk => inDataBuffer[153].CLK
i_clk => inDataBuffer[154].CLK
i_clk => inDataBuffer[155].CLK
i_clk => inDataBuffer[156].CLK
i_clk => inDataBuffer[157].CLK
i_clk => inDataBuffer[158].CLK
i_clk => inDataBuffer[159].CLK
i_clk => counter[0].CLK
i_clk => counter[1].CLK
i_clk => counter[2].CLK
i_clk => counter[3].CLK
i_clk => counter[4].CLK
i_clk => counter[5].CLK
i_clk => counter[6].CLK
i_clk => counter[7].CLK
i_clk => counter[8].CLK
i_clk => counter[9].CLK
i_clk => counter[10].CLK
i_clk => counter[11].CLK
i_clk => counter[12].CLK
i_clk => counter[13].CLK
i_clk => counter[14].CLK
i_clk => counter[15].CLK
i_clk => counter[16].CLK
i_clk => counter[17].CLK
i_clk => counter[18].CLK
i_clk => counter[19].CLK
i_clk => counter[20].CLK
i_clk => counter[21].CLK
i_clk => counter[22].CLK
i_clk => counter[23].CLK
i_clk => counter[24].CLK
i_clk => counter[25].CLK
i_clk => counter[26].CLK
i_clk => counter[27].CLK
i_clk => counter[28].CLK
i_clk => counter[29].CLK
i_clk => counter[30].CLK
i_clk => counter[31].CLK
i_clk => maxIndex[0].CLK
i_clk => maxIndex[1].CLK
i_clk => maxIndex[2].CLK
i_clk => maxIndex[3].CLK
i_clk => maxValue[0].CLK
i_clk => maxValue[1].CLK
i_clk => maxValue[2].CLK
i_clk => maxValue[3].CLK
i_clk => maxValue[4].CLK
i_clk => maxValue[5].CLK
i_clk => maxValue[6].CLK
i_clk => maxValue[7].CLK
i_clk => maxValue[8].CLK
i_clk => maxValue[9].CLK
i_clk => maxValue[10].CLK
i_clk => maxValue[11].CLK
i_clk => maxValue[12].CLK
i_clk => maxValue[13].CLK
i_clk => maxValue[14].CLK
i_clk => maxValue[15].CLK
i_data[0] => maxValue.DATAB
i_data[0] => inDataBuffer[0].DATAIN
i_data[1] => maxValue.DATAB
i_data[1] => inDataBuffer[1].DATAIN
i_data[2] => maxValue.DATAB
i_data[2] => inDataBuffer[2].DATAIN
i_data[3] => maxValue.DATAB
i_data[3] => inDataBuffer[3].DATAIN
i_data[4] => maxValue.DATAB
i_data[4] => inDataBuffer[4].DATAIN
i_data[5] => maxValue.DATAB
i_data[5] => inDataBuffer[5].DATAIN
i_data[6] => maxValue.DATAB
i_data[6] => inDataBuffer[6].DATAIN
i_data[7] => maxValue.DATAB
i_data[7] => inDataBuffer[7].DATAIN
i_data[8] => maxValue.DATAB
i_data[8] => inDataBuffer[8].DATAIN
i_data[9] => maxValue.DATAB
i_data[9] => inDataBuffer[9].DATAIN
i_data[10] => maxValue.DATAB
i_data[10] => inDataBuffer[10].DATAIN
i_data[11] => maxValue.DATAB
i_data[11] => inDataBuffer[11].DATAIN
i_data[12] => maxValue.DATAB
i_data[12] => inDataBuffer[12].DATAIN
i_data[13] => maxValue.DATAB
i_data[13] => inDataBuffer[13].DATAIN
i_data[14] => maxValue.DATAB
i_data[14] => inDataBuffer[14].DATAIN
i_data[15] => maxValue.DATAB
i_data[15] => inDataBuffer[15].DATAIN
i_data[16] => inDataBuffer[16].DATAIN
i_data[17] => inDataBuffer[17].DATAIN
i_data[18] => inDataBuffer[18].DATAIN
i_data[19] => inDataBuffer[19].DATAIN
i_data[20] => inDataBuffer[20].DATAIN
i_data[21] => inDataBuffer[21].DATAIN
i_data[22] => inDataBuffer[22].DATAIN
i_data[23] => inDataBuffer[23].DATAIN
i_data[24] => inDataBuffer[24].DATAIN
i_data[25] => inDataBuffer[25].DATAIN
i_data[26] => inDataBuffer[26].DATAIN
i_data[27] => inDataBuffer[27].DATAIN
i_data[28] => inDataBuffer[28].DATAIN
i_data[29] => inDataBuffer[29].DATAIN
i_data[30] => inDataBuffer[30].DATAIN
i_data[31] => inDataBuffer[31].DATAIN
i_data[32] => inDataBuffer[32].DATAIN
i_data[33] => inDataBuffer[33].DATAIN
i_data[34] => inDataBuffer[34].DATAIN
i_data[35] => inDataBuffer[35].DATAIN
i_data[36] => inDataBuffer[36].DATAIN
i_data[37] => inDataBuffer[37].DATAIN
i_data[38] => inDataBuffer[38].DATAIN
i_data[39] => inDataBuffer[39].DATAIN
i_data[40] => inDataBuffer[40].DATAIN
i_data[41] => inDataBuffer[41].DATAIN
i_data[42] => inDataBuffer[42].DATAIN
i_data[43] => inDataBuffer[43].DATAIN
i_data[44] => inDataBuffer[44].DATAIN
i_data[45] => inDataBuffer[45].DATAIN
i_data[46] => inDataBuffer[46].DATAIN
i_data[47] => inDataBuffer[47].DATAIN
i_data[48] => inDataBuffer[48].DATAIN
i_data[49] => inDataBuffer[49].DATAIN
i_data[50] => inDataBuffer[50].DATAIN
i_data[51] => inDataBuffer[51].DATAIN
i_data[52] => inDataBuffer[52].DATAIN
i_data[53] => inDataBuffer[53].DATAIN
i_data[54] => inDataBuffer[54].DATAIN
i_data[55] => inDataBuffer[55].DATAIN
i_data[56] => inDataBuffer[56].DATAIN
i_data[57] => inDataBuffer[57].DATAIN
i_data[58] => inDataBuffer[58].DATAIN
i_data[59] => inDataBuffer[59].DATAIN
i_data[60] => inDataBuffer[60].DATAIN
i_data[61] => inDataBuffer[61].DATAIN
i_data[62] => inDataBuffer[62].DATAIN
i_data[63] => inDataBuffer[63].DATAIN
i_data[64] => inDataBuffer[64].DATAIN
i_data[65] => inDataBuffer[65].DATAIN
i_data[66] => inDataBuffer[66].DATAIN
i_data[67] => inDataBuffer[67].DATAIN
i_data[68] => inDataBuffer[68].DATAIN
i_data[69] => inDataBuffer[69].DATAIN
i_data[70] => inDataBuffer[70].DATAIN
i_data[71] => inDataBuffer[71].DATAIN
i_data[72] => inDataBuffer[72].DATAIN
i_data[73] => inDataBuffer[73].DATAIN
i_data[74] => inDataBuffer[74].DATAIN
i_data[75] => inDataBuffer[75].DATAIN
i_data[76] => inDataBuffer[76].DATAIN
i_data[77] => inDataBuffer[77].DATAIN
i_data[78] => inDataBuffer[78].DATAIN
i_data[79] => inDataBuffer[79].DATAIN
i_data[80] => inDataBuffer[80].DATAIN
i_data[81] => inDataBuffer[81].DATAIN
i_data[82] => inDataBuffer[82].DATAIN
i_data[83] => inDataBuffer[83].DATAIN
i_data[84] => inDataBuffer[84].DATAIN
i_data[85] => inDataBuffer[85].DATAIN
i_data[86] => inDataBuffer[86].DATAIN
i_data[87] => inDataBuffer[87].DATAIN
i_data[88] => inDataBuffer[88].DATAIN
i_data[89] => inDataBuffer[89].DATAIN
i_data[90] => inDataBuffer[90].DATAIN
i_data[91] => inDataBuffer[91].DATAIN
i_data[92] => inDataBuffer[92].DATAIN
i_data[93] => inDataBuffer[93].DATAIN
i_data[94] => inDataBuffer[94].DATAIN
i_data[95] => inDataBuffer[95].DATAIN
i_data[96] => inDataBuffer[96].DATAIN
i_data[97] => inDataBuffer[97].DATAIN
i_data[98] => inDataBuffer[98].DATAIN
i_data[99] => inDataBuffer[99].DATAIN
i_data[100] => inDataBuffer[100].DATAIN
i_data[101] => inDataBuffer[101].DATAIN
i_data[102] => inDataBuffer[102].DATAIN
i_data[103] => inDataBuffer[103].DATAIN
i_data[104] => inDataBuffer[104].DATAIN
i_data[105] => inDataBuffer[105].DATAIN
i_data[106] => inDataBuffer[106].DATAIN
i_data[107] => inDataBuffer[107].DATAIN
i_data[108] => inDataBuffer[108].DATAIN
i_data[109] => inDataBuffer[109].DATAIN
i_data[110] => inDataBuffer[110].DATAIN
i_data[111] => inDataBuffer[111].DATAIN
i_data[112] => inDataBuffer[112].DATAIN
i_data[113] => inDataBuffer[113].DATAIN
i_data[114] => inDataBuffer[114].DATAIN
i_data[115] => inDataBuffer[115].DATAIN
i_data[116] => inDataBuffer[116].DATAIN
i_data[117] => inDataBuffer[117].DATAIN
i_data[118] => inDataBuffer[118].DATAIN
i_data[119] => inDataBuffer[119].DATAIN
i_data[120] => inDataBuffer[120].DATAIN
i_data[121] => inDataBuffer[121].DATAIN
i_data[122] => inDataBuffer[122].DATAIN
i_data[123] => inDataBuffer[123].DATAIN
i_data[124] => inDataBuffer[124].DATAIN
i_data[125] => inDataBuffer[125].DATAIN
i_data[126] => inDataBuffer[126].DATAIN
i_data[127] => inDataBuffer[127].DATAIN
i_data[128] => inDataBuffer[128].DATAIN
i_data[129] => inDataBuffer[129].DATAIN
i_data[130] => inDataBuffer[130].DATAIN
i_data[131] => inDataBuffer[131].DATAIN
i_data[132] => inDataBuffer[132].DATAIN
i_data[133] => inDataBuffer[133].DATAIN
i_data[134] => inDataBuffer[134].DATAIN
i_data[135] => inDataBuffer[135].DATAIN
i_data[136] => inDataBuffer[136].DATAIN
i_data[137] => inDataBuffer[137].DATAIN
i_data[138] => inDataBuffer[138].DATAIN
i_data[139] => inDataBuffer[139].DATAIN
i_data[140] => inDataBuffer[140].DATAIN
i_data[141] => inDataBuffer[141].DATAIN
i_data[142] => inDataBuffer[142].DATAIN
i_data[143] => inDataBuffer[143].DATAIN
i_data[144] => inDataBuffer[144].DATAIN
i_data[145] => inDataBuffer[145].DATAIN
i_data[146] => inDataBuffer[146].DATAIN
i_data[147] => inDataBuffer[147].DATAIN
i_data[148] => inDataBuffer[148].DATAIN
i_data[149] => inDataBuffer[149].DATAIN
i_data[150] => inDataBuffer[150].DATAIN
i_data[151] => inDataBuffer[151].DATAIN
i_data[152] => inDataBuffer[152].DATAIN
i_data[153] => inDataBuffer[153].DATAIN
i_data[154] => inDataBuffer[154].DATAIN
i_data[155] => inDataBuffer[155].DATAIN
i_data[156] => inDataBuffer[156].DATAIN
i_data[157] => inDataBuffer[157].DATAIN
i_data[158] => inDataBuffer[158].DATAIN
i_data[159] => inDataBuffer[159].DATAIN
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxValue.OUTPUTSELECT
i_valid => maxIndex.OUTPUTSELECT
i_valid => maxIndex.OUTPUTSELECT
i_valid => maxIndex.OUTPUTSELECT
i_valid => maxIndex.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => counter.OUTPUTSELECT
i_valid => o_data_valid.OUTPUTSELECT
i_valid => o_data[0]~reg0.ENA
i_valid => o_data[1]~reg0.ENA
i_valid => o_data[2]~reg0.ENA
i_valid => o_data[3]~reg0.ENA
i_valid => inDataBuffer[0].ENA
i_valid => inDataBuffer[1].ENA
i_valid => inDataBuffer[2].ENA
i_valid => inDataBuffer[3].ENA
i_valid => inDataBuffer[4].ENA
i_valid => inDataBuffer[5].ENA
i_valid => inDataBuffer[6].ENA
i_valid => inDataBuffer[7].ENA
i_valid => inDataBuffer[8].ENA
i_valid => inDataBuffer[9].ENA
i_valid => inDataBuffer[10].ENA
i_valid => inDataBuffer[11].ENA
i_valid => inDataBuffer[12].ENA
i_valid => inDataBuffer[13].ENA
i_valid => inDataBuffer[14].ENA
i_valid => inDataBuffer[15].ENA
i_valid => inDataBuffer[16].ENA
i_valid => inDataBuffer[17].ENA
i_valid => inDataBuffer[18].ENA
i_valid => inDataBuffer[19].ENA
i_valid => inDataBuffer[20].ENA
i_valid => inDataBuffer[21].ENA
i_valid => inDataBuffer[22].ENA
i_valid => inDataBuffer[23].ENA
i_valid => inDataBuffer[24].ENA
i_valid => inDataBuffer[25].ENA
i_valid => inDataBuffer[26].ENA
i_valid => inDataBuffer[27].ENA
i_valid => inDataBuffer[28].ENA
i_valid => inDataBuffer[29].ENA
i_valid => inDataBuffer[30].ENA
i_valid => inDataBuffer[31].ENA
i_valid => inDataBuffer[32].ENA
i_valid => inDataBuffer[33].ENA
i_valid => inDataBuffer[34].ENA
i_valid => inDataBuffer[35].ENA
i_valid => inDataBuffer[36].ENA
i_valid => inDataBuffer[37].ENA
i_valid => inDataBuffer[38].ENA
i_valid => inDataBuffer[39].ENA
i_valid => inDataBuffer[40].ENA
i_valid => inDataBuffer[41].ENA
i_valid => inDataBuffer[42].ENA
i_valid => inDataBuffer[43].ENA
i_valid => inDataBuffer[44].ENA
i_valid => inDataBuffer[45].ENA
i_valid => inDataBuffer[46].ENA
i_valid => inDataBuffer[47].ENA
i_valid => inDataBuffer[48].ENA
i_valid => inDataBuffer[49].ENA
i_valid => inDataBuffer[50].ENA
i_valid => inDataBuffer[51].ENA
i_valid => inDataBuffer[52].ENA
i_valid => inDataBuffer[53].ENA
i_valid => inDataBuffer[54].ENA
i_valid => inDataBuffer[55].ENA
i_valid => inDataBuffer[56].ENA
i_valid => inDataBuffer[57].ENA
i_valid => inDataBuffer[58].ENA
i_valid => inDataBuffer[59].ENA
i_valid => inDataBuffer[60].ENA
i_valid => inDataBuffer[61].ENA
i_valid => inDataBuffer[62].ENA
i_valid => inDataBuffer[63].ENA
i_valid => inDataBuffer[64].ENA
i_valid => inDataBuffer[65].ENA
i_valid => inDataBuffer[66].ENA
i_valid => inDataBuffer[67].ENA
i_valid => inDataBuffer[68].ENA
i_valid => inDataBuffer[69].ENA
i_valid => inDataBuffer[70].ENA
i_valid => inDataBuffer[71].ENA
i_valid => inDataBuffer[72].ENA
i_valid => inDataBuffer[73].ENA
i_valid => inDataBuffer[74].ENA
i_valid => inDataBuffer[75].ENA
i_valid => inDataBuffer[76].ENA
i_valid => inDataBuffer[77].ENA
i_valid => inDataBuffer[78].ENA
i_valid => inDataBuffer[79].ENA
i_valid => inDataBuffer[80].ENA
i_valid => inDataBuffer[81].ENA
i_valid => inDataBuffer[82].ENA
i_valid => inDataBuffer[83].ENA
i_valid => inDataBuffer[84].ENA
i_valid => inDataBuffer[85].ENA
i_valid => inDataBuffer[86].ENA
i_valid => inDataBuffer[87].ENA
i_valid => inDataBuffer[88].ENA
i_valid => inDataBuffer[89].ENA
i_valid => inDataBuffer[90].ENA
i_valid => inDataBuffer[91].ENA
i_valid => inDataBuffer[92].ENA
i_valid => inDataBuffer[93].ENA
i_valid => inDataBuffer[94].ENA
i_valid => inDataBuffer[95].ENA
i_valid => inDataBuffer[96].ENA
i_valid => inDataBuffer[97].ENA
i_valid => inDataBuffer[98].ENA
i_valid => inDataBuffer[99].ENA
i_valid => inDataBuffer[100].ENA
i_valid => inDataBuffer[101].ENA
i_valid => inDataBuffer[102].ENA
i_valid => inDataBuffer[103].ENA
i_valid => inDataBuffer[104].ENA
i_valid => inDataBuffer[105].ENA
i_valid => inDataBuffer[106].ENA
i_valid => inDataBuffer[107].ENA
i_valid => inDataBuffer[108].ENA
i_valid => inDataBuffer[109].ENA
i_valid => inDataBuffer[110].ENA
i_valid => inDataBuffer[111].ENA
i_valid => inDataBuffer[112].ENA
i_valid => inDataBuffer[113].ENA
i_valid => inDataBuffer[114].ENA
i_valid => inDataBuffer[115].ENA
i_valid => inDataBuffer[116].ENA
i_valid => inDataBuffer[117].ENA
i_valid => inDataBuffer[118].ENA
i_valid => inDataBuffer[119].ENA
i_valid => inDataBuffer[120].ENA
i_valid => inDataBuffer[121].ENA
i_valid => inDataBuffer[122].ENA
i_valid => inDataBuffer[123].ENA
i_valid => inDataBuffer[124].ENA
i_valid => inDataBuffer[125].ENA
i_valid => inDataBuffer[126].ENA
i_valid => inDataBuffer[127].ENA
i_valid => inDataBuffer[128].ENA
i_valid => inDataBuffer[129].ENA
i_valid => inDataBuffer[130].ENA
i_valid => inDataBuffer[131].ENA
i_valid => inDataBuffer[132].ENA
i_valid => inDataBuffer[133].ENA
i_valid => inDataBuffer[134].ENA
i_valid => inDataBuffer[135].ENA
i_valid => inDataBuffer[136].ENA
i_valid => inDataBuffer[137].ENA
i_valid => inDataBuffer[138].ENA
i_valid => inDataBuffer[139].ENA
i_valid => inDataBuffer[140].ENA
i_valid => inDataBuffer[141].ENA
i_valid => inDataBuffer[142].ENA
i_valid => inDataBuffer[143].ENA
i_valid => inDataBuffer[144].ENA
i_valid => inDataBuffer[145].ENA
i_valid => inDataBuffer[146].ENA
i_valid => inDataBuffer[147].ENA
i_valid => inDataBuffer[148].ENA
i_valid => inDataBuffer[149].ENA
i_valid => inDataBuffer[150].ENA
i_valid => inDataBuffer[151].ENA
i_valid => inDataBuffer[152].ENA
i_valid => inDataBuffer[153].ENA
i_valid => inDataBuffer[154].ENA
i_valid => inDataBuffer[155].ENA
i_valid => inDataBuffer[156].ENA
i_valid => inDataBuffer[157].ENA
i_valid => inDataBuffer[158].ENA
i_valid => inDataBuffer[159].ENA
o_data[0] <= o_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_valid <= o_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


