$date
	Mon Dec 13 22:05:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " en $end
$var reg 3 # in [2:0] $end
$scope module T1 $end
$var wire 1 " en $end
$var wire 3 $ in [2:0] $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
b0 #
0"
b1 !
$end
#2
b10 !
b10 %
b1 #
b1 $
1"
#4
b100 !
b100 %
b10 #
b10 $
#6
