

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 02:40:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      251|      251|        12|          3|          3|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 15 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 16 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 17 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln43_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43_2"   --->   Operation 19 'read' 'zext_ln43_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln42_6_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln42_6"   --->   Operation 20 'read' 'select_ln42_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln53_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln53"   --->   Operation 21 'read' 'add_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_1_load"   --->   Operation 22 'read' 'output_fm_buffer_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43_2_cast = zext i8 %zext_ln43_2_read"   --->   Operation 23 'zext' 'zext_ln43_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_1_load_read, i32 %empty"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/conv1.cpp:45]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/conv1.cpp:45]   --->   Operation 30 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln45_7 = add i7 %indvar_flatten_load, i7 1" [src/conv1.cpp:45]   --->   Operation 31 'add' 'add_ln45_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc53, void %for.inc56.exitStub" [src/conv1.cpp:45]   --->   Operation 32 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kc_load = load i4 %kc" [src/conv1.cpp:46]   --->   Operation 33 'load' 'kc_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kr_load = load i4 %kr" [src/conv1.cpp:45]   --->   Operation 34 'load' 'kr_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln45 = add i4 %kr_load, i4 1" [src/conv1.cpp:45]   --->   Operation 35 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln46 = icmp_eq  i4 %kc_load, i4 9" [src/conv1.cpp:46]   --->   Operation 36 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i4 0, i4 %kc_load" [src/conv1.cpp:45]   --->   Operation 37 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i4 %add_ln45, i4 %kr_load" [src/conv1.cpp:45]   --->   Operation 38 'select' 'select_ln45_2' <Predicate = (!icmp_ln45)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i4 %select_ln45_2" [src/conv1.cpp:45]   --->   Operation 39 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.69ns) (grouped into DSP with root node add_ln53_10)   --->   "%add_ln45_6 = add i5 %zext_ln45_4, i5 %select_ln42_6_read" [src/conv1.cpp:45]   --->   Operation 40 'add' 'add_ln45_6' <Predicate = (!icmp_ln45)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node add_ln53_10)   --->   "%zext_ln46 = zext i5 %add_ln45_6" [src/conv1.cpp:46]   --->   Operation 41 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln46 = mul i13 %zext_ln46, i13 263" [src/conv1.cpp:46]   --->   Operation 42 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln46 = add i4 %select_ln45, i4 1" [src/conv1.cpp:46]   --->   Operation 43 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln46 = store i7 %add_ln45_7, i7 %indvar_flatten" [src/conv1.cpp:46]   --->   Operation 44 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln46 = store i4 %select_ln45_2, i4 %kr" [src/conv1.cpp:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln46 = store i4 %add_ln46, i4 %kc" [src/conv1.cpp:46]   --->   Operation 46 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln46 = mul i13 %zext_ln46, i13 263" [src/conv1.cpp:46]   --->   Operation 47 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_10)   --->   "%mul_ln46 = mul i13 %zext_ln46, i13 263" [src/conv1.cpp:46]   --->   Operation 48 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i4 %select_ln45" [src/conv1.cpp:46]   --->   Operation 49 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.76ns)   --->   "%add_ln51 = add i9 %zext_ln46_2, i9 %zext_ln43_2_cast" [src/conv1.cpp:51]   --->   Operation 50 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln53_13 = zext i9 %add_ln51" [src/conv1.cpp:53]   --->   Operation 51 'zext' 'zext_ln53_13' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_10 = add i13 %mul_ln46, i13 %zext_ln53_13" [src/conv1.cpp:53]   --->   Operation 52 'add' 'add_ln53_10' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.96>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %select_ln45_2" [src/conv1.cpp:53]   --->   Operation 53 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln53_7 = add i8 %add_ln53_read, i8 %zext_ln53" [src/conv1.cpp:53]   --->   Operation 54 'add' 'add_ln53_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i8 %add_ln53_7" [src/conv1.cpp:53]   --->   Operation 55 'zext' 'zext_ln53_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i8 %add_ln53_7" [src/conv1.cpp:53]   --->   Operation 56 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln53, i3 0" [src/conv1.cpp:53]   --->   Operation 57 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_8 = add i10 %p_shl7, i10 %zext_ln53_10" [src/conv1.cpp:53]   --->   Operation 58 'add' 'add_ln53_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i4 %select_ln45" [src/conv1.cpp:53]   --->   Operation 59 'zext' 'zext_ln53_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln53_9 = add i10 %add_ln53_8, i10 %zext_ln53_11" [src/conv1.cpp:53]   --->   Operation 60 'add' 'add_ln53_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln53_12 = zext i10 %add_ln53_9" [src/conv1.cpp:53]   --->   Operation 61 'zext' 'zext_ln53_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%weight_buffer_2_0_addr = getelementptr i32 %weight_buffer_2_0, i64 0, i64 %zext_ln53_12" [src/conv1.cpp:53]   --->   Operation 62 'getelementptr' 'weight_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_10 = add i13 %mul_ln46, i13 %zext_ln53_13" [src/conv1.cpp:53]   --->   Operation 63 'add' 'add_ln53_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln53_14 = zext i13 %add_ln53_10" [src/conv1.cpp:53]   --->   Operation 64 'zext' 'zext_ln53_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln53_14" [src/conv1.cpp:53]   --->   Operation 65 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%weight_buffer_2_0_load = load i10 %weight_buffer_2_0_addr" [src/conv1.cpp:53]   --->   Operation 66 'load' 'weight_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i13 %input_fm_buffer_2_0_addr" [src/conv1.cpp:53]   --->   Operation 67 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 68 [1/2] (1.23ns)   --->   "%weight_buffer_2_0_load = load i10 %weight_buffer_2_0_addr" [src/conv1.cpp:53]   --->   Operation 68 'load' 'weight_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_5 : Operation 69 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i13 %input_fm_buffer_2_0_addr" [src/conv1.cpp:53]   --->   Operation 69 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 70 '%mul = fmul i32 %weight_buffer_2_0_load, i32 %input_fm_buffer_2_0_load'
ST_6 : Operation 70 [3/3] (6.54ns)   --->   "%mul = fmul i32 %weight_buffer_2_0_load, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:53]   --->   Operation 70 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 71 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_2_0_load, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:53]   --->   Operation 71 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 72 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_2_0_load, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:53]   --->   Operation 72 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/conv1.cpp:53]   --->   Operation 73 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.77ns)   --->   Input mux for Operation 74 '%add = fadd i32 %p_load, i32 %mul'
ST_9 : Operation 74 [4/4] (5.66ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty"   --->   Operation 84 'load' 'p_load21' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load21"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 75 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 76 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:48]   --->   Operation 79 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:46]   --->   Operation 80 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:53]   --->   Operation 81 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %add, i32 %empty" [src/conv1.cpp:46]   --->   Operation 82 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [src/conv1.cpp:46]   --->   Operation 83 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_fm_buffer_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln42_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln43_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                        (alloca           ) [ 0111111111111]
kc                           (alloca           ) [ 0100000000000]
kr                           (alloca           ) [ 0100000000000]
indvar_flatten               (alloca           ) [ 0100000000000]
zext_ln43_2_read             (read             ) [ 0000000000000]
select_ln42_6_read           (read             ) [ 0000000000000]
add_ln53_read                (read             ) [ 0111100000000]
output_fm_buffer_1_load_read (read             ) [ 0000000000000]
zext_ln43_2_cast             (zext             ) [ 0011000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
store_ln0                    (store            ) [ 0000000000000]
br_ln0                       (br               ) [ 0000000000000]
indvar_flatten_load          (load             ) [ 0000000000000]
icmp_ln45                    (icmp             ) [ 0111111111000]
add_ln45_7                   (add              ) [ 0000000000000]
br_ln45                      (br               ) [ 0000000000000]
kc_load                      (load             ) [ 0000000000000]
kr_load                      (load             ) [ 0000000000000]
add_ln45                     (add              ) [ 0000000000000]
icmp_ln46                    (icmp             ) [ 0000000000000]
select_ln45                  (select           ) [ 0111100000000]
select_ln45_2                (select           ) [ 0111100000000]
zext_ln45_4                  (zext             ) [ 0000000000000]
add_ln45_6                   (add              ) [ 0000000000000]
zext_ln46                    (zext             ) [ 0011000000000]
add_ln46                     (add              ) [ 0000000000000]
store_ln46                   (store            ) [ 0000000000000]
store_ln46                   (store            ) [ 0000000000000]
store_ln46                   (store            ) [ 0000000000000]
mul_ln46                     (mul              ) [ 0100100000000]
zext_ln46_2                  (zext             ) [ 0000000000000]
add_ln51                     (add              ) [ 0000000000000]
zext_ln53_13                 (zext             ) [ 0100100000000]
zext_ln53                    (zext             ) [ 0000000000000]
add_ln53_7                   (add              ) [ 0000000000000]
zext_ln53_10                 (zext             ) [ 0000000000000]
trunc_ln53                   (trunc            ) [ 0000000000000]
p_shl7                       (bitconcatenate   ) [ 0000000000000]
add_ln53_8                   (add              ) [ 0000000000000]
zext_ln53_11                 (zext             ) [ 0000000000000]
add_ln53_9                   (add              ) [ 0000000000000]
zext_ln53_12                 (zext             ) [ 0000000000000]
weight_buffer_2_0_addr       (getelementptr    ) [ 0010010000000]
add_ln53_10                  (add              ) [ 0000000000000]
zext_ln53_14                 (zext             ) [ 0000000000000]
input_fm_buffer_2_0_addr     (getelementptr    ) [ 0010010000000]
weight_buffer_2_0_load       (load             ) [ 0111001110000]
input_fm_buffer_2_0_load     (load             ) [ 0111001110000]
mul                          (fmul             ) [ 0111000001111]
p_load                       (load             ) [ 0111000000111]
specloopname_ln0             (specloopname     ) [ 0000000000000]
speclooptripcount_ln0        (speclooptripcount) [ 0000000000000]
specpipeline_ln48            (specpipeline     ) [ 0000000000000]
specloopname_ln46            (specloopname     ) [ 0000000000000]
add                          (fadd             ) [ 0000000000000]
store_ln46                   (store            ) [ 0000000000000]
br_ln46                      (br               ) [ 0000000000000]
p_load21                     (load             ) [ 0000000000000]
write_ln0                    (write            ) [ 0000000000000]
ret_ln0                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_fm_buffer_1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln53">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln53"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln42_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln43_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_buffer_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="empty_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="kc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kr_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln43_2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln43_2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="select_ln42_6_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln42_6_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln53_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln53_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_fm_buffer_1_load_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_fm_buffer_1_load_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="weight_buffer_2_0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_2_0_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="13" slack="0"/>
<pin id="120" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_2_0_load/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_2_0_load/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln43_2_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln45_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln45_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kc_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="kr_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln45_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln46_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln45_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln45_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln45_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln46_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln46_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln46_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln46_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln46_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="2"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln51_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="2"/>
<pin id="247" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln53_13_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_13/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln53_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="3"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln53_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_7/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln53_10_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_10/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln53_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln53_8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_8/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln53_11_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="3"/>
<pin id="285" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_11/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln53_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_9/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln53_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_12/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln53_14_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_14/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="8"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln46_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="11"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_load21_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="8"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load21/9 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="9" slack="0"/>
<pin id="318" dir="0" index="3" bw="9" slack="0"/>
<pin id="319" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln45_6/1 zext_ln46/1 mul_ln46/1 add_ln53_10/3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="empty_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="333" class="1005" name="kc_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="340" class="1005" name="kr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="354" class="1005" name="add_ln53_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="3"/>
<pin id="356" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln53_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln43_2_cast_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="2"/>
<pin id="361" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln43_2_cast "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln45_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="368" class="1005" name="select_ln45_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="2"/>
<pin id="370" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="374" class="1005" name="select_ln45_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="3"/>
<pin id="376" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln45_2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln53_13_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="1"/>
<pin id="381" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53_13 "/>
</bind>
</comp>

<comp id="384" class="1005" name="weight_buffer_2_0_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="input_fm_buffer_2_0_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="1"/>
<pin id="391" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="weight_buffer_2_0_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_2_0_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="input_fm_buffer_2_0_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="mul_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="109" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="116" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="146"><net_src comp="78" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="96" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="182" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="194" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="188" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="185" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="200" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="176" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="208" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="220" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="256" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="261" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="309"><net_src comp="135" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="320"><net_src comp="216" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="84" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="249" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="324"><net_src comp="314" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="328"><net_src comp="62" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="336"><net_src comp="66" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="343"><net_src comp="70" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="350"><net_src comp="74" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="357"><net_src comp="90" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="362"><net_src comp="143" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="367"><net_src comp="170" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="200" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="377"><net_src comp="208" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="382"><net_src comp="249" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="387"><net_src comp="109" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="392"><net_src comp="116" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="397"><net_src comp="123" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="402"><net_src comp="129" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="407"><net_src comp="139" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="412"><net_src comp="301" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {9 }
 - Input state : 
	Port: conv1_Pipeline_KR_KC : output_fm_buffer_1_load | {1 }
	Port: conv1_Pipeline_KR_KC : add_ln53 | {1 }
	Port: conv1_Pipeline_KR_KC : select_ln42_6 | {1 }
	Port: conv1_Pipeline_KR_KC : zext_ln43_2 | {1 }
	Port: conv1_Pipeline_KR_KC : weight_buffer_2_0 | {4 5 }
	Port: conv1_Pipeline_KR_KC : input_fm_buffer_2_0 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln45 : 2
		add_ln45_7 : 2
		br_ln45 : 3
		kc_load : 1
		kr_load : 1
		add_ln45 : 2
		icmp_ln46 : 2
		select_ln45 : 3
		select_ln45_2 : 3
		zext_ln45_4 : 4
		add_ln45_6 : 5
		zext_ln46 : 6
		mul_ln46 : 7
		add_ln46 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln46 : 5
	State 2
	State 3
		add_ln51 : 1
		zext_ln53_13 : 2
		add_ln53_10 : 3
	State 4
		add_ln53_7 : 1
		zext_ln53_10 : 2
		trunc_ln53 : 2
		p_shl7 : 3
		add_ln53_8 : 4
		add_ln53_9 : 5
		zext_ln53_12 : 6
		weight_buffer_2_0_addr : 7
		zext_ln53_14 : 1
		input_fm_buffer_2_0_addr : 2
		weight_buffer_2_0_load : 8
		input_fm_buffer_2_0_load : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		add : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_135               |    2    |   227   |   214   |
|----------|-----------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_139               |    3    |   128   |   135   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            add_ln45_7_fu_176            |    0    |    0    |    14   |
|          |             add_ln45_fu_188             |    0    |    0    |    12   |
|          |             add_ln46_fu_220             |    0    |    0    |    12   |
|    add   |             add_ln51_fu_244             |    0    |    0    |    15   |
|          |            add_ln53_7_fu_256            |    0    |    0    |    15   |
|          |            add_ln53_8_fu_277            |    0    |    0    |    18   |
|          |            add_ln53_9_fu_286            |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln45_fu_170            |    0    |    0    |    14   |
|          |             icmp_ln46_fu_194            |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln45_fu_200           |    0    |    0    |    4    |
|          |           select_ln45_2_fu_208          |    0    |    0    |    4    |
|----------|-----------------------------------------|---------|---------|---------|
| addmuladd|                grp_fu_314               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |       zext_ln43_2_read_read_fu_78       |    0    |    0    |    0    |
|   read   |      select_ln42_6_read_read_fu_84      |    0    |    0    |    0    |
|          |         add_ln53_read_read_fu_90        |    0    |    0    |    0    |
|          | output_fm_buffer_1_load_read_read_fu_96 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_102         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         zext_ln43_2_cast_fu_143         |    0    |    0    |    0    |
|          |            zext_ln45_4_fu_216           |    0    |    0    |    0    |
|          |            zext_ln46_2_fu_241           |    0    |    0    |    0    |
|          |           zext_ln53_13_fu_249           |    0    |    0    |    0    |
|   zext   |             zext_ln53_fu_253            |    0    |    0    |    0    |
|          |           zext_ln53_10_fu_261           |    0    |    0    |    0    |
|          |           zext_ln53_11_fu_283           |    0    |    0    |    0    |
|          |           zext_ln53_12_fu_292           |    0    |    0    |    0    |
|          |           zext_ln53_14_fu_297           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln53_fu_265            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              p_shl7_fu_269              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    6    |   355   |   487   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln53_read_reg_354     |    8   |
|          empty_reg_325         |   32   |
|        icmp_ln45_reg_364       |    1   |
|     indvar_flatten_reg_347     |    7   |
|input_fm_buffer_2_0_addr_reg_389|   13   |
|input_fm_buffer_2_0_load_reg_399|   32   |
|           kc_reg_333           |    4   |
|           kr_reg_340           |    4   |
|           mul_reg_404          |   32   |
|         p_load_reg_409         |   32   |
|      select_ln45_2_reg_374     |    4   |
|       select_ln45_reg_368      |    4   |
| weight_buffer_2_0_addr_reg_384 |   10   |
| weight_buffer_2_0_load_reg_394 |   32   |
|    zext_ln43_2_cast_reg_359    |    9   |
|      zext_ln53_13_reg_379      |   13   |
+--------------------------------+--------+
|              Total             |   237  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_135    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_314    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   487  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   592  |   523  |
+-----------+--------+--------+--------+--------+
