
hydro-stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ee8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08006080  08006080  00007080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006118  08006118  00008084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006118  08006118  00007118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006120  08006120  00008084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006120  08006120  00007120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006124  08006124  00007124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08006128  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000084  080061ac  00008084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  080061ac  0000836c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec6f  00000000  00000000  000080b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b09  00000000  00000000  00016d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00019830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b31  00000000  00000000  0001a6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017359  00000000  00000000  0001b1f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013115  00000000  00000000  0003254a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008adbc  00000000  00000000  0004565f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d041b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f74  00000000  00000000  000d0460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d43d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000084 	.word	0x20000084
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006068 	.word	0x08006068

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000088 	.word	0x20000088
 80001d4:	08006068 	.word	0x08006068

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b988 	b.w	8000d3c <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	468e      	mov	lr, r1
 8000a4c:	4604      	mov	r4, r0
 8000a4e:	4688      	mov	r8, r1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d14a      	bne.n	8000aea <__udivmoddi4+0xa6>
 8000a54:	428a      	cmp	r2, r1
 8000a56:	4617      	mov	r7, r2
 8000a58:	d962      	bls.n	8000b20 <__udivmoddi4+0xdc>
 8000a5a:	fab2 f682 	clz	r6, r2
 8000a5e:	b14e      	cbz	r6, 8000a74 <__udivmoddi4+0x30>
 8000a60:	f1c6 0320 	rsb	r3, r6, #32
 8000a64:	fa01 f806 	lsl.w	r8, r1, r6
 8000a68:	fa20 f303 	lsr.w	r3, r0, r3
 8000a6c:	40b7      	lsls	r7, r6
 8000a6e:	ea43 0808 	orr.w	r8, r3, r8
 8000a72:	40b4      	lsls	r4, r6
 8000a74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a78:	fa1f fc87 	uxth.w	ip, r7
 8000a7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a80:	0c23      	lsrs	r3, r4, #16
 8000a82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d909      	bls.n	8000aa6 <__udivmoddi4+0x62>
 8000a92:	18fb      	adds	r3, r7, r3
 8000a94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a98:	f080 80ea 	bcs.w	8000c70 <__udivmoddi4+0x22c>
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	f240 80e7 	bls.w	8000c70 <__udivmoddi4+0x22c>
 8000aa2:	3902      	subs	r1, #2
 8000aa4:	443b      	add	r3, r7
 8000aa6:	1a9a      	subs	r2, r3, r2
 8000aa8:	b2a3      	uxth	r3, r4
 8000aaa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ab2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ab6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aba:	459c      	cmp	ip, r3
 8000abc:	d909      	bls.n	8000ad2 <__udivmoddi4+0x8e>
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ac4:	f080 80d6 	bcs.w	8000c74 <__udivmoddi4+0x230>
 8000ac8:	459c      	cmp	ip, r3
 8000aca:	f240 80d3 	bls.w	8000c74 <__udivmoddi4+0x230>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad6:	eba3 030c 	sub.w	r3, r3, ip
 8000ada:	2100      	movs	r1, #0
 8000adc:	b11d      	cbz	r5, 8000ae6 <__udivmoddi4+0xa2>
 8000ade:	40f3      	lsrs	r3, r6
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d905      	bls.n	8000afa <__udivmoddi4+0xb6>
 8000aee:	b10d      	cbz	r5, 8000af4 <__udivmoddi4+0xb0>
 8000af0:	e9c5 0100 	strd	r0, r1, [r5]
 8000af4:	2100      	movs	r1, #0
 8000af6:	4608      	mov	r0, r1
 8000af8:	e7f5      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000afa:	fab3 f183 	clz	r1, r3
 8000afe:	2900      	cmp	r1, #0
 8000b00:	d146      	bne.n	8000b90 <__udivmoddi4+0x14c>
 8000b02:	4573      	cmp	r3, lr
 8000b04:	d302      	bcc.n	8000b0c <__udivmoddi4+0xc8>
 8000b06:	4282      	cmp	r2, r0
 8000b08:	f200 8105 	bhi.w	8000d16 <__udivmoddi4+0x2d2>
 8000b0c:	1a84      	subs	r4, r0, r2
 8000b0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b12:	2001      	movs	r0, #1
 8000b14:	4690      	mov	r8, r2
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d0e5      	beq.n	8000ae6 <__udivmoddi4+0xa2>
 8000b1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b1e:	e7e2      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f000 8090 	beq.w	8000c46 <__udivmoddi4+0x202>
 8000b26:	fab2 f682 	clz	r6, r2
 8000b2a:	2e00      	cmp	r6, #0
 8000b2c:	f040 80a4 	bne.w	8000c78 <__udivmoddi4+0x234>
 8000b30:	1a8a      	subs	r2, r1, r2
 8000b32:	0c03      	lsrs	r3, r0, #16
 8000b34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b38:	b280      	uxth	r0, r0
 8000b3a:	b2bc      	uxth	r4, r7
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d907      	bls.n	8000b62 <__udivmoddi4+0x11e>
 8000b52:	18fb      	adds	r3, r7, r3
 8000b54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b58:	d202      	bcs.n	8000b60 <__udivmoddi4+0x11c>
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	f200 80e0 	bhi.w	8000d20 <__udivmoddi4+0x2dc>
 8000b60:	46c4      	mov	ip, r8
 8000b62:	1a9b      	subs	r3, r3, r2
 8000b64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b70:	fb02 f404 	mul.w	r4, r2, r4
 8000b74:	429c      	cmp	r4, r3
 8000b76:	d907      	bls.n	8000b88 <__udivmoddi4+0x144>
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b7e:	d202      	bcs.n	8000b86 <__udivmoddi4+0x142>
 8000b80:	429c      	cmp	r4, r3
 8000b82:	f200 80ca 	bhi.w	8000d1a <__udivmoddi4+0x2d6>
 8000b86:	4602      	mov	r2, r0
 8000b88:	1b1b      	subs	r3, r3, r4
 8000b8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b8e:	e7a5      	b.n	8000adc <__udivmoddi4+0x98>
 8000b90:	f1c1 0620 	rsb	r6, r1, #32
 8000b94:	408b      	lsls	r3, r1
 8000b96:	fa22 f706 	lsr.w	r7, r2, r6
 8000b9a:	431f      	orrs	r7, r3
 8000b9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ba0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ba4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ba8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bac:	4323      	orrs	r3, r4
 8000bae:	fa00 f801 	lsl.w	r8, r0, r1
 8000bb2:	fa1f fc87 	uxth.w	ip, r7
 8000bb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bba:	0c1c      	lsrs	r4, r3, #16
 8000bbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bc8:	45a6      	cmp	lr, r4
 8000bca:	fa02 f201 	lsl.w	r2, r2, r1
 8000bce:	d909      	bls.n	8000be4 <__udivmoddi4+0x1a0>
 8000bd0:	193c      	adds	r4, r7, r4
 8000bd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000bd6:	f080 809c 	bcs.w	8000d12 <__udivmoddi4+0x2ce>
 8000bda:	45a6      	cmp	lr, r4
 8000bdc:	f240 8099 	bls.w	8000d12 <__udivmoddi4+0x2ce>
 8000be0:	3802      	subs	r0, #2
 8000be2:	443c      	add	r4, r7
 8000be4:	eba4 040e 	sub.w	r4, r4, lr
 8000be8:	fa1f fe83 	uxth.w	lr, r3
 8000bec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000bf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bfc:	45a4      	cmp	ip, r4
 8000bfe:	d908      	bls.n	8000c12 <__udivmoddi4+0x1ce>
 8000c00:	193c      	adds	r4, r7, r4
 8000c02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c06:	f080 8082 	bcs.w	8000d0e <__udivmoddi4+0x2ca>
 8000c0a:	45a4      	cmp	ip, r4
 8000c0c:	d97f      	bls.n	8000d0e <__udivmoddi4+0x2ca>
 8000c0e:	3b02      	subs	r3, #2
 8000c10:	443c      	add	r4, r7
 8000c12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c16:	eba4 040c 	sub.w	r4, r4, ip
 8000c1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c1e:	4564      	cmp	r4, ip
 8000c20:	4673      	mov	r3, lr
 8000c22:	46e1      	mov	r9, ip
 8000c24:	d362      	bcc.n	8000cec <__udivmoddi4+0x2a8>
 8000c26:	d05f      	beq.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c28:	b15d      	cbz	r5, 8000c42 <__udivmoddi4+0x1fe>
 8000c2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c32:	fa04 f606 	lsl.w	r6, r4, r6
 8000c36:	fa22 f301 	lsr.w	r3, r2, r1
 8000c3a:	431e      	orrs	r6, r3
 8000c3c:	40cc      	lsrs	r4, r1
 8000c3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c42:	2100      	movs	r1, #0
 8000c44:	e74f      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000c46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c4a:	0c01      	lsrs	r1, r0, #16
 8000c4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c50:	b280      	uxth	r0, r0
 8000c52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c56:	463b      	mov	r3, r7
 8000c58:	4638      	mov	r0, r7
 8000c5a:	463c      	mov	r4, r7
 8000c5c:	46b8      	mov	r8, r7
 8000c5e:	46be      	mov	lr, r7
 8000c60:	2620      	movs	r6, #32
 8000c62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c66:	eba2 0208 	sub.w	r2, r2, r8
 8000c6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c6e:	e766      	b.n	8000b3e <__udivmoddi4+0xfa>
 8000c70:	4601      	mov	r1, r0
 8000c72:	e718      	b.n	8000aa6 <__udivmoddi4+0x62>
 8000c74:	4610      	mov	r0, r2
 8000c76:	e72c      	b.n	8000ad2 <__udivmoddi4+0x8e>
 8000c78:	f1c6 0220 	rsb	r2, r6, #32
 8000c7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	40b1      	lsls	r1, r6
 8000c84:	fa20 f202 	lsr.w	r2, r0, r2
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c92:	b2bc      	uxth	r4, r7
 8000c94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c98:	0c11      	lsrs	r1, r2, #16
 8000c9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9e:	fb08 f904 	mul.w	r9, r8, r4
 8000ca2:	40b0      	lsls	r0, r6
 8000ca4:	4589      	cmp	r9, r1
 8000ca6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000caa:	b280      	uxth	r0, r0
 8000cac:	d93e      	bls.n	8000d2c <__udivmoddi4+0x2e8>
 8000cae:	1879      	adds	r1, r7, r1
 8000cb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cb4:	d201      	bcs.n	8000cba <__udivmoddi4+0x276>
 8000cb6:	4589      	cmp	r9, r1
 8000cb8:	d81f      	bhi.n	8000cfa <__udivmoddi4+0x2b6>
 8000cba:	eba1 0109 	sub.w	r1, r1, r9
 8000cbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cc2:	fb09 f804 	mul.w	r8, r9, r4
 8000cc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cca:	b292      	uxth	r2, r2
 8000ccc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cd0:	4542      	cmp	r2, r8
 8000cd2:	d229      	bcs.n	8000d28 <__udivmoddi4+0x2e4>
 8000cd4:	18ba      	adds	r2, r7, r2
 8000cd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000cda:	d2c4      	bcs.n	8000c66 <__udivmoddi4+0x222>
 8000cdc:	4542      	cmp	r2, r8
 8000cde:	d2c2      	bcs.n	8000c66 <__udivmoddi4+0x222>
 8000ce0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ce4:	443a      	add	r2, r7
 8000ce6:	e7be      	b.n	8000c66 <__udivmoddi4+0x222>
 8000ce8:	45f0      	cmp	r8, lr
 8000cea:	d29d      	bcs.n	8000c28 <__udivmoddi4+0x1e4>
 8000cec:	ebbe 0302 	subs.w	r3, lr, r2
 8000cf0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000cf4:	3801      	subs	r0, #1
 8000cf6:	46e1      	mov	r9, ip
 8000cf8:	e796      	b.n	8000c28 <__udivmoddi4+0x1e4>
 8000cfa:	eba7 0909 	sub.w	r9, r7, r9
 8000cfe:	4449      	add	r1, r9
 8000d00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d08:	fb09 f804 	mul.w	r8, r9, r4
 8000d0c:	e7db      	b.n	8000cc6 <__udivmoddi4+0x282>
 8000d0e:	4673      	mov	r3, lr
 8000d10:	e77f      	b.n	8000c12 <__udivmoddi4+0x1ce>
 8000d12:	4650      	mov	r0, sl
 8000d14:	e766      	b.n	8000be4 <__udivmoddi4+0x1a0>
 8000d16:	4608      	mov	r0, r1
 8000d18:	e6fd      	b.n	8000b16 <__udivmoddi4+0xd2>
 8000d1a:	443b      	add	r3, r7
 8000d1c:	3a02      	subs	r2, #2
 8000d1e:	e733      	b.n	8000b88 <__udivmoddi4+0x144>
 8000d20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d24:	443b      	add	r3, r7
 8000d26:	e71c      	b.n	8000b62 <__udivmoddi4+0x11e>
 8000d28:	4649      	mov	r1, r9
 8000d2a:	e79c      	b.n	8000c66 <__udivmoddi4+0x222>
 8000d2c:	eba1 0109 	sub.w	r1, r1, r9
 8000d30:	46c4      	mov	ip, r8
 8000d32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d36:	fb09 f804 	mul.w	r8, r9, r4
 8000d3a:	e7c4      	b.n	8000cc6 <__udivmoddi4+0x282>

08000d3c <__aeabi_idiv0>:
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <Port_From_ID>:

#include "actuator_manager.h"
#include "stm32f4xx_hal.h"

static GPIO_TypeDef* Port_From_ID(uint8_t id)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
    switch (id)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d00a      	beq.n	8000d66 <Port_From_ID+0x26>
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	dc0a      	bgt.n	8000d6a <Port_From_ID+0x2a>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d002      	beq.n	8000d5e <Port_From_ID+0x1e>
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d002      	beq.n	8000d62 <Port_From_ID+0x22>
 8000d5c:	e005      	b.n	8000d6a <Port_From_ID+0x2a>
    {
        case 0: return GPIOA;
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <Port_From_ID+0x38>)
 8000d60:	e004      	b.n	8000d6c <Port_From_ID+0x2c>
        case 1: return GPIOB;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <Port_From_ID+0x3c>)
 8000d64:	e002      	b.n	8000d6c <Port_From_ID+0x2c>
        case 2: return GPIOC;
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <Port_From_ID+0x40>)
 8000d68:	e000      	b.n	8000d6c <Port_From_ID+0x2c>
        default: return NULL;
 8000d6a:	2300      	movs	r3, #0
    }
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	40020000 	.word	0x40020000
 8000d7c:	40020400 	.word	0x40020400
 8000d80:	40020800 	.word	0x40020800

08000d84 <PinMask_From_Number>:

static inline uint16_t PinMask_From_Number(uint8_t pin)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
    if (pin > 15)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b0f      	cmp	r3, #15
 8000d92:	d901      	bls.n	8000d98 <PinMask_From_Number+0x14>
        return 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	e004      	b.n	8000da2 <PinMask_From_Number+0x1e>

    return (uint16_t)(1U << pin);
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	b29b      	uxth	r3, r3
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <Set_Pin>:

flag_t Set_Pin(uint8_t portId, uint8_t pinNum, flag_t state)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b084      	sub	sp, #16
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4603      	mov	r3, r0
 8000db6:	71fb      	strb	r3, [r7, #7]
 8000db8:	460b      	mov	r3, r1
 8000dba:	71bb      	strb	r3, [r7, #6]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	717b      	strb	r3, [r7, #5]
    GPIO_TypeDef *port = Port_From_ID(portId);
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff ffbc 	bl	8000d40 <Port_From_ID>
 8000dc8:	60f8      	str	r0, [r7, #12]
    uint16_t pinMask   = PinMask_From_Number(pinNum);
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ffd9 	bl	8000d84 <PinMask_From_Number>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	817b      	strh	r3, [r7, #10]

    if (port == NULL || pinMask == 0)
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d002      	beq.n	8000de2 <Set_Pin+0x34>
 8000ddc:	897b      	ldrh	r3, [r7, #10]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d101      	bne.n	8000de6 <Set_Pin+0x38>
        return 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	e00c      	b.n	8000e00 <Set_Pin+0x52>

    HAL_GPIO_WritePin(
 8000de6:	797b      	ldrb	r3, [r7, #5]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	bf14      	ite	ne
 8000dec:	2301      	movne	r3, #1
 8000dee:	2300      	moveq	r3, #0
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	897b      	ldrh	r3, [r7, #10]
 8000df6:	4619      	mov	r1, r3
 8000df8:	68f8      	ldr	r0, [r7, #12]
 8000dfa:	f002 f967 	bl	80030cc <HAL_GPIO_WritePin>
        port,
		pinMask,
        state ? GPIO_PIN_SET : GPIO_PIN_RESET
    );

    return 1;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3710      	adds	r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <CommManager_Init>:

//uint8_t BUFFER_SIZE = 4;
uint8_t spi2tx_buffer[6] = {0xAA, 0xAA, 0xAA, 0xAA};
uint8_t spi2rx_buffer[6] = {0};

void CommManager_Init(const CommInterface_t *comm){
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	comm_if = comm;
 8000e10:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <CommManager_Init+0x1c>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6013      	str	r3, [r2, #0]
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	200000a0 	.word	0x200000a0

08000e28 <CommManager_SendRecv>:

void CommManager_SendRecv(const uint8_t *tx_buffer, uint8_t *rx_buffer, uint8_t BUFFER_SIZE){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	4613      	mov	r3, r2
 8000e34:	71fb      	strb	r3, [r7, #7]
	comm_if->send_recv(tx_buffer, rx_buffer, BUFFER_SIZE);
 8000e36:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <CommManager_SendRecv+0x24>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	79fa      	ldrb	r2, [r7, #7]
 8000e3e:	68b9      	ldr	r1, [r7, #8]
 8000e40:	68f8      	ldr	r0, [r7, #12]
 8000e42:	4798      	blx	r3
}
 8000e44:	bf00      	nop
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	200000a0 	.word	0x200000a0

08000e50 <Comm_SendCurrentValues>:
	for(int i = 0; i < sizeof(spi2tx_buffer); i++){
		spi2tx_buffer[i] = 0;
	}
}

void Comm_SendCurrentValues(void){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0

	spi2tx_buffer[0] = SENSOR_COUNT;
 8000e56:	4b18      	ldr	r3, [pc, #96]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e58:	2202      	movs	r2, #2
 8000e5a:	701a      	strb	r2, [r3, #0]
	CommManager_SendRecv(spi2tx_buffer, spi2rx_buffer, 1);		// THIS FUNCTION HAS A RETURN VALUE, NOT HANDLING IT CAN CAUSE PROBLEM!! WARNING
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4917      	ldr	r1, [pc, #92]	@ (8000ebc <Comm_SendCurrentValues+0x6c>)
 8000e60:	4815      	ldr	r0, [pc, #84]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e62:	f7ff ffe1 	bl	8000e28 <CommManager_SendRecv>

	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8000e66:	2300      	movs	r3, #0
 8000e68:	71fb      	strb	r3, [r7, #7]
 8000e6a:	e01c      	b.n	8000ea6 <Comm_SendCurrentValues+0x56>
		spi2tx_buffer[0] = i;
 8000e6c:	4a12      	ldr	r2, [pc, #72]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	7013      	strb	r3, [r2, #0]
		spi2tx_buffer[1] = 0;
 8000e72:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	705a      	strb	r2, [r3, #1]
		float value = Sensor_GetValue(i);
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 fb0e 	bl	800149c <Sensor_GetValue>
 8000e80:	eef0 7a40 	vmov.f32	s15, s0
 8000e84:	edc7 7a00 	vstr	s15, [r7]
		memcpy(&spi2tx_buffer[2], &value, sizeof(float));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e8c:	f8c2 3002 	str.w	r3, [r2, #2]
		CommManager_SendRecv(spi2tx_buffer, spi2rx_buffer, 6);
 8000e90:	2206      	movs	r2, #6
 8000e92:	490a      	ldr	r1, [pc, #40]	@ (8000ebc <Comm_SendCurrentValues+0x6c>)
 8000e94:	4808      	ldr	r0, [pc, #32]	@ (8000eb8 <Comm_SendCurrentValues+0x68>)
 8000e96:	f7ff ffc7 	bl	8000e28 <CommManager_SendRecv>
		HAL_Delay(10);
 8000e9a:	200a      	movs	r0, #10
 8000e9c:	f001 fb8c 	bl	80025b8 <HAL_Delay>
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	71fb      	strb	r3, [r7, #7]
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d9df      	bls.n	8000e6c <Comm_SendCurrentValues+0x1c>
	}


}
 8000eac:	bf00      	nop
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	200000a4 	.word	0x200000a4

08000ec0 <CommProtocol_Init>:
#include "comm_if.h"
#include "stm32f4xx_hal.h"

static SPI_HandleTypeDef *hspi;

void CommProtocol_Init(void *comm_ctx){		// It's currently SPI only
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	hspi = (SPI_HandleTypeDef*)comm_ctx;
 8000ec8:	4a04      	ldr	r2, [pc, #16]	@ (8000edc <CommProtocol_Init+0x1c>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6013      	str	r3, [r2, #0]
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	200000ac 	.word	0x200000ac

08000ee0 <Send_Receive>:

static CommStatus_t Send_Receive(const uint8_t *tx_buffer, uint8_t *rx_buffer, size_t buffer_size){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af02      	add	r7, sp, #8
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2140      	movs	r1, #64	@ 0x40
 8000ef0:	4813      	ldr	r0, [pc, #76]	@ (8000f40 <Send_Receive+0x60>)
 8000ef2:	f002 f8eb 	bl	80030cc <HAL_GPIO_WritePin>
	HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(hspi, tx_buffer, rx_buffer, buffer_size, HAL_MAX_DELAY);
 8000ef6:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <Send_Receive+0x64>)
 8000ef8:	6818      	ldr	r0, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	f04f 32ff 	mov.w	r2, #4294967295
 8000f02:	9200      	str	r2, [sp, #0]
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	68f9      	ldr	r1, [r7, #12]
 8000f08:	f003 ff5d 	bl	8004dc6 <HAL_SPI_TransmitReceive>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2140      	movs	r1, #64	@ 0x40
 8000f14:	480a      	ldr	r0, [pc, #40]	@ (8000f40 <Send_Receive+0x60>)
 8000f16:	f002 f8d9 	bl	80030cc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000f1a:	200a      	movs	r0, #10
 8000f1c:	f001 fb4c 	bl	80025b8 <HAL_Delay>
	if(st == HAL_OK) return COMM_OK;
 8000f20:	7dfb      	ldrb	r3, [r7, #23]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <Send_Receive+0x4a>
 8000f26:	2300      	movs	r3, #0
 8000f28:	e005      	b.n	8000f36 <Send_Receive+0x56>

	if(st == HAL_TIMEOUT) return COMM_TIMEOUT;
 8000f2a:	7dfb      	ldrb	r3, [r7, #23]
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d101      	bne.n	8000f34 <Send_Receive+0x54>
 8000f30:	2301      	movs	r3, #1
 8000f32:	e000      	b.n	8000f36 <Send_Receive+0x56>

	return COMM_ERROR;
 8000f34:	2302      	movs	r3, #2
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40020800 	.word	0x40020800
 8000f44:	200000ac 	.word	0x200000ac

08000f48 <Comm_GetInterface>:

const CommInterface_t *Comm_GetInterface(void){
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
	static const CommInterface_t iface = {
			.send_recv = Send_Receive
	};
	return &iface;
 8000f4c:	4b02      	ldr	r3, [pc, #8]	@ (8000f58 <Comm_GetInterface+0x10>)
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	080060a4 	.word	0x080060a4

08000f5c <Config_CalcCRC>:

/* =======================
 *  CRC32 (simple software)
 * ======================= */
static uint32_t Config_CalcCRC(const SystemConfig_t *cfg)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    const uint32_t *data = (const uint32_t *)cfg;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	613b      	str	r3, [r7, #16]
    uint32_t words = (sizeof(SystemConfig_t) - sizeof(uint32_t)) / 4;
 8000f68:	2305      	movs	r3, #5
 8000f6a:	60fb      	str	r3, [r7, #12]

    uint32_t crc = 0xFFFFFFFF;
 8000f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f70:	61fb      	str	r3, [r7, #28]

    for (uint32_t i = 0; i < words; i++)
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
 8000f76:	e021      	b.n	8000fbc <Config_CalcCRC+0x60>
    {
        crc ^= data[i];
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	4413      	add	r3, r2
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	69fa      	ldr	r2, [r7, #28]
 8000f84:	4053      	eors	r3, r2
 8000f86:	61fb      	str	r3, [r7, #28]
        for (uint32_t b = 0; b < 32; b++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
 8000f8c:	e010      	b.n	8000fb0 <Config_CalcCRC+0x54>
        {
            if (crc & 1)
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d005      	beq.n	8000fa4 <Config_CalcCRC+0x48>
                crc = (crc >> 1) ^ 0xEDB88320;
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	085a      	lsrs	r2, r3, #1
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd4 <Config_CalcCRC+0x78>)
 8000f9e:	4053      	eors	r3, r2
 8000fa0:	61fb      	str	r3, [r7, #28]
 8000fa2:	e002      	b.n	8000faa <Config_CalcCRC+0x4e>
            else
                crc >>= 1;
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	085b      	lsrs	r3, r3, #1
 8000fa8:	61fb      	str	r3, [r7, #28]
        for (uint32_t b = 0; b < 32; b++)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	3301      	adds	r3, #1
 8000fae:	617b      	str	r3, [r7, #20]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	2b1f      	cmp	r3, #31
 8000fb4:	d9eb      	bls.n	8000f8e <Config_CalcCRC+0x32>
    for (uint32_t i = 0; i < words; i++)
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	61bb      	str	r3, [r7, #24]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3d9      	bcc.n	8000f78 <Config_CalcCRC+0x1c>
        }
    }

    return crc;
 8000fc4:	69fb      	ldr	r3, [r7, #28]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3724      	adds	r7, #36	@ 0x24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	edb88320 	.word	0xedb88320

08000fd8 <Config_IsValid>:

/* =======================
 *  Validation
 * ======================= */
int Config_IsValid(const SystemConfig_t *cfg)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
    if (cfg->version != CONFIG_VERSION)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d001      	beq.n	8000fec <Config_IsValid+0x14>
        return 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	e00b      	b.n	8001004 <Config_IsValid+0x2c>

    uint32_t expected = Config_CalcCRC(cfg);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff ffb5 	bl	8000f5c <Config_CalcCRC>
 8000ff2:	60f8      	str	r0, [r7, #12]
    return (expected == cfg->crc);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	b2db      	uxtb	r3, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <Config_Load>:

/* =======================
 *  Load from Flash
 * ======================= */
void Config_Load(SystemConfig_t *cfg)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (const void *)CONFIG_FLASH_ADDR, sizeof(SystemConfig_t));
 8001014:	2218      	movs	r2, #24
 8001016:	4904      	ldr	r1, [pc, #16]	@ (8001028 <Config_Load+0x1c>)
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f004 fc4f 	bl	80058bc <memcpy>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	08060000 	.word	0x08060000

0800102c <Config_Save>:

/* =======================
 *  Save to Flash
 * ======================= */
void Config_Save(const SystemConfig_t *cfg)
{
 800102c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001030:	b092      	sub	sp, #72	@ 0x48
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
    SystemConfig_t tmp = *cfg;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800103c:	461d      	mov	r5, r3
 800103e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001042:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001046:	e884 0003 	stmia.w	r4, {r0, r1}
    tmp.crc = Config_CalcCRC(&tmp);
 800104a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ff84 	bl	8000f5c <Config_CalcCRC>
 8001054:	4603      	mov	r3, r0
 8001056:	63bb      	str	r3, [r7, #56]	@ 0x38

    HAL_FLASH_Unlock();
 8001058:	f001 fc0a 	bl	8002870 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase =
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
 800106c:	2307      	movs	r3, #7
 800106e:	61bb      	str	r3, [r7, #24]
 8001070:	2301      	movs	r3, #1
 8001072:	61fb      	str	r3, [r7, #28]
 8001074:	2302      	movs	r3, #2
 8001076:	623b      	str	r3, [r7, #32]
        .NbSectors    = 1,
        .VoltageRange = FLASH_VOLTAGE_RANGE_3
    };

    uint32_t sectorError;
    HAL_FLASHEx_Erase(&erase, &sectorError);
 8001078:	f107 020c 	add.w	r2, r7, #12
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	4611      	mov	r1, r2
 8001082:	4618      	mov	r0, r3
 8001084:	f001 fd66 	bl	8002b54 <HAL_FLASHEx_Erase>

    uint32_t addr = CONFIG_FLASH_ADDR;
 8001088:	4b12      	ldr	r3, [pc, #72]	@ (80010d4 <Config_Save+0xa8>)
 800108a:	647b      	str	r3, [r7, #68]	@ 0x44
    const uint32_t *data = (const uint32_t *)&tmp;
 800108c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001090:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < sizeof(SystemConfig_t) / 4; i++)
 8001092:	2300      	movs	r3, #0
 8001094:	643b      	str	r3, [r7, #64]	@ 0x40
 8001096:	e013      	b.n	80010c0 <Config_Save+0x94>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, data[i]);
 8001098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800109e:	4413      	add	r3, r2
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2200      	movs	r2, #0
 80010a4:	4698      	mov	r8, r3
 80010a6:	4691      	mov	r9, r2
 80010a8:	4642      	mov	r2, r8
 80010aa:	464b      	mov	r3, r9
 80010ac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80010ae:	2002      	movs	r0, #2
 80010b0:	f001 fb8c 	bl	80027cc <HAL_FLASH_Program>
        addr += 4;
 80010b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010b6:	3304      	adds	r3, #4
 80010b8:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < sizeof(SystemConfig_t) / 4; i++)
 80010ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010bc:	3301      	adds	r3, #1
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
 80010c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010c2:	2b05      	cmp	r3, #5
 80010c4:	d9e8      	bls.n	8001098 <Config_Save+0x6c>
    }

    HAL_FLASH_Lock();
 80010c6:	f001 fbf5 	bl	80028b4 <HAL_FLASH_Lock>
}
 80010ca:	bf00      	nop
 80010cc:	3748      	adds	r7, #72	@ 0x48
 80010ce:	46bd      	mov	sp, r7
 80010d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010d4:	08060000 	.word	0x08060000

080010d8 <ControlLoop_Run>:

#include "actuator_manager.h"
#include "control_loop.h"
#include "sensor_manager.h"

void ControlLoop_Run(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 80010de:	2300      	movs	r3, #0
 80010e0:	77fb      	strb	r3, [r7, #31]
 80010e2:	e0b7      	b.n	8001254 <ControlLoop_Run+0x17c>
		float currentValue = Sensor_GetValue(i);
 80010e4:	7ffb      	ldrb	r3, [r7, #31]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 f9d8 	bl	800149c <Sensor_GetValue>
 80010ec:	ed87 0a06 	vstr	s0, [r7, #24]
		float referenceValue = Sensor_GetRef(i);
 80010f0:	7ffb      	ldrb	r3, [r7, #31]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f9ee 	bl	80014d4 <Sensor_GetRef>
 80010f8:	ed87 0a05 	vstr	s0, [r7, #20]
		float marginValue = Sensor_GetMargin(i);
 80010fc:	7ffb      	ldrb	r3, [r7, #31]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 fa08 	bl	8001514 <Sensor_GetMargin>
 8001104:	ed87 0a04 	vstr	s0, [r7, #16]
		uint8_t incPort = Sensor_GetPortIncrease(i);
 8001108:	7ffb      	ldrb	r3, [r7, #31]
 800110a:	4618      	mov	r0, r3
 800110c:	f000 fa22 	bl	8001554 <Sensor_GetPortIncrease>
 8001110:	4603      	mov	r3, r0
 8001112:	73fb      	strb	r3, [r7, #15]
		uint8_t incPin = Sensor_GetPinIncrease(i);
 8001114:	7ffb      	ldrb	r3, [r7, #31]
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fa54 	bl	80015c4 <Sensor_GetPinIncrease>
 800111c:	4603      	mov	r3, r0
 800111e:	73bb      	strb	r3, [r7, #14]
		uint8_t decPort = Sensor_GetPortDecrease(i);
 8001120:	7ffb      	ldrb	r3, [r7, #31]
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fa32 	bl	800158c <Sensor_GetPortDecrease>
 8001128:	4603      	mov	r3, r0
 800112a:	737b      	strb	r3, [r7, #13]
		uint8_t decPin = Sensor_GetPinDecrease(i);
 800112c:	7ffb      	ldrb	r3, [r7, #31]
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fa64 	bl	80015fc <Sensor_GetPinDecrease>
 8001134:	4603      	mov	r3, r0
 8001136:	733b      	strb	r3, [r7, #12]
		flag_t pinActivity = Sensor_GetPinActivity(i);
 8001138:	7ffb      	ldrb	r3, [r7, #31]
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fa7a 	bl	8001634 <Sensor_GetPinActivity>
 8001140:	4603      	mov	r3, r0
 8001142:	72fb      	strb	r3, [r7, #11]

		flag_t decreaseEn = (pinActivity & SENSOR_PIN_DEC) ? 1 : 0;		// If zero -> false, if non-zero -> true
 8001144:	7afb      	ldrb	r3, [r7, #11]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	72bb      	strb	r3, [r7, #10]
		flag_t increaseEn = (pinActivity & SENSOR_PIN_INC) ? 1 : 0;
 800114c:	7afb      	ldrb	r3, [r7, #11]
 800114e:	085b      	lsrs	r3, r3, #1
 8001150:	b2db      	uxtb	r3, r3
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	727b      	strb	r3, [r7, #9]

		float maxValue = referenceValue + marginValue;
 8001158:	ed97 7a05 	vldr	s14, [r7, #20]
 800115c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001164:	edc7 7a01 	vstr	s15, [r7, #4]
		float minValue = referenceValue - marginValue;
 8001168:	ed97 7a05 	vldr	s14, [r7, #20]
 800116c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001174:	edc7 7a00 	vstr	s15, [r7]

		if((currentValue < minValue) && !increaseEn){
 8001178:	ed97 7a06 	vldr	s14, [r7, #24]
 800117c:	edd7 7a00 	vldr	s15, [r7]
 8001180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001188:	d511      	bpl.n	80011ae <ControlLoop_Run+0xd6>
 800118a:	7a7b      	ldrb	r3, [r7, #9]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d10e      	bne.n	80011ae <ControlLoop_Run+0xd6>
			if(Set_Pin(incPort, incPin, 1))
 8001190:	7bb9      	ldrb	r1, [r7, #14]
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	2201      	movs	r2, #1
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fe09 	bl	8000dae <Set_Pin>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d055      	beq.n	800124e <ControlLoop_Run+0x176>
				Sensor_SetPinIncrease(i, 1);
 80011a2:	7ffb      	ldrb	r3, [r7, #31]
 80011a4:	2101      	movs	r1, #1
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fa70 	bl	800168c <Sensor_SetPinIncrease>
			if(Set_Pin(incPort, incPin, 1))
 80011ac:	e04f      	b.n	800124e <ControlLoop_Run+0x176>
		}else if((currentValue > maxValue) && !decreaseEn){
 80011ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80011b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80011b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011be:	dd11      	ble.n	80011e4 <ControlLoop_Run+0x10c>
 80011c0:	7abb      	ldrb	r3, [r7, #10]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d10e      	bne.n	80011e4 <ControlLoop_Run+0x10c>
			if(Set_Pin(decPort, decPin, 1))
 80011c6:	7b39      	ldrb	r1, [r7, #12]
 80011c8:	7b7b      	ldrb	r3, [r7, #13]
 80011ca:	2201      	movs	r2, #1
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fdee 	bl	8000dae <Set_Pin>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d03a      	beq.n	800124e <ControlLoop_Run+0x176>
				Sensor_SetPinDecrease(i, 1);
 80011d8:	7ffb      	ldrb	r3, [r7, #31]
 80011da:	2101      	movs	r1, #1
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fa83 	bl	80016e8 <Sensor_SetPinDecrease>
			if(Set_Pin(decPort, decPin, 1))
 80011e2:	e034      	b.n	800124e <ControlLoop_Run+0x176>
		}else{
			if(increaseEn && (currentValue >= minValue)){
 80011e4:	7a7b      	ldrb	r3, [r7, #9]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d017      	beq.n	800121a <ControlLoop_Run+0x142>
 80011ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80011ee:	edd7 7a00 	vldr	s15, [r7]
 80011f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	db0e      	blt.n	800121a <ControlLoop_Run+0x142>
				if(Set_Pin(incPort, incPin, 0))
 80011fc:	7bb9      	ldrb	r1, [r7, #14]
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	2200      	movs	r2, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fdd3 	bl	8000dae <Set_Pin>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d01f      	beq.n	800124e <ControlLoop_Run+0x176>
					Sensor_SetPinIncrease(i, 0);
 800120e:	7ffb      	ldrb	r3, [r7, #31]
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fa3a 	bl	800168c <Sensor_SetPinIncrease>
				if(Set_Pin(incPort, incPin, 0))
 8001218:	e019      	b.n	800124e <ControlLoop_Run+0x176>
			}else if(decreaseEn && (currentValue <= maxValue)){
 800121a:	7abb      	ldrb	r3, [r7, #10]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d016      	beq.n	800124e <ControlLoop_Run+0x176>
 8001220:	ed97 7a06 	vldr	s14, [r7, #24]
 8001224:	edd7 7a01 	vldr	s15, [r7, #4]
 8001228:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800122c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001230:	d80d      	bhi.n	800124e <ControlLoop_Run+0x176>
				if(Set_Pin(decPort, decPin, 0))
 8001232:	7b39      	ldrb	r1, [r7, #12]
 8001234:	7b7b      	ldrb	r3, [r7, #13]
 8001236:	2200      	movs	r2, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fdb8 	bl	8000dae <Set_Pin>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d004      	beq.n	800124e <ControlLoop_Run+0x176>
					Sensor_SetPinDecrease(i, 0);
 8001244:	7ffb      	ldrb	r3, [r7, #31]
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f000 fa4d 	bl	80016e8 <Sensor_SetPinDecrease>
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 800124e:	7ffb      	ldrb	r3, [r7, #31]
 8001250:	3301      	adds	r3, #1
 8001252:	77fb      	strb	r3, [r7, #31]
 8001254:	7ffb      	ldrb	r3, [r7, #31]
 8001256:	2b01      	cmp	r3, #1
 8001258:	f67f af44 	bls.w	80010e4 <ControlLoop_Run+0xc>
			}
		}
	}
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3720      	adds	r7, #32
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <Scheduler_Init>:
static const uint32_t delaySensorTick = 500;
static const uint32_t delayControlTick = delaySensorTick;	// Tied by design
static const uint32_t delayESPTick = 10000;
static const uint32_t delaySaveTick = 10000;

void Scheduler_Init(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
	uint32_t nowTick = HAL_GetTick();
 800126e:	f001 f997 	bl	80025a0 <HAL_GetTick>
 8001272:	6078      	str	r0, [r7, #4]

	lastSensorTick = nowTick;
 8001274:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <Scheduler_Init+0x28>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6013      	str	r3, [r2, #0]
	lastESPTick = nowTick;
 800127a:	4a06      	ldr	r2, [pc, #24]	@ (8001294 <Scheduler_Init+0x2c>)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6013      	str	r3, [r2, #0]
	lastSaveTick = nowTick;
 8001280:	4a05      	ldr	r2, [pc, #20]	@ (8001298 <Scheduler_Init+0x30>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6013      	str	r3, [r2, #0]
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200000b0 	.word	0x200000b0
 8001294:	200000b4 	.word	0x200000b4
 8001298:	200000b8 	.word	0x200000b8

0800129c <Scheduler_Run>:

void Scheduler_Run(void){
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
	uint32_t nowTick = HAL_GetTick();
 80012a2:	f001 f97d 	bl	80025a0 <HAL_GetTick>
 80012a6:	6078      	str	r0, [r7, #4]
	if(nowTick - lastSensorTick >= delaySensorTick){
 80012a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <Scheduler_Run+0x78>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d304      	bcc.n	80012c2 <Scheduler_Run+0x26>
		// Check Sensors Values
		Sensor_Update();
 80012b8:	f000 f8d0 	bl	800145c <Sensor_Update>
		lastSensorTick = nowTick;
 80012bc:	4a15      	ldr	r2, [pc, #84]	@ (8001314 <Scheduler_Run+0x78>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastControlTick >= delayControlTick){
 80012c2:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <Scheduler_Run+0x7c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d304      	bcc.n	80012dc <Scheduler_Run+0x40>
		// Adjust according to sensor values
		ControlLoop_Run();
 80012d2:	f7ff ff01 	bl	80010d8 <ControlLoop_Run>
		lastControlTick = nowTick;
 80012d6:	4a10      	ldr	r2, [pc, #64]	@ (8001318 <Scheduler_Run+0x7c>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastESPTick >= delayESPTick){
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <Scheduler_Run+0x80>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d304      	bcc.n	80012f6 <Scheduler_Run+0x5a>
		// Communicate with ESP
		Comm_SendCurrentValues();
 80012ec:	f7ff fdb0 	bl	8000e50 <Comm_SendCurrentValues>
		lastESPTick = nowTick;
 80012f0:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <Scheduler_Run+0x80>)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastSaveTick >= delaySaveTick){
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <Scheduler_Run+0x84>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001302:	4293      	cmp	r3, r2
 8001304:	d302      	bcc.n	800130c <Scheduler_Run+0x70>
		// Save to EEPROM
		lastSaveTick = nowTick;
 8001306:	4a06      	ldr	r2, [pc, #24]	@ (8001320 <Scheduler_Run+0x84>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6013      	str	r3, [r2, #0]
	}

	// RTC (Real-time Clock) Update Here
}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200000b0 	.word	0x200000b0
 8001318:	200000bc 	.word	0x200000bc
 800131c:	200000b4 	.word	0x200000b4
 8001320:	200000b8 	.word	0x200000b8

08001324 <BuildDefaultConfig>:

SystemConfig_t systemConfig;		//

static volatile uint8_t configDirty = 0;

static void BuildDefaultConfig(SystemConfig_t *cfg){
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	cfg->version = CONFIG_VERSION;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]

	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001332:	2300      	movs	r3, #0
 8001334:	73fb      	strb	r3, [r7, #15]
 8001336:	e020      	b.n	800137a <BuildDefaultConfig+0x56>
		cfg->sensor[i].ref = sensorConfigDefault[i].ref;
 8001338:	7bfa      	ldrb	r2, [r7, #15]
 800133a:	7bf8      	ldrb	r0, [r7, #15]
 800133c:	4914      	ldr	r1, [pc, #80]	@ (8001390 <BuildDefaultConfig+0x6c>)
 800133e:	4613      	mov	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	1a9b      	subs	r3, r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	3304      	adds	r3, #4
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	00c3      	lsls	r3, r0, #3
 8001350:	440b      	add	r3, r1
 8001352:	3304      	adds	r3, #4
 8001354:	601a      	str	r2, [r3, #0]
		cfg->sensor[i].margin = sensorConfigDefault[i].margin;
 8001356:	7bfa      	ldrb	r2, [r7, #15]
 8001358:	7bf8      	ldrb	r0, [r7, #15]
 800135a:	490d      	ldr	r1, [pc, #52]	@ (8001390 <BuildDefaultConfig+0x6c>)
 800135c:	4613      	mov	r3, r2
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	1a9b      	subs	r3, r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	3308      	adds	r3, #8
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	00c3      	lsls	r3, r0, #3
 800136e:	440b      	add	r3, r1
 8001370:	3308      	adds	r3, #8
 8001372:	601a      	str	r2, [r3, #0]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	3301      	adds	r3, #1
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d9db      	bls.n	8001338 <BuildDefaultConfig+0x14>
	}
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	080060a8 	.word	0x080060a8

08001394 <Sensor_Init>:

void Sensor_Init(void){
 8001394:	b5b0      	push	{r4, r5, r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){				// Fill Runtime array with default values
 800139a:	2300      	movs	r3, #0
 800139c:	71fb      	strb	r3, [r7, #7]
 800139e:	e018      	b.n	80013d2 <Sensor_Init+0x3e>
		sensorConfigRuntime[i] = sensorConfigDefault[i];
 80013a0:	79fa      	ldrb	r2, [r7, #7]
 80013a2:	79f9      	ldrb	r1, [r7, #7]
 80013a4:	482a      	ldr	r0, [pc, #168]	@ (8001450 <Sensor_Init+0xbc>)
 80013a6:	460b      	mov	r3, r1
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	1a5b      	subs	r3, r3, r1
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4418      	add	r0, r3
 80013b0:	4928      	ldr	r1, [pc, #160]	@ (8001454 <Sensor_Init+0xc0>)
 80013b2:	4613      	mov	r3, r2
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	1a9b      	subs	r3, r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	440b      	add	r3, r1
 80013bc:	4604      	mov	r4, r0
 80013be:	461d      	mov	r5, r3
 80013c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){				// Fill Runtime array with default values
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	3301      	adds	r3, #1
 80013d0:	71fb      	strb	r3, [r7, #7]
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d9e3      	bls.n	80013a0 <Sensor_Init+0xc>
	}

	Config_Load(&systemConfig);
 80013d8:	481f      	ldr	r0, [pc, #124]	@ (8001458 <Sensor_Init+0xc4>)
 80013da:	f7ff fe17 	bl	800100c <Config_Load>

	if(!Config_IsValid(&systemConfig)){
 80013de:	481e      	ldr	r0, [pc, #120]	@ (8001458 <Sensor_Init+0xc4>)
 80013e0:	f7ff fdfa 	bl	8000fd8 <Config_IsValid>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d105      	bne.n	80013f6 <Sensor_Init+0x62>
		BuildDefaultConfig(&systemConfig);
 80013ea:	481b      	ldr	r0, [pc, #108]	@ (8001458 <Sensor_Init+0xc4>)
 80013ec:	f7ff ff9a 	bl	8001324 <BuildDefaultConfig>
		Config_Save(&systemConfig);
 80013f0:	4819      	ldr	r0, [pc, #100]	@ (8001458 <Sensor_Init+0xc4>)
 80013f2:	f7ff fe1b 	bl	800102c <Config_Save>
	}

	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 80013f6:	2300      	movs	r3, #0
 80013f8:	71bb      	strb	r3, [r7, #6]
 80013fa:	e020      	b.n	800143e <Sensor_Init+0xaa>
		sensorConfigRuntime[i].ref = systemConfig.sensor[i].ref;
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	79ba      	ldrb	r2, [r7, #6]
 8001400:	4915      	ldr	r1, [pc, #84]	@ (8001458 <Sensor_Init+0xc4>)
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	440b      	add	r3, r1
 8001406:	3304      	adds	r3, #4
 8001408:	6819      	ldr	r1, [r3, #0]
 800140a:	4811      	ldr	r0, [pc, #68]	@ (8001450 <Sensor_Init+0xbc>)
 800140c:	4613      	mov	r3, r2
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	1a9b      	subs	r3, r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4403      	add	r3, r0
 8001416:	3304      	adds	r3, #4
 8001418:	6019      	str	r1, [r3, #0]
		sensorConfigRuntime[i].margin = systemConfig.sensor[i].margin;
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	79ba      	ldrb	r2, [r7, #6]
 800141e:	490e      	ldr	r1, [pc, #56]	@ (8001458 <Sensor_Init+0xc4>)
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	440b      	add	r3, r1
 8001424:	3308      	adds	r3, #8
 8001426:	6819      	ldr	r1, [r3, #0]
 8001428:	4809      	ldr	r0, [pc, #36]	@ (8001450 <Sensor_Init+0xbc>)
 800142a:	4613      	mov	r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	1a9b      	subs	r3, r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4403      	add	r3, r0
 8001434:	3308      	adds	r3, #8
 8001436:	6019      	str	r1, [r3, #0]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001438:	79bb      	ldrb	r3, [r7, #6]
 800143a:	3301      	adds	r3, #1
 800143c:	71bb      	strb	r3, [r7, #6]
 800143e:	79bb      	ldrb	r3, [r7, #6]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d9db      	bls.n	80013fc <Sensor_Init+0x68>
	}
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bdb0      	pop	{r4, r5, r7, pc}
 800144e:	bf00      	nop
 8001450:	200000c0 	.word	0x200000c0
 8001454:	080060a8 	.word	0x080060a8
 8001458:	20000108 	.word	0x20000108

0800145c <Sensor_Update>:

void Sensor_Update(void){
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	e00e      	b.n	8001486 <Sensor_Update+0x2a>
		sensorState[i].value = Read_Sensor(i);
 8001468:	79fc      	ldrb	r4, [r7, #7]
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	4618      	mov	r0, r3
 800146e:	f000 fc79 	bl	8001d64 <Read_Sensor>
 8001472:	eef0 7a40 	vmov.f32	s15, s0
 8001476:	4a08      	ldr	r2, [pc, #32]	@ (8001498 <Sensor_Update+0x3c>)
 8001478:	00e3      	lsls	r3, r4, #3
 800147a:	4413      	add	r3, r2
 800147c:	edc3 7a00 	vstr	s15, [r3]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	3301      	adds	r3, #1
 8001484:	71fb      	strb	r3, [r7, #7]
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d9ed      	bls.n	8001468 <Sensor_Update+0xc>
	}
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	bd90      	pop	{r4, r7, pc}
 8001496:	bf00      	nop
 8001498:	200000f8 	.word	0x200000f8

0800149c <Sensor_GetValue>:
		configDirty = 0;
	}
}

// GET FUNCTIONS
float Sensor_GetValue(SensorIndex_t idx){
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d902      	bls.n	80014b2 <Sensor_GetValue+0x16>
        return 0.0f;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	e004      	b.n	80014bc <Sensor_GetValue+0x20>
    }

	return sensorState[idx].value;
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4a06      	ldr	r2, [pc, #24]	@ (80014d0 <Sensor_GetValue+0x34>)
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4413      	add	r3, r2
 80014ba:	681b      	ldr	r3, [r3, #0]
}
 80014bc:	ee07 3a90 	vmov	s15, r3
 80014c0:	eeb0 0a67 	vmov.f32	s0, s15
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	200000f8 	.word	0x200000f8

080014d4 <Sensor_GetRef>:

float Sensor_GetRef(SensorIndex_t idx){
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d902      	bls.n	80014ea <Sensor_GetRef+0x16>
        return 0.0f;
 80014e4:	f04f 0300 	mov.w	r3, #0
 80014e8:	e008      	b.n	80014fc <Sensor_GetRef+0x28>
    }

	return sensorConfigRuntime[idx].ref;
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	4908      	ldr	r1, [pc, #32]	@ (8001510 <Sensor_GetRef+0x3c>)
 80014ee:	4613      	mov	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	1a9b      	subs	r3, r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	440b      	add	r3, r1
 80014f8:	3304      	adds	r3, #4
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	200000c0 	.word	0x200000c0

08001514 <Sensor_GetMargin>:

float Sensor_GetMargin(SensorIndex_t idx){
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d902      	bls.n	800152a <Sensor_GetMargin+0x16>
        return 0.0f;
 8001524:	f04f 0300 	mov.w	r3, #0
 8001528:	e008      	b.n	800153c <Sensor_GetMargin+0x28>
    }

	return sensorConfigRuntime[idx].margin;
 800152a:	79fa      	ldrb	r2, [r7, #7]
 800152c:	4908      	ldr	r1, [pc, #32]	@ (8001550 <Sensor_GetMargin+0x3c>)
 800152e:	4613      	mov	r3, r2
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	1a9b      	subs	r3, r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	440b      	add	r3, r1
 8001538:	3308      	adds	r3, #8
 800153a:	681b      	ldr	r3, [r3, #0]
}
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eeb0 0a67 	vmov.f32	s0, s15
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200000c0 	.word	0x200000c0

08001554 <Sensor_GetPortIncrease>:

uint8_t Sensor_GetPortIncrease(SensorIndex_t idx){
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d901      	bls.n	8001568 <Sensor_GetPortIncrease+0x14>
        return 0;
 8001564:	2300      	movs	r3, #0
 8001566:	e008      	b.n	800157a <Sensor_GetPortIncrease+0x26>
    }

	return sensorConfigRuntime[idx].increasePort;
 8001568:	79fa      	ldrb	r2, [r7, #7]
 800156a:	4907      	ldr	r1, [pc, #28]	@ (8001588 <Sensor_GetPortIncrease+0x34>)
 800156c:	4613      	mov	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	1a9b      	subs	r3, r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	3314      	adds	r3, #20
 8001578:	781b      	ldrb	r3, [r3, #0]
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	200000c0 	.word	0x200000c0

0800158c <Sensor_GetPortDecrease>:

uint8_t Sensor_GetPortDecrease(SensorIndex_t idx){
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d901      	bls.n	80015a0 <Sensor_GetPortDecrease+0x14>
        return 0;
 800159c:	2300      	movs	r3, #0
 800159e:	e008      	b.n	80015b2 <Sensor_GetPortDecrease+0x26>
    }

	return sensorConfigRuntime[idx].decreasePort;
 80015a0:	79fa      	ldrb	r2, [r7, #7]
 80015a2:	4907      	ldr	r1, [pc, #28]	@ (80015c0 <Sensor_GetPortDecrease+0x34>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	1a9b      	subs	r3, r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	3318      	adds	r3, #24
 80015b0:	781b      	ldrb	r3, [r3, #0]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	200000c0 	.word	0x200000c0

080015c4 <Sensor_GetPinIncrease>:

uint8_t Sensor_GetPinIncrease(SensorIndex_t idx){
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d901      	bls.n	80015d8 <Sensor_GetPinIncrease+0x14>
        return 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e009      	b.n	80015ec <Sensor_GetPinIncrease+0x28>
    }

	return sensorConfigRuntime[idx].increasePin;
 80015d8:	79fa      	ldrb	r2, [r7, #7]
 80015da:	4907      	ldr	r1, [pc, #28]	@ (80015f8 <Sensor_GetPinIncrease+0x34>)
 80015dc:	4613      	mov	r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	1a9b      	subs	r3, r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	3316      	adds	r3, #22
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	b2db      	uxtb	r3, r3
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	200000c0 	.word	0x200000c0

080015fc <Sensor_GetPinDecrease>:

uint8_t Sensor_GetPinDecrease(SensorIndex_t idx){
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d901      	bls.n	8001610 <Sensor_GetPinDecrease+0x14>
        return 0;
 800160c:	2300      	movs	r3, #0
 800160e:	e009      	b.n	8001624 <Sensor_GetPinDecrease+0x28>
    }

	return sensorConfigRuntime[idx].decreasePin;
 8001610:	79fa      	ldrb	r2, [r7, #7]
 8001612:	4907      	ldr	r1, [pc, #28]	@ (8001630 <Sensor_GetPinDecrease+0x34>)
 8001614:	4613      	mov	r3, r2
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	1a9b      	subs	r3, r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	331a      	adds	r3, #26
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	b2db      	uxtb	r3, r3
}
 8001624:	4618      	mov	r0, r3
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	200000c0 	.word	0x200000c0

08001634 <Sensor_GetPinActivity>:

flag_t Sensor_GetPinActivity(SensorIndex_t idx)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d901      	bls.n	8001648 <Sensor_GetPinActivity+0x14>
        return 0;
 8001644:	2300      	movs	r3, #0
 8001646:	e018      	b.n	800167a <Sensor_GetPinActivity+0x46>

    flag_t state = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]

    if (sensorState[idx].increaseEnabled)
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	4a0e      	ldr	r2, [pc, #56]	@ (8001688 <Sensor_GetPinActivity+0x54>)
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4413      	add	r3, r2
 8001654:	791b      	ldrb	r3, [r3, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <Sensor_GetPinActivity+0x2e>
        state |= SENSOR_PIN_INC;
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	f043 0302 	orr.w	r3, r3, #2
 8001660:	73fb      	strb	r3, [r7, #15]

    if (sensorState[idx].decreaseEnabled)
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	4a08      	ldr	r2, [pc, #32]	@ (8001688 <Sensor_GetPinActivity+0x54>)
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	4413      	add	r3, r2
 800166a:	795b      	ldrb	r3, [r3, #5]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <Sensor_GetPinActivity+0x44>
        state |= SENSOR_PIN_DEC;
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	73fb      	strb	r3, [r7, #15]

    return state;
 8001678:	7bfb      	ldrb	r3, [r7, #15]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	200000f8 	.word	0x200000f8

0800168c <Sensor_SetPinIncrease>:
	systemConfig.sensor[idx].margin = margin;
	configDirty = 1;
	return 1;
}

flag_t Sensor_SetPinIncrease(SensorIndex_t idx, flag_t state){
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	460a      	mov	r2, r1
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
	if(idx >= SENSOR_COUNT){
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d901      	bls.n	80016a6 <Sensor_SetPinIncrease+0x1a>
		return 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	e018      	b.n	80016d8 <Sensor_SetPinIncrease+0x4c>
	}

	if(state != 0 && state != 1){
 80016a6:	79bb      	ldrb	r3, [r7, #6]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d004      	beq.n	80016b6 <Sensor_SetPinIncrease+0x2a>
 80016ac:	79bb      	ldrb	r3, [r7, #6]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d001      	beq.n	80016b6 <Sensor_SetPinIncrease+0x2a>
		return 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	e010      	b.n	80016d8 <Sensor_SetPinIncrease+0x4c>
	}

	if(sensorState[idx].increaseEnabled == state){
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <Sensor_SetPinIncrease+0x58>)
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	4413      	add	r3, r2
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	79ba      	ldrb	r2, [r7, #6]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d101      	bne.n	80016ca <Sensor_SetPinIncrease+0x3e>
		return 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e006      	b.n	80016d8 <Sensor_SetPinIncrease+0x4c>
	}

	sensorState[idx].increaseEnabled = state;
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	4a05      	ldr	r2, [pc, #20]	@ (80016e4 <Sensor_SetPinIncrease+0x58>)
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	4413      	add	r3, r2
 80016d2:	79ba      	ldrb	r2, [r7, #6]
 80016d4:	711a      	strb	r2, [r3, #4]
	return 1;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	200000f8 	.word	0x200000f8

080016e8 <Sensor_SetPinDecrease>:

flag_t Sensor_SetPinDecrease(SensorIndex_t idx, flag_t state){
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	460a      	mov	r2, r1
 80016f2:	71fb      	strb	r3, [r7, #7]
 80016f4:	4613      	mov	r3, r2
 80016f6:	71bb      	strb	r3, [r7, #6]
	if(idx >= SENSOR_COUNT){
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d901      	bls.n	8001702 <Sensor_SetPinDecrease+0x1a>
		return 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	e018      	b.n	8001734 <Sensor_SetPinDecrease+0x4c>
	}

	if(state != 0 && state != 1){
 8001702:	79bb      	ldrb	r3, [r7, #6]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d004      	beq.n	8001712 <Sensor_SetPinDecrease+0x2a>
 8001708:	79bb      	ldrb	r3, [r7, #6]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d001      	beq.n	8001712 <Sensor_SetPinDecrease+0x2a>
		return 0;
 800170e:	2300      	movs	r3, #0
 8001710:	e010      	b.n	8001734 <Sensor_SetPinDecrease+0x4c>
	}

	if(sensorState[idx].decreaseEnabled == state){
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <Sensor_SetPinDecrease+0x58>)
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	4413      	add	r3, r2
 800171a:	795b      	ldrb	r3, [r3, #5]
 800171c:	79ba      	ldrb	r2, [r7, #6]
 800171e:	429a      	cmp	r2, r3
 8001720:	d101      	bne.n	8001726 <Sensor_SetPinDecrease+0x3e>
		return 0;
 8001722:	2300      	movs	r3, #0
 8001724:	e006      	b.n	8001734 <Sensor_SetPinDecrease+0x4c>
	}

	sensorState[idx].decreaseEnabled = state;
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <Sensor_SetPinDecrease+0x58>)
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	79ba      	ldrb	r2, [r7, #6]
 8001730:	715a      	strb	r2, [r3, #5]
	return 1;
 8001732:	2301      	movs	r3, #1
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	200000f8 	.word	0x200000f8

08001744 <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 800174c:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <BMP180_Init+0x1c>)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6013      	str	r3, [r2, #0]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000120 	.word	0x20000120

08001764 <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <BMP180_SetOversampling+0x1c>)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	7013      	strb	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	2000013a 	.word	0x2000013a

08001784 <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 8001784:	b598      	push	{r3, r4, r7, lr}
 8001786:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8001788:	23aa      	movs	r3, #170	@ 0xaa
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f8e8 	bl	8001960 <BMP180_ReadReg>
 8001790:	4603      	mov	r3, r0
 8001792:	b21b      	sxth	r3, r3
 8001794:	021b      	lsls	r3, r3, #8
 8001796:	b21c      	sxth	r4, r3
 8001798:	23ab      	movs	r3, #171	@ 0xab
 800179a:	4618      	mov	r0, r3
 800179c:	f000 f8e0 	bl	8001960 <BMP180_ReadReg>
 80017a0:	4603      	mov	r3, r0
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4323      	orrs	r3, r4
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	4b5d      	ldr	r3, [pc, #372]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80017aa:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 80017ac:	23ac      	movs	r3, #172	@ 0xac
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 f8d6 	bl	8001960 <BMP180_ReadReg>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	b21c      	sxth	r4, r3
 80017bc:	23ad      	movs	r3, #173	@ 0xad
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 f8ce 	bl	8001960 <BMP180_ReadReg>
 80017c4:	4603      	mov	r3, r0
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	4323      	orrs	r3, r4
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	4b54      	ldr	r3, [pc, #336]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80017ce:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 80017d0:	23ae      	movs	r3, #174	@ 0xae
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f8c4 	bl	8001960 <BMP180_ReadReg>
 80017d8:	4603      	mov	r3, r0
 80017da:	b21b      	sxth	r3, r3
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	b21c      	sxth	r4, r3
 80017e0:	23af      	movs	r3, #175	@ 0xaf
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 f8bc 	bl	8001960 <BMP180_ReadReg>
 80017e8:	4603      	mov	r3, r0
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4323      	orrs	r3, r4
 80017ee:	b21a      	sxth	r2, r3
 80017f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80017f2:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 80017f4:	23b0      	movs	r3, #176	@ 0xb0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f8b2 	bl	8001960 <BMP180_ReadReg>
 80017fc:	4603      	mov	r3, r0
 80017fe:	b21b      	sxth	r3, r3
 8001800:	021b      	lsls	r3, r3, #8
 8001802:	b21c      	sxth	r4, r3
 8001804:	23b1      	movs	r3, #177	@ 0xb1
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f8aa 	bl	8001960 <BMP180_ReadReg>
 800180c:	4603      	mov	r3, r0
 800180e:	b21b      	sxth	r3, r3
 8001810:	4323      	orrs	r3, r4
 8001812:	b21b      	sxth	r3, r3
 8001814:	b29a      	uxth	r2, r3
 8001816:	4b42      	ldr	r3, [pc, #264]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 8001818:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 800181a:	23b2      	movs	r3, #178	@ 0xb2
 800181c:	4618      	mov	r0, r3
 800181e:	f000 f89f 	bl	8001960 <BMP180_ReadReg>
 8001822:	4603      	mov	r3, r0
 8001824:	b21b      	sxth	r3, r3
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	b21c      	sxth	r4, r3
 800182a:	23b3      	movs	r3, #179	@ 0xb3
 800182c:	4618      	mov	r0, r3
 800182e:	f000 f897 	bl	8001960 <BMP180_ReadReg>
 8001832:	4603      	mov	r3, r0
 8001834:	b21b      	sxth	r3, r3
 8001836:	4323      	orrs	r3, r4
 8001838:	b21b      	sxth	r3, r3
 800183a:	b29a      	uxth	r2, r3
 800183c:	4b38      	ldr	r3, [pc, #224]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 800183e:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 8001840:	23b4      	movs	r3, #180	@ 0xb4
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f88c 	bl	8001960 <BMP180_ReadReg>
 8001848:	4603      	mov	r3, r0
 800184a:	b21b      	sxth	r3, r3
 800184c:	021b      	lsls	r3, r3, #8
 800184e:	b21c      	sxth	r4, r3
 8001850:	23b5      	movs	r3, #181	@ 0xb5
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f884 	bl	8001960 <BMP180_ReadReg>
 8001858:	4603      	mov	r3, r0
 800185a:	b21b      	sxth	r3, r3
 800185c:	4323      	orrs	r3, r4
 800185e:	b21b      	sxth	r3, r3
 8001860:	b29a      	uxth	r2, r3
 8001862:	4b2f      	ldr	r3, [pc, #188]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 8001864:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8001866:	23b6      	movs	r3, #182	@ 0xb6
 8001868:	4618      	mov	r0, r3
 800186a:	f000 f879 	bl	8001960 <BMP180_ReadReg>
 800186e:	4603      	mov	r3, r0
 8001870:	b21b      	sxth	r3, r3
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	b21c      	sxth	r4, r3
 8001876:	23b7      	movs	r3, #183	@ 0xb7
 8001878:	4618      	mov	r0, r3
 800187a:	f000 f871 	bl	8001960 <BMP180_ReadReg>
 800187e:	4603      	mov	r3, r0
 8001880:	b21b      	sxth	r3, r3
 8001882:	4323      	orrs	r3, r4
 8001884:	b21a      	sxth	r2, r3
 8001886:	4b26      	ldr	r3, [pc, #152]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 8001888:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 800188a:	23b8      	movs	r3, #184	@ 0xb8
 800188c:	4618      	mov	r0, r3
 800188e:	f000 f867 	bl	8001960 <BMP180_ReadReg>
 8001892:	4603      	mov	r3, r0
 8001894:	b21b      	sxth	r3, r3
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	b21c      	sxth	r4, r3
 800189a:	23b9      	movs	r3, #185	@ 0xb9
 800189c:	4618      	mov	r0, r3
 800189e:	f000 f85f 	bl	8001960 <BMP180_ReadReg>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	4323      	orrs	r3, r4
 80018a8:	b21a      	sxth	r2, r3
 80018aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80018ac:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 80018ae:	23ba      	movs	r3, #186	@ 0xba
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 f855 	bl	8001960 <BMP180_ReadReg>
 80018b6:	4603      	mov	r3, r0
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	b21c      	sxth	r4, r3
 80018be:	23bb      	movs	r3, #187	@ 0xbb
 80018c0:	4618      	mov	r0, r3
 80018c2:	f000 f84d 	bl	8001960 <BMP180_ReadReg>
 80018c6:	4603      	mov	r3, r0
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	4323      	orrs	r3, r4
 80018cc:	b21a      	sxth	r2, r3
 80018ce:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80018d0:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 80018d2:	23bc      	movs	r3, #188	@ 0xbc
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 f843 	bl	8001960 <BMP180_ReadReg>
 80018da:	4603      	mov	r3, r0
 80018dc:	b21b      	sxth	r3, r3
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	b21c      	sxth	r4, r3
 80018e2:	23bd      	movs	r3, #189	@ 0xbd
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 f83b 	bl	8001960 <BMP180_ReadReg>
 80018ea:	4603      	mov	r3, r0
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	4323      	orrs	r3, r4
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 80018f4:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 80018f6:	23be      	movs	r3, #190	@ 0xbe
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 f831 	bl	8001960 <BMP180_ReadReg>
 80018fe:	4603      	mov	r3, r0
 8001900:	b21b      	sxth	r3, r3
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	b21c      	sxth	r4, r3
 8001906:	23bf      	movs	r3, #191	@ 0xbf
 8001908:	4618      	mov	r0, r3
 800190a:	f000 f829 	bl	8001960 <BMP180_ReadReg>
 800190e:	4603      	mov	r3, r0
 8001910:	b21b      	sxth	r3, r3
 8001912:	4323      	orrs	r3, r4
 8001914:	b21a      	sxth	r2, r3
 8001916:	4b02      	ldr	r3, [pc, #8]	@ (8001920 <BMP180_UpdateCalibrationData+0x19c>)
 8001918:	829a      	strh	r2, [r3, #20]
}
 800191a:	bf00      	nop
 800191c:	bd98      	pop	{r3, r4, r7, pc}
 800191e:	bf00      	nop
 8001920:	20000124 	.word	0x20000124

08001924 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af02      	add	r7, sp, #8
 800192a:	4603      	mov	r3, r0
 800192c:	460a      	mov	r2, r1
 800192e:	71fb      	strb	r3, [r7, #7]
 8001930:	4613      	mov	r3, r2
 8001932:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	733b      	strb	r3, [r7, #12]
 8001938:	79bb      	ldrb	r3, [r7, #6]
 800193a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 800193c:	4b07      	ldr	r3, [pc, #28]	@ (800195c <BMP180_WriteReg+0x38>)
 800193e:	6818      	ldr	r0, [r3, #0]
 8001940:	f107 020c 	add.w	r2, r7, #12
 8001944:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2302      	movs	r3, #2
 800194c:	21ee      	movs	r1, #238	@ 0xee
 800194e:	f001 fd35 	bl	80033bc <HAL_I2C_Master_Transmit>
}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000120 	.word	0x20000120

08001960 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af02      	add	r7, sp, #8
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <BMP180_ReadReg+0x40>)
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	1dfa      	adds	r2, r7, #7
 8001970:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	2301      	movs	r3, #1
 8001978:	21ee      	movs	r1, #238	@ 0xee
 800197a:	f001 fd1f 	bl	80033bc <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <BMP180_ReadReg+0x40>)
 8001980:	6818      	ldr	r0, [r3, #0]
 8001982:	f107 020f 	add.w	r2, r7, #15
 8001986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2301      	movs	r3, #1
 800198e:	21ee      	movs	r1, #238	@ 0xee
 8001990:	f001 fe12 	bl	80035b8 <HAL_I2C_Master_Receive>
	return result;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000120 	.word	0x20000120

080019a4 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 80019a4:	b590      	push	{r4, r7, lr}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 80019aa:	232e      	movs	r3, #46	@ 0x2e
 80019ac:	4619      	mov	r1, r3
 80019ae:	20f4      	movs	r0, #244	@ 0xf4
 80019b0:	f7ff ffb8 	bl	8001924 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 80019b4:	2305      	movs	r3, #5
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 fdfe 	bl	80025b8 <HAL_Delay>
	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 80019bc:	20f6      	movs	r0, #246	@ 0xf6
 80019be:	f7ff ffcf 	bl	8001960 <BMP180_ReadReg>
 80019c2:	4603      	mov	r3, r0
 80019c4:	021c      	lsls	r4, r3, #8
 80019c6:	20f7      	movs	r0, #247	@ 0xf7
 80019c8:	f7ff ffca 	bl	8001960 <BMP180_ReadReg>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4323      	orrs	r3, r4
 80019d0:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <BMP180_GetRawTemperature+0x84>)
 80019d4:	895b      	ldrh	r3, [r3, #10]
 80019d6:	461a      	mov	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	1a9b      	subs	r3, r3, r2
 80019dc:	4a12      	ldr	r2, [pc, #72]	@ (8001a28 <BMP180_GetRawTemperature+0x84>)
 80019de:	8912      	ldrh	r2, [r2, #8]
 80019e0:	fb02 f303 	mul.w	r3, r2, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	da02      	bge.n	80019ee <BMP180_GetRawTemperature+0x4a>
 80019e8:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80019ec:	337f      	adds	r3, #127	@ 0x7f
 80019ee:	13db      	asrs	r3, r3, #15
 80019f0:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <BMP180_GetRawTemperature+0x84>)
 80019f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80019f8:	02da      	lsls	r2, r3, #11
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <BMP180_GetRawTemperature+0x84>)
 80019fc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a00:	4619      	mov	r1, r3
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a0a:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	3308      	adds	r3, #8
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	da00      	bge.n	8001a1e <BMP180_GetRawTemperature+0x7a>
 8001a1c:	330f      	adds	r3, #15
 8001a1e:	111b      	asrs	r3, r3, #4
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd90      	pop	{r4, r7, pc}
 8001a28:	20000124 	.word	0x20000124

08001a2c <BMP180_GetTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in degrees Celsius.
 */
float BMP180_GetTemperature(void) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
	int32_t temp = BMP180_GetRawTemperature();
 8001a32:	f7ff ffb7 	bl	80019a4 <BMP180_GetRawTemperature>
 8001a36:	6078      	str	r0, [r7, #4]
	return temp / 10.0;
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7fe fd1f 	bl	800047c <__aeabi_i2d>
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <BMP180_GetTemperature+0x38>)
 8001a44:	f7fe feae 	bl	80007a4 <__aeabi_ddiv>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7fe ff90 	bl	8000974 <__aeabi_d2f>
 8001a54:	4603      	mov	r3, r0
 8001a56:	ee07 3a90 	vmov	s15, r3
}
 8001a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40240000 	.word	0x40240000

08001a68 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08c      	sub	sp, #48	@ 0x30
 8001a6c:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8001a6e:	232e      	movs	r3, #46	@ 0x2e
 8001a70:	4619      	mov	r1, r3
 8001a72:	20f4      	movs	r0, #244	@ 0xf4
 8001a74:	f7ff ff56 	bl	8001924 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8001a78:	2305      	movs	r3, #5
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 fd9c 	bl	80025b8 <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 8001a80:	f000 f902 	bl	8001c88 <BMP180_GetUT>
 8001a84:	62b8      	str	r0, [r7, #40]	@ 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 8001a86:	4b7b      	ldr	r3, [pc, #492]	@ (8001c74 <BMP180_GetPressure+0x20c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c78 <BMP180_GetPressure+0x210>)
 8001a8e:	5c9b      	ldrb	r3, [r3, r2]
 8001a90:	4619      	mov	r1, r3
 8001a92:	20f4      	movs	r0, #244	@ 0xf4
 8001a94:	f7ff ff46 	bl	8001924 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8001a98:	4b76      	ldr	r3, [pc, #472]	@ (8001c74 <BMP180_GetPressure+0x20c>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4b77      	ldr	r3, [pc, #476]	@ (8001c7c <BMP180_GetPressure+0x214>)
 8001aa0:	5c9b      	ldrb	r3, [r3, r2]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 fd88 	bl	80025b8 <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8001aa8:	f000 f8fc 	bl	8001ca4 <BMP180_GetUP>
 8001aac:	6278      	str	r0, [r7, #36]	@ 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8001aae:	4b74      	ldr	r3, [pc, #464]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001ab0:	895b      	ldrh	r3, [r3, #10]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab6:	1a9b      	subs	r3, r3, r2
 8001ab8:	4a71      	ldr	r2, [pc, #452]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001aba:	8912      	ldrh	r2, [r2, #8]
 8001abc:	fb02 f303 	mul.w	r3, r2, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	da02      	bge.n	8001aca <BMP180_GetPressure+0x62>
 8001ac4:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001ac8:	337f      	adds	r3, #127	@ 0x7f
 8001aca:	13db      	asrs	r3, r3, #15
 8001acc:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8001ace:	4b6c      	ldr	r3, [pc, #432]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001ad0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ad4:	02da      	lsls	r2, r3, #11
 8001ad6:	4b6a      	ldr	r3, [pc, #424]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001ad8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001adc:	4619      	mov	r1, r3
 8001ade:	6a3b      	ldr	r3, [r7, #32]
 8001ae0:	440b      	add	r3, r1
 8001ae2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ae6:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8001ae8:	6a3a      	ldr	r2, [r7, #32]
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	4413      	add	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8001af6:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 8001af8:	4b61      	ldr	r3, [pc, #388]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001afa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001afe:	461a      	mov	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	fb03 f303 	mul.w	r3, r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	da01      	bge.n	8001b0e <BMP180_GetPressure+0xa6>
 8001b0a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001b0e:	131b      	asrs	r3, r3, #12
 8001b10:	fb02 f303 	mul.w	r3, r2, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	da01      	bge.n	8001b1c <BMP180_GetPressure+0xb4>
 8001b18:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001b1c:	12db      	asrs	r3, r3, #11
 8001b1e:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 8001b20:	4b57      	ldr	r3, [pc, #348]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001b22:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b26:	461a      	mov	r2, r3
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fb02 f303 	mul.w	r3, r2, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	da01      	bge.n	8001b36 <BMP180_GetPressure+0xce>
 8001b32:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001b36:	12db      	asrs	r3, r3, #11
 8001b38:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 8001b3a:	6a3a      	ldr	r2, [r7, #32]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	4413      	add	r3, r2
 8001b40:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 8001b42:	4b4f      	ldr	r3, [pc, #316]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b48:	009a      	lsls	r2, r3, #2
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4a49      	ldr	r2, [pc, #292]	@ (8001c74 <BMP180_GetPressure+0x20c>)
 8001b50:	7812      	ldrb	r2, [r2, #0]
 8001b52:	4093      	lsls	r3, r2
 8001b54:	3302      	adds	r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	da00      	bge.n	8001b5c <BMP180_GetPressure+0xf4>
 8001b5a:	3303      	adds	r3, #3
 8001b5c:	109b      	asrs	r3, r3, #2
 8001b5e:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8001b60:	4b47      	ldr	r3, [pc, #284]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001b62:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b66:	461a      	mov	r2, r3
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fb02 f303 	mul.w	r3, r2, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	da02      	bge.n	8001b78 <BMP180_GetPressure+0x110>
 8001b72:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 8001b76:	331f      	adds	r3, #31
 8001b78:	135b      	asrs	r3, r3, #13
 8001b7a:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 8001b7c:	4b40      	ldr	r3, [pc, #256]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001b7e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b82:	461a      	mov	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fb03 f303 	mul.w	r3, r3, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	da01      	bge.n	8001b92 <BMP180_GetPressure+0x12a>
 8001b8e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001b92:	131b      	asrs	r3, r3, #12
 8001b94:	fb02 f303 	mul.w	r3, r2, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da02      	bge.n	8001ba2 <BMP180_GetPressure+0x13a>
 8001b9c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001ba0:	33ff      	adds	r3, #255	@ 0xff
 8001ba2:	141b      	asrs	r3, r3, #16
 8001ba4:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 8001ba6:	6a3a      	ldr	r2, [r7, #32]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	4413      	add	r3, r2
 8001bac:	3302      	adds	r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	da00      	bge.n	8001bb4 <BMP180_GetPressure+0x14c>
 8001bb2:	3303      	adds	r3, #3
 8001bb4:	109b      	asrs	r3, r3, #2
 8001bb6:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 8001bb8:	4b31      	ldr	r3, [pc, #196]	@ (8001c80 <BMP180_GetPressure+0x218>)
 8001bba:	88db      	ldrh	r3, [r3, #6]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001bc4:	fb02 f303 	mul.w	r3, r2, r3
 8001bc8:	0bdb      	lsrs	r3, r3, #15
 8001bca:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 8001bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	4a28      	ldr	r2, [pc, #160]	@ (8001c74 <BMP180_GetPressure+0x20c>)
 8001bd4:	7812      	ldrb	r2, [r2, #0]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001bdc:	410a      	asrs	r2, r1
 8001bde:	fb02 f303 	mul.w	r3, r2, r3
 8001be2:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	db06      	blt.n	8001bf8 <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	005a      	lsls	r2, r3, #1
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bf6:	e005      	b.n	8001c04 <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 8001c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	da00      	bge.n	8001c0c <BMP180_GetPressure+0x1a4>
 8001c0a:	33ff      	adds	r3, #255	@ 0xff
 8001c0c:	121b      	asrs	r3, r3, #8
 8001c0e:	461a      	mov	r2, r3
 8001c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da00      	bge.n	8001c18 <BMP180_GetPressure+0x1b0>
 8001c16:	33ff      	adds	r3, #255	@ 0xff
 8001c18:	121b      	asrs	r3, r3, #8
 8001c1a:	fb02 f303 	mul.w	r3, r2, r3
 8001c1e:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	f640 32de 	movw	r2, #3038	@ 0xbde
 8001c26:	fb02 f303 	mul.w	r3, r2, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	da02      	bge.n	8001c34 <BMP180_GetPressure+0x1cc>
 8001c2e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001c32:	33ff      	adds	r3, #255	@ 0xff
 8001c34:	141b      	asrs	r3, r3, #16
 8001c36:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 8001c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c3a:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <BMP180_GetPressure+0x21c>)
 8001c3c:	fb02 f303 	mul.w	r3, r2, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	da02      	bge.n	8001c4a <BMP180_GetPressure+0x1e2>
 8001c44:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001c48:	33ff      	adds	r3, #255	@ 0xff
 8001c4a:	141b      	asrs	r3, r3, #16
 8001c4c:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 8001c4e:	6a3a      	ldr	r2, [r7, #32]
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	4413      	add	r3, r2
 8001c54:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	da00      	bge.n	8001c5e <BMP180_GetPressure+0x1f6>
 8001c5c:	330f      	adds	r3, #15
 8001c5e:	111b      	asrs	r3, r3, #4
 8001c60:	461a      	mov	r2, r3
 8001c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c64:	4413      	add	r3, r2
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
	return p;
 8001c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3730      	adds	r7, #48	@ 0x30
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	2000013a 	.word	0x2000013a
 8001c78:	080060e0 	.word	0x080060e0
 8001c7c:	080060e4 	.word	0x080060e4
 8001c80:	20000124 	.word	0x20000124
 8001c84:	ffffe343 	.word	0xffffe343

08001c88 <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 8001c88:	b598      	push	{r3, r4, r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8001c8c:	20f6      	movs	r0, #246	@ 0xf6
 8001c8e:	f7ff fe67 	bl	8001960 <BMP180_ReadReg>
 8001c92:	4603      	mov	r3, r0
 8001c94:	021c      	lsls	r4, r3, #8
 8001c96:	20f7      	movs	r0, #247	@ 0xf7
 8001c98:	f7ff fe62 	bl	8001960 <BMP180_ReadReg>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	4323      	orrs	r3, r4
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	bd98      	pop	{r3, r4, r7, pc}

08001ca4 <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 8001ca4:	b598      	push	{r3, r4, r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8001ca8:	20f6      	movs	r0, #246	@ 0xf6
 8001caa:	f7ff fe59 	bl	8001960 <BMP180_ReadReg>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	041c      	lsls	r4, r3, #16
 8001cb2:	20f7      	movs	r0, #247	@ 0xf7
 8001cb4:	f7ff fe54 	bl	8001960 <BMP180_ReadReg>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	431c      	orrs	r4, r3
 8001cbe:	20f8      	movs	r0, #248	@ 0xf8
 8001cc0:	f7ff fe4e 	bl	8001960 <BMP180_ReadReg>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	ea44 0203 	orr.w	r2, r4, r3
 8001cca:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <BMP180_GetUP+0x38>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	f1c3 0308 	rsb	r3, r3, #8
 8001cd2:	fa42 f303 	asr.w	r3, r2, r3
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	bd98      	pop	{r3, r4, r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000013a 	.word	0x2000013a

08001ce0 <Read_Temperature>:

#include "sensor_hw.h"
#include "bmp180.h"
#include <math.h>

static float Read_Temperature(void){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	return BMP180_GetTemperature();
 8001ce4:	f7ff fea2 	bl	8001a2c <BMP180_GetTemperature>
 8001ce8:	eef0 7a40 	vmov.f32	s15, s0
}
 8001cec:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <Read_Altitude>:

static float Read_Altitude(void){
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
	float pressure = (float)BMP180_GetPressure()/100.0f;
 8001cfa:	f7ff feb5 	bl	8001a68 <BMP180_GetPressure>
 8001cfe:	ee07 0a90 	vmov	s15, r0
 8001d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d06:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001d54 <Read_Altitude+0x60>
 8001d0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d0e:	edc7 7a01 	vstr	s15, [r7, #4]
	float altitude = -44330*(1.0f-powf(1013.25f/pressure, 0.1903f));
 8001d12:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001d58 <Read_Altitude+0x64>
 8001d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d1e:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001d5c <Read_Altitude+0x68>
 8001d22:	eeb0 0a47 	vmov.f32	s0, s14
 8001d26:	f003 fdd7 	bl	80058d8 <powf>
 8001d2a:	eef0 7a40 	vmov.f32	s15, s0
 8001d2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d36:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001d60 <Read_Altitude+0x6c>
 8001d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d3e:	edc7 7a00 	vstr	s15, [r7]
	return altitude;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	ee07 3a90 	vmov	s15, r3
}
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	42c80000 	.word	0x42c80000
 8001d58:	447d5000 	.word	0x447d5000
 8001d5c:	3e42de01 	.word	0x3e42de01
 8001d60:	c72d2a00 	.word	0xc72d2a00

08001d64 <Read_Sensor>:

float Read_Sensor(SensorIndex_t idx){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	return 0.0f;
	*/

	// This part would be better like the top but this way it will always be a warning, below is warning free

    if (idx >= SENSOR_COUNT)
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d902      	bls.n	8001d7a <Read_Sensor+0x16>
    {
        // Invalid sensor index
        return 0.0f;
 8001d74:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8001da8 <Read_Sensor+0x44>
 8001d78:	e011      	b.n	8001d9e <Read_Sensor+0x3a>
    }

	switch(idx){
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d002      	beq.n	8001d86 <Read_Sensor+0x22>
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d005      	beq.n	8001d90 <Read_Sensor+0x2c>
 8001d84:	e009      	b.n	8001d9a <Read_Sensor+0x36>
		case IDX_TEMP: return Read_Temperature();
 8001d86:	f7ff ffab 	bl	8001ce0 <Read_Temperature>
 8001d8a:	eef0 7a40 	vmov.f32	s15, s0
 8001d8e:	e006      	b.n	8001d9e <Read_Sensor+0x3a>
		case IDX_ALT: return Read_Altitude();
 8001d90:	f7ff ffb0 	bl	8001cf4 <Read_Altitude>
 8001d94:	eef0 7a40 	vmov.f32	s15, s0
 8001d98:	e001      	b.n	8001d9e <Read_Sensor+0x3a>
		default: return 0.0f;
 8001d9a:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8001da8 <Read_Sensor+0x44>
	}
}
 8001d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	00000000 	.word	0x00000000

08001dac <BMP_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Sensor wiring
void BMP_Init(I2C_HandleTypeDef *i2c_loc){
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	  BMP180_Init(i2c_loc);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7ff fcc5 	bl	8001744 <BMP180_Init>
	  BMP180_SetOversampling(BMP180_STANDARD);
 8001dba:	2001      	movs	r0, #1
 8001dbc:	f7ff fcd2 	bl	8001764 <BMP180_SetOversampling>
	  BMP180_UpdateCalibrationData();
 8001dc0:	f7ff fce0 	bl	8001784 <BMP180_UpdateCalibrationData>
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <AllSensor_Init>:

void AllSensor_Init(void){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	BMP_Init(&hi2c2);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <AllSensor_Init+0x10>)
 8001dd2:	f7ff ffeb 	bl	8001dac <BMP_Init>
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	2000013c 	.word	0x2000013c

08001de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8001de6:	f000 fb75 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dea:	f000 f843 	bl	8001e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dee:	f000 f939 	bl	8002064 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001df2:	f000 f90d 	bl	8002010 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001df6:	f000 f8a7 	bl	8001f48 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001dfa:	f000 f8d3 	bl	8001fa4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  Scheduler_Init();
 8001dfe:	f7ff fa33 	bl	8001268 <Scheduler_Init>
  Sensor_Init();
 8001e02:	f7ff fac7 	bl	8001394 <Sensor_Init>
  AllSensor_Init();
 8001e06:	f7ff ffe1 	bl	8001dcc <AllSensor_Init>
  CommProtocol_Init(&hspi2);
 8001e0a:	4816      	ldr	r0, [pc, #88]	@ (8001e64 <main+0x84>)
 8001e0c:	f7ff f858 	bl	8000ec0 <CommProtocol_Init>
  CommManager_Init(Comm_GetInterface());
 8001e10:	f7ff f89a 	bl	8000f48 <Comm_GetInterface>
 8001e14:	4603      	mov	r3, r0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fff6 	bl	8000e08 <CommManager_Init>

  int lel = 2;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	607b      	str	r3, [r7, #4]
  if (HAL_I2C_IsDeviceReady(&hi2c2, 0x77<<1, 3, 100) != HAL_OK) {
 8001e20:	2364      	movs	r3, #100	@ 0x64
 8001e22:	2203      	movs	r2, #3
 8001e24:	21ee      	movs	r1, #238	@ 0xee
 8001e26:	4810      	ldr	r0, [pc, #64]	@ (8001e68 <main+0x88>)
 8001e28:	f001 fdf8 	bl	8003a1c <HAL_I2C_IsDeviceReady>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <main+0x56>
      lel = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Scheduler_Run();
 8001e36:	f7ff fa31 	bl	800129c <Scheduler_Run>

	lel++;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	607b      	str	r3, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET){
 8001e40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e44:	4809      	ldr	r0, [pc, #36]	@ (8001e6c <main+0x8c>)
 8001e46:	f001 f929 	bl	800309c <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1f2      	bne.n	8001e36 <main+0x56>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001e50:	2120      	movs	r1, #32
 8001e52:	4807      	ldr	r0, [pc, #28]	@ (8001e70 <main+0x90>)
 8001e54:	f001 f953 	bl	80030fe <HAL_GPIO_TogglePin>
		HAL_Delay(300);
 8001e58:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001e5c:	f000 fbac 	bl	80025b8 <HAL_Delay>
	Scheduler_Run();
 8001e60:	e7e9      	b.n	8001e36 <main+0x56>
 8001e62:	bf00      	nop
 8001e64:	20000190 	.word	0x20000190
 8001e68:	2000013c 	.word	0x2000013c
 8001e6c:	40020800 	.word	0x40020800
 8001e70:	40020000 	.word	0x40020000

08001e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b094      	sub	sp, #80	@ 0x50
 8001e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e7a:	f107 0320 	add.w	r3, r7, #32
 8001e7e:	2230      	movs	r2, #48	@ 0x30
 8001e80:	2100      	movs	r1, #0
 8001e82:	4618      	mov	r0, r3
 8001e84:	f003 fce8 	bl	8005858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e88:	f107 030c 	add.w	r3, r7, #12
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	4b28      	ldr	r3, [pc, #160]	@ (8001f40 <SystemClock_Config+0xcc>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea0:	4a27      	ldr	r2, [pc, #156]	@ (8001f40 <SystemClock_Config+0xcc>)
 8001ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea8:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <SystemClock_Config+0xcc>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	4b22      	ldr	r3, [pc, #136]	@ (8001f44 <SystemClock_Config+0xd0>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a21      	ldr	r2, [pc, #132]	@ (8001f44 <SystemClock_Config+0xd0>)
 8001ebe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f44 <SystemClock_Config+0xd0>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ed8:	2310      	movs	r3, #16
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001edc:	2302      	movs	r3, #2
 8001ede:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001ee4:	2310      	movs	r3, #16
 8001ee6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ee8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef6:	f107 0320 	add.w	r3, r7, #32
 8001efa:	4618      	mov	r0, r3
 8001efc:	f002 fa42 	bl	8004384 <HAL_RCC_OscConfig>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f06:	f000 f941 	bl	800218c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0a:	230f      	movs	r3, #15
 8001f0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001f12:	2380      	movs	r3, #128	@ 0x80
 8001f14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	2101      	movs	r1, #1
 8001f26:	4618      	mov	r0, r3
 8001f28:	f002 fca4 	bl	8004874 <HAL_RCC_ClockConfig>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f32:	f000 f92b 	bl	800218c <Error_Handler>
  }
}
 8001f36:	bf00      	nop
 8001f38:	3750      	adds	r7, #80	@ 0x50
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40007000 	.word	0x40007000

08001f48 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f4e:	4a13      	ldr	r2, [pc, #76]	@ (8001f9c <MX_I2C2_Init+0x54>)
 8001f50:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f52:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f54:	4a12      	ldr	r2, [pc, #72]	@ (8001fa0 <MX_I2C2_Init+0x58>)
 8001f56:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f58:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f64:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f6a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f78:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001f84:	4804      	ldr	r0, [pc, #16]	@ (8001f98 <MX_I2C2_Init+0x50>)
 8001f86:	f001 f8d5 	bl	8003134 <HAL_I2C_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001f90:	f000 f8fc 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	2000013c 	.word	0x2000013c
 8001f9c:	40005800 	.word	0x40005800
 8001fa0:	000186a0 	.word	0x000186a0

08001fa4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001fa8:	4b17      	ldr	r3, [pc, #92]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001faa:	4a18      	ldr	r2, [pc, #96]	@ (800200c <MX_SPI2_Init+0x68>)
 8001fac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001fae:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fb0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fb4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fb6:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fbc:	4b12      	ldr	r3, [pc, #72]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fc2:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fd4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fd8:	2238      	movs	r2, #56	@ 0x38
 8001fda:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fe2:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fe8:	4b07      	ldr	r3, [pc, #28]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001fee:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001ff0:	220a      	movs	r2, #10
 8001ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ff4:	4804      	ldr	r0, [pc, #16]	@ (8002008 <MX_SPI2_Init+0x64>)
 8001ff6:	f002 fe5d 	bl	8004cb4 <HAL_SPI_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002000:	f000 f8c4 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000190 	.word	0x20000190
 800200c:	40003800 	.word	0x40003800

08002010 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002014:	4b11      	ldr	r3, [pc, #68]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002016:	4a12      	ldr	r2, [pc, #72]	@ (8002060 <MX_USART2_UART_Init+0x50>)
 8002018:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800201a:	4b10      	ldr	r3, [pc, #64]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 800201c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002020:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002022:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 800202a:	2200      	movs	r2, #0
 800202c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800202e:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002034:	4b09      	ldr	r3, [pc, #36]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002036:	220c      	movs	r2, #12
 8002038:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800203a:	4b08      	ldr	r3, [pc, #32]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002042:	2200      	movs	r2, #0
 8002044:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002046:	4805      	ldr	r0, [pc, #20]	@ (800205c <MX_USART2_UART_Init+0x4c>)
 8002048:	f003 f942 	bl	80052d0 <HAL_UART_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002052:	f000 f89b 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200001e8 	.word	0x200001e8
 8002060:	40004400 	.word	0x40004400

08002064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	4b3f      	ldr	r3, [pc, #252]	@ (800217c <MX_GPIO_Init+0x118>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	4a3e      	ldr	r2, [pc, #248]	@ (800217c <MX_GPIO_Init+0x118>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6313      	str	r3, [r2, #48]	@ 0x30
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <MX_GPIO_Init+0x118>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	4b38      	ldr	r3, [pc, #224]	@ (800217c <MX_GPIO_Init+0x118>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	4a37      	ldr	r2, [pc, #220]	@ (800217c <MX_GPIO_Init+0x118>)
 80020a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a6:	4b35      	ldr	r3, [pc, #212]	@ (800217c <MX_GPIO_Init+0x118>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	4b31      	ldr	r3, [pc, #196]	@ (800217c <MX_GPIO_Init+0x118>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	4a30      	ldr	r2, [pc, #192]	@ (800217c <MX_GPIO_Init+0x118>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c2:	4b2e      	ldr	r3, [pc, #184]	@ (800217c <MX_GPIO_Init+0x118>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	4b2a      	ldr	r3, [pc, #168]	@ (800217c <MX_GPIO_Init+0x118>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a29      	ldr	r2, [pc, #164]	@ (800217c <MX_GPIO_Init+0x118>)
 80020d8:	f043 0302 	orr.w	r3, r3, #2
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b27      	ldr	r3, [pc, #156]	@ (800217c <MX_GPIO_Init+0x118>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2120      	movs	r1, #32
 80020ee:	4824      	ldr	r0, [pc, #144]	@ (8002180 <MX_GPIO_Init+0x11c>)
 80020f0:	f000 ffec 	bl	80030cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80020f4:	2200      	movs	r2, #0
 80020f6:	2140      	movs	r1, #64	@ 0x40
 80020f8:	4822      	ldr	r0, [pc, #136]	@ (8002184 <MX_GPIO_Init+0x120>)
 80020fa:	f000 ffe7 	bl	80030cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002104:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002108:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	481b      	ldr	r0, [pc, #108]	@ (8002184 <MX_GPIO_Init+0x120>)
 8002116:	f000 fe3d 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800211a:	2320      	movs	r3, #32
 800211c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211e:	2301      	movs	r3, #1
 8002120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	4619      	mov	r1, r3
 8002130:	4813      	ldr	r0, [pc, #76]	@ (8002180 <MX_GPIO_Init+0x11c>)
 8002132:	f000 fe2f 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002136:	2340      	movs	r3, #64	@ 0x40
 8002138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800213a:	2301      	movs	r3, #1
 800213c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	4619      	mov	r1, r3
 800214c:	480d      	ldr	r0, [pc, #52]	@ (8002184 <MX_GPIO_Init+0x120>)
 800214e:	f000 fe21 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002152:	2340      	movs	r3, #64	@ 0x40
 8002154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002156:	2312      	movs	r3, #18
 8002158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002162:	2304      	movs	r3, #4
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	4806      	ldr	r0, [pc, #24]	@ (8002188 <MX_GPIO_Init+0x124>)
 800216e:	f000 fe11 	bl	8002d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	@ 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40023800 	.word	0x40023800
 8002180:	40020000 	.word	0x40020000
 8002184:	40020800 	.word	0x40020800
 8002188:	40020400 	.word	0x40020400

0800218c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002190:	b672      	cpsid	i
}
 8002192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <Error_Handler+0x8>

08002198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a6:	4a0f      	ldr	r2, [pc, #60]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b6:	607b      	str	r3, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_MspInit+0x4c>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d2:	603b      	str	r3, [r7, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021d6:	2007      	movs	r0, #7
 80021d8:	f000 fac4 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40023800 	.word	0x40023800

080021e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a22      	ldr	r2, [pc, #136]	@ (8002290 <HAL_I2C_MspInit+0xa8>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d13d      	bne.n	8002286 <HAL_I2C_MspInit+0x9e>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
 800220e:	4b21      	ldr	r3, [pc, #132]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	4a20      	ldr	r2, [pc, #128]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 8002214:	f043 0302 	orr.w	r3, r3, #2
 8002218:	6313      	str	r3, [r2, #48]	@ 0x30
 800221a:	4b1e      	ldr	r3, [pc, #120]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002226:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800222a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800222c:	2312      	movs	r3, #18
 800222e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002234:	2303      	movs	r3, #3
 8002236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002238:	2304      	movs	r3, #4
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	4815      	ldr	r0, [pc, #84]	@ (8002298 <HAL_I2C_MspInit+0xb0>)
 8002244:	f000 fda6 	bl	8002d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800224c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224e:	2312      	movs	r3, #18
 8002250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800225a:	2309      	movs	r3, #9
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4619      	mov	r1, r3
 8002264:	480c      	ldr	r0, [pc, #48]	@ (8002298 <HAL_I2C_MspInit+0xb0>)
 8002266:	f000 fd95 	bl	8002d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	4a08      	ldr	r2, [pc, #32]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 8002274:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002278:	6413      	str	r3, [r2, #64]	@ 0x40
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <HAL_I2C_MspInit+0xac>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002286:	bf00      	nop
 8002288:	3728      	adds	r7, #40	@ 0x28
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40005800 	.word	0x40005800
 8002294:	40023800 	.word	0x40023800
 8002298:	40020400 	.word	0x40020400

0800229c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	@ 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a28      	ldr	r2, [pc, #160]	@ (800235c <HAL_SPI_MspInit+0xc0>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d14a      	bne.n	8002354 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ce:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b20      	ldr	r3, [pc, #128]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022e4:	f043 0304 	orr.w	r3, r3, #4
 80022e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	4a18      	ldr	r2, [pc, #96]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 8002300:	f043 0302 	orr.w	r3, r3, #2
 8002304:	6313      	str	r3, [r2, #48]	@ 0x30
 8002306:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <HAL_SPI_MspInit+0xc4>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002312:	230c      	movs	r3, #12
 8002314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002322:	2305      	movs	r3, #5
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	4619      	mov	r1, r3
 800232c:	480d      	ldr	r0, [pc, #52]	@ (8002364 <HAL_SPI_MspInit+0xc8>)
 800232e:	f000 fd31 	bl	8002d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002332:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002338:	2302      	movs	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002344:	2305      	movs	r3, #5
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	4619      	mov	r1, r3
 800234e:	4806      	ldr	r0, [pc, #24]	@ (8002368 <HAL_SPI_MspInit+0xcc>)
 8002350:	f000 fd20 	bl	8002d94 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002354:	bf00      	nop
 8002356:	3728      	adds	r7, #40	@ 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40003800 	.word	0x40003800
 8002360:	40023800 	.word	0x40023800
 8002364:	40020800 	.word	0x40020800
 8002368:	40020400 	.word	0x40020400

0800236c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	@ 0x28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a19      	ldr	r2, [pc, #100]	@ (80023f0 <HAL_UART_MspInit+0x84>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d12b      	bne.n	80023e6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	4b18      	ldr	r3, [pc, #96]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	4a17      	ldr	r2, [pc, #92]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 8002398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800239c:	6413      	str	r3, [r2, #64]	@ 0x40
 800239e:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	4a10      	ldr	r2, [pc, #64]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ba:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <HAL_UART_MspInit+0x88>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023c6:	230c      	movs	r3, #12
 80023c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023d6:	2307      	movs	r3, #7
 80023d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	4805      	ldr	r0, [pc, #20]	@ (80023f8 <HAL_UART_MspInit+0x8c>)
 80023e2:	f000 fcd7 	bl	8002d94 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	@ 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40004400 	.word	0x40004400
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020000 	.word	0x40020000

080023fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <NMI_Handler+0x4>

08002404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <HardFault_Handler+0x4>

0800240c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <MemManage_Handler+0x4>

08002414 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <BusFault_Handler+0x4>

0800241c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <UsageFault_Handler+0x4>

08002424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002452:	f000 f891 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002460:	4b06      	ldr	r3, [pc, #24]	@ (800247c <SystemInit+0x20>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002466:	4a05      	ldr	r2, [pc, #20]	@ (800247c <SystemInit+0x20>)
 8002468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800246c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002484:	f7ff ffea 	bl	800245c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002488:	480c      	ldr	r0, [pc, #48]	@ (80024bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800248a:	490d      	ldr	r1, [pc, #52]	@ (80024c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800248c:	4a0d      	ldr	r2, [pc, #52]	@ (80024c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002490:	e002      	b.n	8002498 <LoopCopyDataInit>

08002492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002496:	3304      	adds	r3, #4

08002498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800249c:	d3f9      	bcc.n	8002492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249e:	4a0a      	ldr	r2, [pc, #40]	@ (80024c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024a0:	4c0a      	ldr	r4, [pc, #40]	@ (80024cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a4:	e001      	b.n	80024aa <LoopFillZerobss>

080024a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a8:	3204      	adds	r2, #4

080024aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ac:	d3fb      	bcc.n	80024a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ae:	f003 f9e1 	bl	8005874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b2:	f7ff fc95 	bl	8001de0 <main>
  bx  lr    
 80024b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80024c4:	08006128 	.word	0x08006128
  ldr r2, =_sbss
 80024c8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80024cc:	2000036c 	.word	0x2000036c

080024d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <HAL_Init+0x40>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002514 <HAL_Init+0x40>)
 80024ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f0:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <HAL_Init+0x40>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a07      	ldr	r2, [pc, #28]	@ (8002514 <HAL_Init+0x40>)
 80024f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024fc:	2003      	movs	r0, #3
 80024fe:	f000 f931 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002502:	2000      	movs	r0, #0
 8002504:	f000 f808 	bl	8002518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002508:	f7ff fe46 	bl	8002198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40023c00 	.word	0x40023c00

08002518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002520:	4b12      	ldr	r3, [pc, #72]	@ (800256c <HAL_InitTick+0x54>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <HAL_InitTick+0x58>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4619      	mov	r1, r3
 800252a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800252e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f93b 	bl	80027b2 <HAL_SYSTICK_Config>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e00e      	b.n	8002564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b0f      	cmp	r3, #15
 800254a:	d80a      	bhi.n	8002562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800254c:	2200      	movs	r2, #0
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	f04f 30ff 	mov.w	r0, #4294967295
 8002554:	f000 f911 	bl	800277a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002558:	4a06      	ldr	r2, [pc, #24]	@ (8002574 <HAL_InitTick+0x5c>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	e000      	b.n	8002564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
}
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000008 	.word	0x20000008
 8002570:	20000010 	.word	0x20000010
 8002574:	2000000c 	.word	0x2000000c

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000010 	.word	0x20000010
 800259c:	20000230 	.word	0x20000230

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000230 	.word	0x20000230

080025b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	f7ff ffee 	bl	80025a0 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d005      	beq.n	80025de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025d2:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <HAL_Delay+0x44>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025de:	bf00      	nop
 80025e0:	f7ff ffde 	bl	80025a0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d8f7      	bhi.n	80025e0 <HAL_Delay+0x28>
  {
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000010 	.word	0x20000010

08002600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002610:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <__NVIC_SetPriorityGrouping+0x44>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800261c:	4013      	ands	r3, r2
 800261e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002628:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800262c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002632:	4a04      	ldr	r2, [pc, #16]	@ (8002644 <__NVIC_SetPriorityGrouping+0x44>)
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	60d3      	str	r3, [r2, #12]
}
 8002638:	bf00      	nop
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800264c:	4b04      	ldr	r3, [pc, #16]	@ (8002660 <__NVIC_GetPriorityGrouping+0x18>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	0a1b      	lsrs	r3, r3, #8
 8002652:	f003 0307 	and.w	r3, r3, #7
}
 8002656:	4618      	mov	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	6039      	str	r1, [r7, #0]
 800266e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002674:	2b00      	cmp	r3, #0
 8002676:	db0a      	blt.n	800268e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	b2da      	uxtb	r2, r3
 800267c:	490c      	ldr	r1, [pc, #48]	@ (80026b0 <__NVIC_SetPriority+0x4c>)
 800267e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002682:	0112      	lsls	r2, r2, #4
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	440b      	add	r3, r1
 8002688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800268c:	e00a      	b.n	80026a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4908      	ldr	r1, [pc, #32]	@ (80026b4 <__NVIC_SetPriority+0x50>)
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	f003 030f 	and.w	r3, r3, #15
 800269a:	3b04      	subs	r3, #4
 800269c:	0112      	lsls	r2, r2, #4
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	440b      	add	r3, r1
 80026a2:	761a      	strb	r2, [r3, #24]
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000e100 	.word	0xe000e100
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	@ 0x24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	f1c3 0307 	rsb	r3, r3, #7
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	bf28      	it	cs
 80026d6:	2304      	movcs	r3, #4
 80026d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3304      	adds	r3, #4
 80026de:	2b06      	cmp	r3, #6
 80026e0:	d902      	bls.n	80026e8 <NVIC_EncodePriority+0x30>
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3b03      	subs	r3, #3
 80026e6:	e000      	b.n	80026ea <NVIC_EncodePriority+0x32>
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ec:	f04f 32ff 	mov.w	r2, #4294967295
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43da      	mvns	r2, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	401a      	ands	r2, r3
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002700:	f04f 31ff 	mov.w	r1, #4294967295
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	fa01 f303 	lsl.w	r3, r1, r3
 800270a:	43d9      	mvns	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002710:	4313      	orrs	r3, r2
         );
}
 8002712:	4618      	mov	r0, r3
 8002714:	3724      	adds	r7, #36	@ 0x24
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
	...

08002720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002730:	d301      	bcc.n	8002736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002732:	2301      	movs	r3, #1
 8002734:	e00f      	b.n	8002756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002736:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <SysTick_Config+0x40>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800273e:	210f      	movs	r1, #15
 8002740:	f04f 30ff 	mov.w	r0, #4294967295
 8002744:	f7ff ff8e 	bl	8002664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <SysTick_Config+0x40>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800274e:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <SysTick_Config+0x40>)
 8002750:	2207      	movs	r2, #7
 8002752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	e000e010 	.word	0xe000e010

08002764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ff47 	bl	8002600 <__NVIC_SetPriorityGrouping>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277a:	b580      	push	{r7, lr}
 800277c:	b086      	sub	sp, #24
 800277e:	af00      	add	r7, sp, #0
 8002780:	4603      	mov	r3, r0
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800278c:	f7ff ff5c 	bl	8002648 <__NVIC_GetPriorityGrouping>
 8002790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	6978      	ldr	r0, [r7, #20]
 8002798:	f7ff ff8e 	bl	80026b8 <NVIC_EncodePriority>
 800279c:	4602      	mov	r2, r0
 800279e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff5d 	bl	8002664 <__NVIC_SetPriority>
}
 80027aa:	bf00      	nop
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ffb0 	bl	8002720 <SysTick_Config>
 80027c0:	4603      	mov	r3, r0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027da:	4b23      	ldr	r3, [pc, #140]	@ (8002868 <HAL_FLASH_Program+0x9c>)
 80027dc:	7e1b      	ldrb	r3, [r3, #24]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d101      	bne.n	80027e6 <HAL_FLASH_Program+0x1a>
 80027e2:	2302      	movs	r3, #2
 80027e4:	e03b      	b.n	800285e <HAL_FLASH_Program+0x92>
 80027e6:	4b20      	ldr	r3, [pc, #128]	@ (8002868 <HAL_FLASH_Program+0x9c>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80027f0:	f000 f870 	bl	80028d4 <FLASH_WaitForLastOperation>
 80027f4:	4603      	mov	r3, r0
 80027f6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80027f8:	7dfb      	ldrb	r3, [r7, #23]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d12b      	bne.n	8002856 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d105      	bne.n	8002810 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002804:	783b      	ldrb	r3, [r7, #0]
 8002806:	4619      	mov	r1, r3
 8002808:	68b8      	ldr	r0, [r7, #8]
 800280a:	f000 f91b 	bl	8002a44 <FLASH_Program_Byte>
 800280e:	e016      	b.n	800283e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d105      	bne.n	8002822 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002816:	883b      	ldrh	r3, [r7, #0]
 8002818:	4619      	mov	r1, r3
 800281a:	68b8      	ldr	r0, [r7, #8]
 800281c:	f000 f8ee 	bl	80029fc <FLASH_Program_HalfWord>
 8002820:	e00d      	b.n	800283e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d105      	bne.n	8002834 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	4619      	mov	r1, r3
 800282c:	68b8      	ldr	r0, [r7, #8]
 800282e:	f000 f8c3 	bl	80029b8 <FLASH_Program_Word>
 8002832:	e004      	b.n	800283e <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002838:	68b8      	ldr	r0, [r7, #8]
 800283a:	f000 f88b 	bl	8002954 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800283e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002842:	f000 f847 	bl	80028d4 <FLASH_WaitForLastOperation>
 8002846:	4603      	mov	r3, r0
 8002848:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800284a:	4b08      	ldr	r3, [pc, #32]	@ (800286c <HAL_FLASH_Program+0xa0>)
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	4a07      	ldr	r2, [pc, #28]	@ (800286c <HAL_FLASH_Program+0xa0>)
 8002850:	f023 0301 	bic.w	r3, r3, #1
 8002854:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002856:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <HAL_FLASH_Program+0x9c>)
 8002858:	2200      	movs	r2, #0
 800285a:	761a      	strb	r2, [r3, #24]

  return status;
 800285c:	7dfb      	ldrb	r3, [r7, #23]
}
 800285e:	4618      	mov	r0, r3
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000014 	.word	0x20000014
 800286c:	40023c00 	.word	0x40023c00

08002870 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800287a:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <HAL_FLASH_Unlock+0x38>)
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	da0b      	bge.n	800289a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002882:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <HAL_FLASH_Unlock+0x38>)
 8002884:	4a09      	ldr	r2, [pc, #36]	@ (80028ac <HAL_FLASH_Unlock+0x3c>)
 8002886:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002888:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <HAL_FLASH_Unlock+0x38>)
 800288a:	4a09      	ldr	r2, [pc, #36]	@ (80028b0 <HAL_FLASH_Unlock+0x40>)
 800288c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800288e:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <HAL_FLASH_Unlock+0x38>)
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b00      	cmp	r3, #0
 8002894:	da01      	bge.n	800289a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800289a:	79fb      	ldrb	r3, [r7, #7]
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	40023c00 	.word	0x40023c00
 80028ac:	45670123 	.word	0x45670123
 80028b0:	cdef89ab 	.word	0xcdef89ab

080028b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80028b8:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <HAL_FLASH_Lock+0x1c>)
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	4a04      	ldr	r2, [pc, #16]	@ (80028d0 <HAL_FLASH_Lock+0x1c>)
 80028be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028c2:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40023c00 	.word	0x40023c00

080028d4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80028e0:	4b1a      	ldr	r3, [pc, #104]	@ (800294c <FLASH_WaitForLastOperation+0x78>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80028e6:	f7ff fe5b 	bl	80025a0 <HAL_GetTick>
 80028ea:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80028ec:	e010      	b.n	8002910 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f4:	d00c      	beq.n	8002910 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d007      	beq.n	800290c <FLASH_WaitForLastOperation+0x38>
 80028fc:	f7ff fe50 	bl	80025a0 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	429a      	cmp	r2, r3
 800290a:	d201      	bcs.n	8002910 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e019      	b.n	8002944 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002910:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <FLASH_WaitForLastOperation+0x7c>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e8      	bne.n	80028ee <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <FLASH_WaitForLastOperation+0x7c>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002928:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <FLASH_WaitForLastOperation+0x7c>)
 800292a:	2201      	movs	r2, #1
 800292c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800292e:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <FLASH_WaitForLastOperation+0x7c>)
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800293a:	f000 f8a5 	bl	8002a88 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002942:	2300      	movs	r3, #0

}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000014 	.word	0x20000014
 8002950:	40023c00 	.word	0x40023c00

08002954 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002960:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	4a13      	ldr	r2, [pc, #76]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 8002966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800296a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800296c:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	4a10      	ldr	r2, [pc, #64]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 8002972:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002976:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002978:	4b0e      	ldr	r3, [pc, #56]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <FLASH_Program_DoubleWord+0x60>)
 800297e:	f043 0301 	orr.w	r3, r3, #1
 8002982:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800298a:	f3bf 8f6f 	isb	sy
}
 800298e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002990:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	000a      	movs	r2, r1
 800299e:	2300      	movs	r3, #0
 80029a0:	68f9      	ldr	r1, [r7, #12]
 80029a2:	3104      	adds	r1, #4
 80029a4:	4613      	mov	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	40023c00 	.word	0x40023c00

080029b8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80029c2:	4b0d      	ldr	r3, [pc, #52]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	4a0c      	ldr	r2, [pc, #48]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80029ce:	4b0a      	ldr	r3, [pc, #40]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	4a09      	ldr	r2, [pc, #36]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80029da:	4b07      	ldr	r3, [pc, #28]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	4a06      	ldr	r2, [pc, #24]	@ (80029f8 <FLASH_Program_Word+0x40>)
 80029e0:	f043 0301 	orr.w	r3, r3, #1
 80029e4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	601a      	str	r2, [r3, #0]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	40023c00 	.word	0x40023c00

080029fc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a08:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002a14:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	4a09      	ldr	r2, [pc, #36]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002a20:	4b07      	ldr	r3, [pc, #28]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	4a06      	ldr	r2, [pc, #24]	@ (8002a40 <FLASH_Program_HalfWord+0x44>)
 8002a26:	f043 0301 	orr.w	r3, r3, #1
 8002a2a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	887a      	ldrh	r2, [r7, #2]
 8002a30:	801a      	strh	r2, [r3, #0]
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40023c00 	.word	0x40023c00

08002a44 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a50:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	4a0b      	ldr	r2, [pc, #44]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002a5c:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a5e:	4a09      	ldr	r2, [pc, #36]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002a64:	4b07      	ldr	r3, [pc, #28]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	4a06      	ldr	r2, [pc, #24]	@ (8002a84 <FLASH_Program_Byte+0x40>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	701a      	strb	r2, [r3, #0]
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40023c00 	.word	0x40023c00

08002a88 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	f003 0310 	and.w	r3, r3, #16
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002a98:	4b2d      	ldr	r3, [pc, #180]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	f043 0310 	orr.w	r3, r3, #16
 8002aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002aa2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002aa4:	4b29      	ldr	r3, [pc, #164]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002aa6:	2210      	movs	r2, #16
 8002aa8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002aaa:	4b28      	ldr	r3, [pc, #160]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0320 	and.w	r3, r3, #32
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002ab6:	4b26      	ldr	r3, [pc, #152]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	f043 0308 	orr.w	r3, r3, #8
 8002abe:	4a24      	ldr	r2, [pc, #144]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002ac0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002ac2:	4b22      	ldr	r3, [pc, #136]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002ac8:	4b20      	ldr	r3, [pc, #128]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d008      	beq.n	8002ae6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	f043 0304 	orr.w	r3, r3, #4
 8002adc:	4a1c      	ldr	r2, [pc, #112]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002ade:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002ae2:	2240      	movs	r2, #64	@ 0x40
 8002ae4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002ae6:	4b19      	ldr	r3, [pc, #100]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d008      	beq.n	8002b04 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002af2:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	4a15      	ldr	r2, [pc, #84]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002afc:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002afe:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002b00:	2280      	movs	r2, #128	@ 0x80
 8002b02:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002b04:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d009      	beq.n	8002b24 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002b10:	4b0f      	ldr	r3, [pc, #60]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	4a0d      	ldr	r2, [pc, #52]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002b1a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002b1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b22:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002b24:	4b09      	ldr	r3, [pc, #36]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002b30:	4b07      	ldr	r3, [pc, #28]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	f043 0320 	orr.w	r3, r3, #32
 8002b38:	4a05      	ldr	r2, [pc, #20]	@ (8002b50 <FLASH_SetErrorCode+0xc8>)
 8002b3a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002b3c:	4b03      	ldr	r3, [pc, #12]	@ (8002b4c <FLASH_SetErrorCode+0xc4>)
 8002b3e:	2202      	movs	r2, #2
 8002b40:	60da      	str	r2, [r3, #12]
  }
}
 8002b42:	bf00      	nop
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40023c00 	.word	0x40023c00
 8002b50:	20000014 	.word	0x20000014

08002b54 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b62:	4b31      	ldr	r3, [pc, #196]	@ (8002c28 <HAL_FLASHEx_Erase+0xd4>)
 8002b64:	7e1b      	ldrb	r3, [r3, #24]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d101      	bne.n	8002b6e <HAL_FLASHEx_Erase+0x1a>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e058      	b.n	8002c20 <HAL_FLASHEx_Erase+0xcc>
 8002b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002c28 <HAL_FLASHEx_Erase+0xd4>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b74:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b78:	f7ff feac 	bl	80028d4 <FLASH_WaitForLastOperation>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d148      	bne.n	8002c18 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	f04f 32ff 	mov.w	r2, #4294967295
 8002b8c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d115      	bne.n	8002bc2 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	f000 f844 	bl	8002c30 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ba8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bac:	f7ff fe92 	bl	80028d4 <FLASH_WaitForLastOperation>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c2c <HAL_FLASHEx_Erase+0xd8>)
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c2c <HAL_FLASHEx_Erase+0xd8>)
 8002bba:	f023 0304 	bic.w	r3, r3, #4
 8002bbe:	6113      	str	r3, [r2, #16]
 8002bc0:	e028      	b.n	8002c14 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	60bb      	str	r3, [r7, #8]
 8002bc8:	e01c      	b.n	8002c04 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	68b8      	ldr	r0, [r7, #8]
 8002bd4:	f000 f850 	bl	8002c78 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002bd8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bdc:	f7ff fe7a 	bl	80028d4 <FLASH_WaitForLastOperation>
 8002be0:	4603      	mov	r3, r0
 8002be2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002be4:	4b11      	ldr	r3, [pc, #68]	@ (8002c2c <HAL_FLASHEx_Erase+0xd8>)
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	4a10      	ldr	r2, [pc, #64]	@ (8002c2c <HAL_FLASHEx_Erase+0xd8>)
 8002bea:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002bee:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	601a      	str	r2, [r3, #0]
          break;
 8002bfc:	e00a      	b.n	8002c14 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	3301      	adds	r3, #1
 8002c02:	60bb      	str	r3, [r7, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d3da      	bcc.n	8002bca <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002c14:	f000 f878 	bl	8002d08 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c18:	4b03      	ldr	r3, [pc, #12]	@ (8002c28 <HAL_FLASHEx_Erase+0xd4>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	761a      	strb	r2, [r3, #24]

  return status;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000014 	.word	0x20000014
 8002c2c:	40023c00 	.word	0x40023c00

08002c30 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	6039      	str	r1, [r7, #0]
 8002c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	4a0c      	ldr	r2, [pc, #48]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	4a09      	ldr	r2, [pc, #36]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c4e:	f043 0304 	orr.w	r3, r3, #4
 8002c52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002c54:	4b07      	ldr	r3, [pc, #28]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	021b      	lsls	r3, r3, #8
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	4a05      	ldr	r2, [pc, #20]	@ (8002c74 <FLASH_MassErase+0x44>)
 8002c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c64:	6113      	str	r3, [r2, #16]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40023c00 	.word	0x40023c00

08002c78 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	460b      	mov	r3, r1
 8002c82:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d102      	bne.n	8002c94 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	e010      	b.n	8002cb6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002c94:	78fb      	ldrb	r3, [r7, #3]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d103      	bne.n	8002ca2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002c9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	e009      	b.n	8002cb6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d103      	bne.n	8002cb0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002ca8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e002      	b.n	8002cb6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002cb0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cb4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002cb6:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cc0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002cc2:	4b10      	ldr	r3, [pc, #64]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cc4:	691a      	ldr	r2, [r3, #16]
 8002cc6:	490f      	ldr	r1, [pc, #60]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002cce:	4b0d      	ldr	r3, [pc, #52]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cd4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002cd8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	4a07      	ldr	r2, [pc, #28]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002ce6:	f043 0302 	orr.w	r3, r3, #2
 8002cea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002cec:	4b05      	ldr	r3, [pc, #20]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <FLASH_Erase_Sector+0x8c>)
 8002cf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cf6:	6113      	str	r3, [r2, #16]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	40023c00 	.word	0x40023c00

08002d08 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002d0c:	4b20      	ldr	r3, [pc, #128]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d017      	beq.n	8002d48 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002d18:	4b1d      	ldr	r3, [pc, #116]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d1e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d22:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a19      	ldr	r2, [pc, #100]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d2a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b17      	ldr	r3, [pc, #92]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a16      	ldr	r2, [pc, #88]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d3a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d3c:	4b14      	ldr	r3, [pc, #80]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a13      	ldr	r2, [pc, #76]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d46:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002d48:	4b11      	ldr	r3, [pc, #68]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d017      	beq.n	8002d84 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002d54:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d5e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	4b08      	ldr	r3, [pc, #32]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a07      	ldr	r2, [pc, #28]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d76:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d78:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a04      	ldr	r2, [pc, #16]	@ (8002d90 <FLASH_FlushCaches+0x88>)
 8002d7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d82:	6013      	str	r3, [r2, #0]
  }
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	40023c00 	.word	0x40023c00

08002d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	@ 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	e159      	b.n	8003064 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002db0:	2201      	movs	r2, #1
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	f040 8148 	bne.w	800305e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d005      	beq.n	8002de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d130      	bne.n	8002e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	2203      	movs	r2, #3
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	091b      	lsrs	r3, r3, #4
 8002e32:	f003 0201 	and.w	r2, r3, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d017      	beq.n	8002e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	2203      	movs	r2, #3
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d123      	bne.n	8002ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	08da      	lsrs	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3208      	adds	r2, #8
 8002e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	220f      	movs	r2, #15
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	08da      	lsrs	r2, r3, #3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3208      	adds	r2, #8
 8002ed2:	69b9      	ldr	r1, [r7, #24]
 8002ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0203 	and.w	r2, r3, #3
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80a2 	beq.w	800305e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	4b57      	ldr	r3, [pc, #348]	@ (800307c <HAL_GPIO_Init+0x2e8>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	4a56      	ldr	r2, [pc, #344]	@ (800307c <HAL_GPIO_Init+0x2e8>)
 8002f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f2a:	4b54      	ldr	r3, [pc, #336]	@ (800307c <HAL_GPIO_Init+0x2e8>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f36:	4a52      	ldr	r2, [pc, #328]	@ (8003080 <HAL_GPIO_Init+0x2ec>)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a49      	ldr	r2, [pc, #292]	@ (8003084 <HAL_GPIO_Init+0x2f0>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d019      	beq.n	8002f96 <HAL_GPIO_Init+0x202>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a48      	ldr	r2, [pc, #288]	@ (8003088 <HAL_GPIO_Init+0x2f4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_GPIO_Init+0x1fe>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a47      	ldr	r2, [pc, #284]	@ (800308c <HAL_GPIO_Init+0x2f8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00d      	beq.n	8002f8e <HAL_GPIO_Init+0x1fa>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a46      	ldr	r2, [pc, #280]	@ (8003090 <HAL_GPIO_Init+0x2fc>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d007      	beq.n	8002f8a <HAL_GPIO_Init+0x1f6>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a45      	ldr	r2, [pc, #276]	@ (8003094 <HAL_GPIO_Init+0x300>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d101      	bne.n	8002f86 <HAL_GPIO_Init+0x1f2>
 8002f82:	2304      	movs	r3, #4
 8002f84:	e008      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f86:	2307      	movs	r3, #7
 8002f88:	e006      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e004      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e002      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f96:	2300      	movs	r3, #0
 8002f98:	69fa      	ldr	r2, [r7, #28]
 8002f9a:	f002 0203 	and.w	r2, r2, #3
 8002f9e:	0092      	lsls	r2, r2, #2
 8002fa0:	4093      	lsls	r3, r2
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fa8:	4935      	ldr	r1, [pc, #212]	@ (8003080 <HAL_GPIO_Init+0x2ec>)
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	089b      	lsrs	r3, r3, #2
 8002fae:	3302      	adds	r3, #2
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fb6:	4b38      	ldr	r3, [pc, #224]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	43db      	mvns	r3, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fda:	4a2f      	ldr	r2, [pc, #188]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003004:	4a24      	ldr	r2, [pc, #144]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800300a:	4b23      	ldr	r3, [pc, #140]	@ (8003098 <HAL_GPIO_Init+0x304>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800302e:	4a1a      	ldr	r2, [pc, #104]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003034:	4b18      	ldr	r3, [pc, #96]	@ (8003098 <HAL_GPIO_Init+0x304>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003058:	4a0f      	ldr	r2, [pc, #60]	@ (8003098 <HAL_GPIO_Init+0x304>)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3301      	adds	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	2b0f      	cmp	r3, #15
 8003068:	f67f aea2 	bls.w	8002db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	3724      	adds	r7, #36	@ 0x24
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40023800 	.word	0x40023800
 8003080:	40013800 	.word	0x40013800
 8003084:	40020000 	.word	0x40020000
 8003088:	40020400 	.word	0x40020400
 800308c:	40020800 	.word	0x40020800
 8003090:	40020c00 	.word	0x40020c00
 8003094:	40021000 	.word	0x40021000
 8003098:	40013c00 	.word	0x40013c00

0800309c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691a      	ldr	r2, [r3, #16]
 80030ac:	887b      	ldrh	r3, [r7, #2]
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d002      	beq.n	80030ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030b4:	2301      	movs	r3, #1
 80030b6:	73fb      	strb	r3, [r7, #15]
 80030b8:	e001      	b.n	80030be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030be:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	460b      	mov	r3, r1
 80030d6:	807b      	strh	r3, [r7, #2]
 80030d8:	4613      	mov	r3, r2
 80030da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030dc:	787b      	ldrb	r3, [r7, #1]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030e2:	887a      	ldrh	r2, [r7, #2]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e8:	e003      	b.n	80030f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ea:	887b      	ldrh	r3, [r7, #2]
 80030ec:	041a      	lsls	r2, r3, #16
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	619a      	str	r2, [r3, #24]
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030fe:	b480      	push	{r7}
 8003100:	b085      	sub	sp, #20
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	460b      	mov	r3, r1
 8003108:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003110:	887a      	ldrh	r2, [r7, #2]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4013      	ands	r3, r2
 8003116:	041a      	lsls	r2, r3, #16
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	43d9      	mvns	r1, r3
 800311c:	887b      	ldrh	r3, [r7, #2]
 800311e:	400b      	ands	r3, r1
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	619a      	str	r2, [r3, #24]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e12b      	b.n	800339e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d106      	bne.n	8003160 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff f844 	bl	80021e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2224      	movs	r2, #36	@ 0x24
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0201 	bic.w	r2, r2, #1
 8003176:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003186:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003196:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003198:	f001 fd64 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 800319c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	4a81      	ldr	r2, [pc, #516]	@ (80033a8 <HAL_I2C_Init+0x274>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d807      	bhi.n	80031b8 <HAL_I2C_Init+0x84>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4a80      	ldr	r2, [pc, #512]	@ (80033ac <HAL_I2C_Init+0x278>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	bf94      	ite	ls
 80031b0:	2301      	movls	r3, #1
 80031b2:	2300      	movhi	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	e006      	b.n	80031c6 <HAL_I2C_Init+0x92>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4a7d      	ldr	r2, [pc, #500]	@ (80033b0 <HAL_I2C_Init+0x27c>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	bf94      	ite	ls
 80031c0:	2301      	movls	r3, #1
 80031c2:	2300      	movhi	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e0e7      	b.n	800339e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4a78      	ldr	r2, [pc, #480]	@ (80033b4 <HAL_I2C_Init+0x280>)
 80031d2:	fba2 2303 	umull	r2, r3, r2, r3
 80031d6:	0c9b      	lsrs	r3, r3, #18
 80031d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4a6a      	ldr	r2, [pc, #424]	@ (80033a8 <HAL_I2C_Init+0x274>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d802      	bhi.n	8003208 <HAL_I2C_Init+0xd4>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	3301      	adds	r3, #1
 8003206:	e009      	b.n	800321c <HAL_I2C_Init+0xe8>
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800320e:	fb02 f303 	mul.w	r3, r2, r3
 8003212:	4a69      	ldr	r2, [pc, #420]	@ (80033b8 <HAL_I2C_Init+0x284>)
 8003214:	fba2 2303 	umull	r2, r3, r2, r3
 8003218:	099b      	lsrs	r3, r3, #6
 800321a:	3301      	adds	r3, #1
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	430b      	orrs	r3, r1
 8003222:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800322e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	495c      	ldr	r1, [pc, #368]	@ (80033a8 <HAL_I2C_Init+0x274>)
 8003238:	428b      	cmp	r3, r1
 800323a:	d819      	bhi.n	8003270 <HAL_I2C_Init+0x13c>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	1e59      	subs	r1, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	fbb1 f3f3 	udiv	r3, r1, r3
 800324a:	1c59      	adds	r1, r3, #1
 800324c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003250:	400b      	ands	r3, r1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_I2C_Init+0x138>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1e59      	subs	r1, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	fbb1 f3f3 	udiv	r3, r1, r3
 8003264:	3301      	adds	r3, #1
 8003266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800326a:	e051      	b.n	8003310 <HAL_I2C_Init+0x1dc>
 800326c:	2304      	movs	r3, #4
 800326e:	e04f      	b.n	8003310 <HAL_I2C_Init+0x1dc>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d111      	bne.n	800329c <HAL_I2C_Init+0x168>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1e58      	subs	r0, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6859      	ldr	r1, [r3, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	440b      	add	r3, r1
 8003286:	fbb0 f3f3 	udiv	r3, r0, r3
 800328a:	3301      	adds	r3, #1
 800328c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003290:	2b00      	cmp	r3, #0
 8003292:	bf0c      	ite	eq
 8003294:	2301      	moveq	r3, #1
 8003296:	2300      	movne	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	e012      	b.n	80032c2 <HAL_I2C_Init+0x18e>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1e58      	subs	r0, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	440b      	add	r3, r1
 80032aa:	0099      	lsls	r1, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80032b2:	3301      	adds	r3, #1
 80032b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	bf0c      	ite	eq
 80032bc:	2301      	moveq	r3, #1
 80032be:	2300      	movne	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_I2C_Init+0x196>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e022      	b.n	8003310 <HAL_I2C_Init+0x1dc>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10e      	bne.n	80032f0 <HAL_I2C_Init+0x1bc>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	1e58      	subs	r0, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6859      	ldr	r1, [r3, #4]
 80032da:	460b      	mov	r3, r1
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	440b      	add	r3, r1
 80032e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80032e4:	3301      	adds	r3, #1
 80032e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032ee:	e00f      	b.n	8003310 <HAL_I2C_Init+0x1dc>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	1e58      	subs	r0, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6859      	ldr	r1, [r3, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	0099      	lsls	r1, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	fbb0 f3f3 	udiv	r3, r0, r3
 8003306:	3301      	adds	r3, #1
 8003308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	6809      	ldr	r1, [r1, #0]
 8003314:	4313      	orrs	r3, r2
 8003316:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69da      	ldr	r2, [r3, #28]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800333e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6911      	ldr	r1, [r2, #16]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68d2      	ldr	r2, [r2, #12]
 800334a:	4311      	orrs	r1, r2
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6812      	ldr	r2, [r2, #0]
 8003350:	430b      	orrs	r3, r1
 8003352:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695a      	ldr	r2, [r3, #20]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2220      	movs	r2, #32
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	000186a0 	.word	0x000186a0
 80033ac:	001e847f 	.word	0x001e847f
 80033b0:	003d08ff 	.word	0x003d08ff
 80033b4:	431bde83 	.word	0x431bde83
 80033b8:	10624dd3 	.word	0x10624dd3

080033bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b088      	sub	sp, #32
 80033c0:	af02      	add	r7, sp, #8
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	461a      	mov	r2, r3
 80033c8:	460b      	mov	r3, r1
 80033ca:	817b      	strh	r3, [r7, #10]
 80033cc:	4613      	mov	r3, r2
 80033ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033d0:	f7ff f8e6 	bl	80025a0 <HAL_GetTick>
 80033d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b20      	cmp	r3, #32
 80033e0:	f040 80e0 	bne.w	80035a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	2319      	movs	r3, #25
 80033ea:	2201      	movs	r2, #1
 80033ec:	4970      	ldr	r1, [pc, #448]	@ (80035b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 fd92 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80033fa:	2302      	movs	r3, #2
 80033fc:	e0d3      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_I2C_Master_Transmit+0x50>
 8003408:	2302      	movs	r3, #2
 800340a:	e0cc      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d007      	beq.n	8003432 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003440:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2221      	movs	r2, #33	@ 0x21
 8003446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2210      	movs	r2, #16
 800344e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	893a      	ldrh	r2, [r7, #8]
 8003462:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	4a50      	ldr	r2, [pc, #320]	@ (80035b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003472:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003474:	8979      	ldrh	r1, [r7, #10]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	6a3a      	ldr	r2, [r7, #32]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 fbfc 	bl	8003c78 <I2C_MasterRequestWrite>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e08d      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034a0:	e066      	b.n	8003570 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	6a39      	ldr	r1, [r7, #32]
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 fe50 	bl	800414c <I2C_WaitOnTXEFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00d      	beq.n	80034ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d107      	bne.n	80034ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e06b      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	781a      	ldrb	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b04      	cmp	r3, #4
 800350a:	d11b      	bne.n	8003544 <HAL_I2C_Master_Transmit+0x188>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003510:	2b00      	cmp	r3, #0
 8003512:	d017      	beq.n	8003544 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003524:	1c5a      	adds	r2, r3, #1
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	6a39      	ldr	r1, [r7, #32]
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 fe47 	bl	80041dc <I2C_WaitOnBTFFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00d      	beq.n	8003570 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003558:	2b04      	cmp	r3, #4
 800355a:	d107      	bne.n	800356c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800356a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e01a      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003574:	2b00      	cmp	r3, #0
 8003576:	d194      	bne.n	80034a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003586:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	e000      	b.n	80035a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035a4:	2302      	movs	r3, #2
  }
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	00100002 	.word	0x00100002
 80035b4:	ffff0000 	.word	0xffff0000

080035b8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08c      	sub	sp, #48	@ 0x30
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	461a      	mov	r2, r3
 80035c4:	460b      	mov	r3, r1
 80035c6:	817b      	strh	r3, [r7, #10]
 80035c8:	4613      	mov	r3, r2
 80035ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035cc:	f7fe ffe8 	bl	80025a0 <HAL_GetTick>
 80035d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b20      	cmp	r3, #32
 80035dc:	f040 8217 	bne.w	8003a0e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	2319      	movs	r3, #25
 80035e6:	2201      	movs	r2, #1
 80035e8:	497c      	ldr	r1, [pc, #496]	@ (80037dc <HAL_I2C_Master_Receive+0x224>)
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 fc94 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80035f6:	2302      	movs	r3, #2
 80035f8:	e20a      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003600:	2b01      	cmp	r3, #1
 8003602:	d101      	bne.n	8003608 <HAL_I2C_Master_Receive+0x50>
 8003604:	2302      	movs	r3, #2
 8003606:	e203      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b01      	cmp	r3, #1
 800361c:	d007      	beq.n	800362e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f042 0201 	orr.w	r2, r2, #1
 800362c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800363c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2222      	movs	r2, #34	@ 0x22
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2210      	movs	r2, #16
 800364a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	893a      	ldrh	r2, [r7, #8]
 800365e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4a5c      	ldr	r2, [pc, #368]	@ (80037e0 <HAL_I2C_Master_Receive+0x228>)
 800366e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003670:	8979      	ldrh	r1, [r7, #10]
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 fb80 	bl	8003d7c <I2C_MasterRequestRead>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1c4      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368a:	2b00      	cmp	r3, #0
 800368c:	d113      	bne.n	80036b6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368e:	2300      	movs	r3, #0
 8003690:	623b      	str	r3, [r7, #32]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	623b      	str	r3, [r7, #32]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	623b      	str	r3, [r7, #32]
 80036a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e198      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d11b      	bne.n	80036f6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e178      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d11b      	bne.n	8003736 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800371c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	e158      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003744:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	617b      	str	r3, [r7, #20]
 800375a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800375c:	e144      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003762:	2b03      	cmp	r3, #3
 8003764:	f200 80f1 	bhi.w	800394a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800376c:	2b01      	cmp	r3, #1
 800376e:	d123      	bne.n	80037b8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003772:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fd79 	bl	800426c <I2C_WaitOnRXNEFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e145      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037b6:	e117      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d14e      	bne.n	800385e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c6:	2200      	movs	r2, #0
 80037c8:	4906      	ldr	r1, [pc, #24]	@ (80037e4 <HAL_I2C_Master_Receive+0x22c>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 fba4 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d008      	beq.n	80037e8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e11a      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
 80037da:	bf00      	nop
 80037dc:	00100002 	.word	0x00100002
 80037e0:	ffff0000 	.word	0xffff0000
 80037e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003852:	b29b      	uxth	r3, r3
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800385c:	e0c4      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003864:	2200      	movs	r2, #0
 8003866:	496c      	ldr	r1, [pc, #432]	@ (8003a18 <HAL_I2C_Master_Receive+0x460>)
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 fb55 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0cb      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003886:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c0:	2200      	movs	r2, #0
 80038c2:	4955      	ldr	r1, [pc, #340]	@ (8003a18 <HAL_I2C_Master_Receive+0x460>)
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 fb27 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e09d      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003900:	3b01      	subs	r3, #1
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003948:	e04e      	b.n	80039e8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800394a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800394c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fc8c 	bl	800426c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e058      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	691a      	ldr	r2, [r3, #16]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003986:	b29b      	uxth	r3, r3
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b04      	cmp	r3, #4
 800399c:	d124      	bne.n	80039e8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	d107      	bne.n	80039b6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039b4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f47f aeb6 	bne.w	800375e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e000      	b.n	8003a10 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003a0e:	2302      	movs	r3, #2
  }
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3728      	adds	r7, #40	@ 0x28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	00010004 	.word	0x00010004

08003a1c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b08a      	sub	sp, #40	@ 0x28
 8003a20:	af02      	add	r7, sp, #8
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7fe fdb8 	bl	80025a0 <HAL_GetTick>
 8003a30:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b20      	cmp	r3, #32
 8003a40:	f040 8111 	bne.w	8003c66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2319      	movs	r3, #25
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4988      	ldr	r1, [pc, #544]	@ (8003c70 <HAL_I2C_IsDeviceReady+0x254>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 fa62 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e104      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_I2C_IsDeviceReady+0x50>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e0fd      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d007      	beq.n	8003a92 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2224      	movs	r2, #36	@ 0x24
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4a70      	ldr	r2, [pc, #448]	@ (8003c74 <HAL_I2C_IsDeviceReady+0x258>)
 8003ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ac4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 fa20 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00d      	beq.n	8003afa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aec:	d103      	bne.n	8003af6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003af4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0b6      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003afa:	897b      	ldrh	r3, [r7, #10]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003b0a:	f7fe fd49 	bl	80025a0 <HAL_GetTick>
 8003b0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	bf0c      	ite	eq
 8003b1e:	2301      	moveq	r3, #1
 8003b20:	2300      	movne	r3, #0
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b34:	bf0c      	ite	eq
 8003b36:	2301      	moveq	r3, #1
 8003b38:	2300      	movne	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b3e:	e025      	b.n	8003b8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b40:	f7fe fd2e 	bl	80025a0 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d302      	bcc.n	8003b56 <HAL_I2C_IsDeviceReady+0x13a>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d103      	bne.n	8003b5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	22a0      	movs	r2, #160	@ 0xa0
 8003b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	bf0c      	ite	eq
 8003b6c:	2301      	moveq	r3, #1
 8003b6e:	2300      	movne	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b82:	bf0c      	ite	eq
 8003b84:	2301      	moveq	r3, #1
 8003b86:	2300      	movne	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b96:	d005      	beq.n	8003ba4 <HAL_I2C_IsDeviceReady+0x188>
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d102      	bne.n	8003ba4 <HAL_I2C_IsDeviceReady+0x188>
 8003b9e:	7dbb      	ldrb	r3, [r7, #22]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0cd      	beq.n	8003b40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d129      	bne.n	8003c0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bca:	2300      	movs	r3, #0
 8003bcc:	613b      	str	r3, [r7, #16]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	2319      	movs	r3, #25
 8003be6:	2201      	movs	r2, #1
 8003be8:	4921      	ldr	r1, [pc, #132]	@ (8003c70 <HAL_I2C_IsDeviceReady+0x254>)
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 f994 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e036      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	e02c      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2319      	movs	r3, #25
 8003c2e:	2201      	movs	r2, #1
 8003c30:	490f      	ldr	r1, [pc, #60]	@ (8003c70 <HAL_I2C_IsDeviceReady+0x254>)
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f970 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e012      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	3301      	adds	r3, #1
 8003c46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	f4ff af32 	bcc.w	8003ab6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e000      	b.n	8003c68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003c66:	2302      	movs	r3, #2
  }
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3720      	adds	r7, #32
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	00100002 	.word	0x00100002
 8003c74:	ffff0000 	.word	0xffff0000

08003c78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	607a      	str	r2, [r7, #4]
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	460b      	mov	r3, r1
 8003c86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d006      	beq.n	8003ca2 <I2C_MasterRequestWrite+0x2a>
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d003      	beq.n	8003ca2 <I2C_MasterRequestWrite+0x2a>
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ca0:	d108      	bne.n	8003cb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	e00b      	b.n	8003ccc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb8:	2b12      	cmp	r3, #18
 8003cba:	d107      	bne.n	8003ccc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f91d 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00d      	beq.n	8003d00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cf2:	d103      	bne.n	8003cfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e035      	b.n	8003d6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d08:	d108      	bne.n	8003d1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d0a:	897b      	ldrh	r3, [r7, #10]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d18:	611a      	str	r2, [r3, #16]
 8003d1a:	e01b      	b.n	8003d54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d1c:	897b      	ldrh	r3, [r7, #10]
 8003d1e:	11db      	asrs	r3, r3, #7
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	f003 0306 	and.w	r3, r3, #6
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	f063 030f 	orn	r3, r3, #15
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	490e      	ldr	r1, [pc, #56]	@ (8003d74 <I2C_MasterRequestWrite+0xfc>)
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f966 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e010      	b.n	8003d6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d4a:	897b      	ldrh	r3, [r7, #10]
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	4907      	ldr	r1, [pc, #28]	@ (8003d78 <I2C_MasterRequestWrite+0x100>)
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f956 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	00010008 	.word	0x00010008
 8003d78:	00010002 	.word	0x00010002

08003d7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b088      	sub	sp, #32
 8003d80:	af02      	add	r7, sp, #8
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	607a      	str	r2, [r7, #4]
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003da0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d006      	beq.n	8003db6 <I2C_MasterRequestRead+0x3a>
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d003      	beq.n	8003db6 <I2C_MasterRequestRead+0x3a>
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003db4:	d108      	bne.n	8003dc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	e00b      	b.n	8003de0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dcc:	2b11      	cmp	r3, #17
 8003dce:	d107      	bne.n	8003de0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f893 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e06:	d103      	bne.n	8003e10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e079      	b.n	8003f08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e1c:	d108      	bne.n	8003e30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e1e:	897b      	ldrh	r3, [r7, #10]
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	611a      	str	r2, [r3, #16]
 8003e2e:	e05f      	b.n	8003ef0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e30:	897b      	ldrh	r3, [r7, #10]
 8003e32:	11db      	asrs	r3, r3, #7
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	f003 0306 	and.w	r3, r3, #6
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f063 030f 	orn	r3, r3, #15
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	4930      	ldr	r1, [pc, #192]	@ (8003f10 <I2C_MasterRequestRead+0x194>)
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 f8dc 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e054      	b.n	8003f08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e5e:	897b      	ldrh	r3, [r7, #10]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4929      	ldr	r1, [pc, #164]	@ (8003f14 <I2C_MasterRequestRead+0x198>)
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f8cc 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e044      	b.n	8003f08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e7e:	2300      	movs	r3, #0
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	613b      	str	r3, [r7, #16]
 8003e92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ea2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f831 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00d      	beq.n	8003ed8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eca:	d103      	bne.n	8003ed4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ed2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e017      	b.n	8003f08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ed8:	897b      	ldrh	r3, [r7, #10]
 8003eda:	11db      	asrs	r3, r3, #7
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	f003 0306 	and.w	r3, r3, #6
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	f063 030e 	orn	r3, r3, #14
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4907      	ldr	r1, [pc, #28]	@ (8003f14 <I2C_MasterRequestRead+0x198>)
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f888 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e000      	b.n	8003f08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	00010008 	.word	0x00010008
 8003f14:	00010002 	.word	0x00010002

08003f18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	4613      	mov	r3, r2
 8003f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f28:	e048      	b.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f30:	d044      	beq.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f32:	f7fe fb35 	bl	80025a0 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d302      	bcc.n	8003f48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d139      	bne.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	0c1b      	lsrs	r3, r3, #16
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d10d      	bne.n	8003f6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	43da      	mvns	r2, r3
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bf0c      	ite	eq
 8003f64:	2301      	moveq	r3, #1
 8003f66:	2300      	movne	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	e00c      	b.n	8003f88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	43da      	mvns	r2, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf0c      	ite	eq
 8003f80:	2301      	moveq	r3, #1
 8003f82:	2300      	movne	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d116      	bne.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e023      	b.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	0c1b      	lsrs	r3, r3, #16
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d10d      	bne.n	8003fe2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	43da      	mvns	r2, r3
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	461a      	mov	r2, r3
 8003fe0:	e00c      	b.n	8003ffc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	43da      	mvns	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	4013      	ands	r3, r2
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d093      	beq.n	8003f2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800401a:	e071      	b.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800402a:	d123      	bne.n	8004074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800403a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004044:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e067      	b.n	8004144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407a:	d041      	beq.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407c:	f7fe fa90 	bl	80025a0 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	429a      	cmp	r2, r3
 800408a:	d302      	bcc.n	8004092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d136      	bne.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	0c1b      	lsrs	r3, r3, #16
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d10c      	bne.n	80040b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	43da      	mvns	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	4013      	ands	r3, r2
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	bf14      	ite	ne
 80040ae:	2301      	movne	r3, #1
 80040b0:	2300      	moveq	r3, #0
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	e00b      	b.n	80040ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	43da      	mvns	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	4013      	ands	r3, r2
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bf14      	ite	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	2300      	moveq	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2220      	movs	r2, #32
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	f043 0220 	orr.w	r2, r3, #32
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e021      	b.n	8004144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	0c1b      	lsrs	r3, r3, #16
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	d10c      	bne.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	43da      	mvns	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf14      	ite	ne
 800411c:	2301      	movne	r3, #1
 800411e:	2300      	moveq	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	e00b      	b.n	800413c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	43da      	mvns	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4013      	ands	r3, r2
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	bf14      	ite	ne
 8004136:	2301      	movne	r3, #1
 8004138:	2300      	moveq	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	f47f af6d 	bne.w	800401c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004158:	e034      	b.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f8e3 	bl	8004326 <I2C_IsAcknowledgeFailed>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e034      	b.n	80041d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004170:	d028      	beq.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004172:	f7fe fa15 	bl	80025a0 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	429a      	cmp	r2, r3
 8004180:	d302      	bcc.n	8004188 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d11d      	bne.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004192:	2b80      	cmp	r3, #128	@ 0x80
 8004194:	d016      	beq.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	f043 0220 	orr.w	r2, r3, #32
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e007      	b.n	80041d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ce:	2b80      	cmp	r3, #128	@ 0x80
 80041d0:	d1c3      	bne.n	800415a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041e8:	e034      	b.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 f89b 	bl	8004326 <I2C_IsAcknowledgeFailed>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e034      	b.n	8004264 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d028      	beq.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe f9cd 	bl	80025a0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d11d      	bne.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b04      	cmp	r3, #4
 8004224:	d016      	beq.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2220      	movs	r2, #32
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	f043 0220 	orr.w	r2, r3, #32
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e007      	b.n	8004264 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0304 	and.w	r3, r3, #4
 800425e:	2b04      	cmp	r3, #4
 8004260:	d1c3      	bne.n	80041ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004278:	e049      	b.n	800430e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b10      	cmp	r3, #16
 8004286:	d119      	bne.n	80042bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f06f 0210 	mvn.w	r2, #16
 8004290:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e030      	b.n	800431e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042bc:	f7fe f970 	bl	80025a0 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d302      	bcc.n	80042d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d11d      	bne.n	800430e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042dc:	2b40      	cmp	r3, #64	@ 0x40
 80042de:	d016      	beq.n	800430e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	f043 0220 	orr.w	r2, r3, #32
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e007      	b.n	800431e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004318:	2b40      	cmp	r3, #64	@ 0x40
 800431a:	d1ae      	bne.n	800427a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004338:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800433c:	d11b      	bne.n	8004376 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004346:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2220      	movs	r2, #32
 8004352:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	f043 0204 	orr.w	r2, r3, #4
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e000      	b.n	8004378 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e267      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d075      	beq.n	800448e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043a2:	4b88      	ldr	r3, [pc, #544]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f003 030c 	and.w	r3, r3, #12
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d00c      	beq.n	80043c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ae:	4b85      	ldr	r3, [pc, #532]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043b6:	2b08      	cmp	r3, #8
 80043b8:	d112      	bne.n	80043e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ba:	4b82      	ldr	r3, [pc, #520]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043c6:	d10b      	bne.n	80043e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c8:	4b7e      	ldr	r3, [pc, #504]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d05b      	beq.n	800448c <HAL_RCC_OscConfig+0x108>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d157      	bne.n	800448c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e242      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043e8:	d106      	bne.n	80043f8 <HAL_RCC_OscConfig+0x74>
 80043ea:	4b76      	ldr	r3, [pc, #472]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a75      	ldr	r2, [pc, #468]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80043f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	e01d      	b.n	8004434 <HAL_RCC_OscConfig+0xb0>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004400:	d10c      	bne.n	800441c <HAL_RCC_OscConfig+0x98>
 8004402:	4b70      	ldr	r3, [pc, #448]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a6f      	ldr	r2, [pc, #444]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004408:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	4b6d      	ldr	r3, [pc, #436]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a6c      	ldr	r2, [pc, #432]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004414:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	e00b      	b.n	8004434 <HAL_RCC_OscConfig+0xb0>
 800441c:	4b69      	ldr	r3, [pc, #420]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a68      	ldr	r2, [pc, #416]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004422:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	4b66      	ldr	r3, [pc, #408]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a65      	ldr	r2, [pc, #404]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 800442e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d013      	beq.n	8004464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443c:	f7fe f8b0 	bl	80025a0 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004444:	f7fe f8ac 	bl	80025a0 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b64      	cmp	r3, #100	@ 0x64
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e207      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004456:	4b5b      	ldr	r3, [pc, #364]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d0f0      	beq.n	8004444 <HAL_RCC_OscConfig+0xc0>
 8004462:	e014      	b.n	800448e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004464:	f7fe f89c 	bl	80025a0 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800446c:	f7fe f898 	bl	80025a0 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b64      	cmp	r3, #100	@ 0x64
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e1f3      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800447e:	4b51      	ldr	r3, [pc, #324]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0xe8>
 800448a:	e000      	b.n	800448e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800448c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d063      	beq.n	8004562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800449a:	4b4a      	ldr	r3, [pc, #296]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00b      	beq.n	80044be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044a6:	4b47      	ldr	r3, [pc, #284]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d11c      	bne.n	80044ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044b2:	4b44      	ldr	r3, [pc, #272]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d116      	bne.n	80044ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044be:	4b41      	ldr	r3, [pc, #260]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d005      	beq.n	80044d6 <HAL_RCC_OscConfig+0x152>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d001      	beq.n	80044d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e1c7      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d6:	4b3b      	ldr	r3, [pc, #236]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4937      	ldr	r1, [pc, #220]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ea:	e03a      	b.n	8004562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d020      	beq.n	8004536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044f4:	4b34      	ldr	r3, [pc, #208]	@ (80045c8 <HAL_RCC_OscConfig+0x244>)
 80044f6:	2201      	movs	r2, #1
 80044f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fa:	f7fe f851 	bl	80025a0 <HAL_GetTick>
 80044fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004500:	e008      	b.n	8004514 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004502:	f7fe f84d 	bl	80025a0 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e1a8      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004514:	4b2b      	ldr	r3, [pc, #172]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0f0      	beq.n	8004502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004520:	4b28      	ldr	r3, [pc, #160]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4925      	ldr	r1, [pc, #148]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004530:	4313      	orrs	r3, r2
 8004532:	600b      	str	r3, [r1, #0]
 8004534:	e015      	b.n	8004562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004536:	4b24      	ldr	r3, [pc, #144]	@ (80045c8 <HAL_RCC_OscConfig+0x244>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453c:	f7fe f830 	bl	80025a0 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004544:	f7fe f82c 	bl	80025a0 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e187      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004556:	4b1b      	ldr	r3, [pc, #108]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d036      	beq.n	80045dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d016      	beq.n	80045a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004576:	4b15      	ldr	r3, [pc, #84]	@ (80045cc <HAL_RCC_OscConfig+0x248>)
 8004578:	2201      	movs	r2, #1
 800457a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457c:	f7fe f810 	bl	80025a0 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004584:	f7fe f80c 	bl	80025a0 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e167      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004596:	4b0b      	ldr	r3, [pc, #44]	@ (80045c4 <HAL_RCC_OscConfig+0x240>)
 8004598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0f0      	beq.n	8004584 <HAL_RCC_OscConfig+0x200>
 80045a2:	e01b      	b.n	80045dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045a4:	4b09      	ldr	r3, [pc, #36]	@ (80045cc <HAL_RCC_OscConfig+0x248>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045aa:	f7fd fff9 	bl	80025a0 <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045b0:	e00e      	b.n	80045d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b2:	f7fd fff5 	bl	80025a0 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d907      	bls.n	80045d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e150      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
 80045c4:	40023800 	.word	0x40023800
 80045c8:	42470000 	.word	0x42470000
 80045cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045d0:	4b88      	ldr	r3, [pc, #544]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80045d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1ea      	bne.n	80045b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 8097 	beq.w	8004718 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ea:	2300      	movs	r3, #0
 80045ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ee:	4b81      	ldr	r3, [pc, #516]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10f      	bne.n	800461a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045fa:	2300      	movs	r3, #0
 80045fc:	60bb      	str	r3, [r7, #8]
 80045fe:	4b7d      	ldr	r3, [pc, #500]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004602:	4a7c      	ldr	r2, [pc, #496]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004608:	6413      	str	r3, [r2, #64]	@ 0x40
 800460a:	4b7a      	ldr	r3, [pc, #488]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 800460c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004616:	2301      	movs	r3, #1
 8004618:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800461a:	4b77      	ldr	r3, [pc, #476]	@ (80047f8 <HAL_RCC_OscConfig+0x474>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004622:	2b00      	cmp	r3, #0
 8004624:	d118      	bne.n	8004658 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004626:	4b74      	ldr	r3, [pc, #464]	@ (80047f8 <HAL_RCC_OscConfig+0x474>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a73      	ldr	r2, [pc, #460]	@ (80047f8 <HAL_RCC_OscConfig+0x474>)
 800462c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004632:	f7fd ffb5 	bl	80025a0 <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004638:	e008      	b.n	800464c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800463a:	f7fd ffb1 	bl	80025a0 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e10c      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464c:	4b6a      	ldr	r3, [pc, #424]	@ (80047f8 <HAL_RCC_OscConfig+0x474>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0f0      	beq.n	800463a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d106      	bne.n	800466e <HAL_RCC_OscConfig+0x2ea>
 8004660:	4b64      	ldr	r3, [pc, #400]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004664:	4a63      	ldr	r2, [pc, #396]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	6713      	str	r3, [r2, #112]	@ 0x70
 800466c:	e01c      	b.n	80046a8 <HAL_RCC_OscConfig+0x324>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	2b05      	cmp	r3, #5
 8004674:	d10c      	bne.n	8004690 <HAL_RCC_OscConfig+0x30c>
 8004676:	4b5f      	ldr	r3, [pc, #380]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467a:	4a5e      	ldr	r2, [pc, #376]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 800467c:	f043 0304 	orr.w	r3, r3, #4
 8004680:	6713      	str	r3, [r2, #112]	@ 0x70
 8004682:	4b5c      	ldr	r3, [pc, #368]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004686:	4a5b      	ldr	r2, [pc, #364]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004688:	f043 0301 	orr.w	r3, r3, #1
 800468c:	6713      	str	r3, [r2, #112]	@ 0x70
 800468e:	e00b      	b.n	80046a8 <HAL_RCC_OscConfig+0x324>
 8004690:	4b58      	ldr	r3, [pc, #352]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004694:	4a57      	ldr	r2, [pc, #348]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004696:	f023 0301 	bic.w	r3, r3, #1
 800469a:	6713      	str	r3, [r2, #112]	@ 0x70
 800469c:	4b55      	ldr	r3, [pc, #340]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 800469e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a0:	4a54      	ldr	r2, [pc, #336]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80046a2:	f023 0304 	bic.w	r3, r3, #4
 80046a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d015      	beq.n	80046dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b0:	f7fd ff76 	bl	80025a0 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b6:	e00a      	b.n	80046ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046b8:	f7fd ff72 	bl	80025a0 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e0cb      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ce:	4b49      	ldr	r3, [pc, #292]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80046d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0ee      	beq.n	80046b8 <HAL_RCC_OscConfig+0x334>
 80046da:	e014      	b.n	8004706 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046dc:	f7fd ff60 	bl	80025a0 <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e4:	f7fd ff5c 	bl	80025a0 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e0b5      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046fa:	4b3e      	ldr	r3, [pc, #248]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80046fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1ee      	bne.n	80046e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004706:	7dfb      	ldrb	r3, [r7, #23]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d105      	bne.n	8004718 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800470c:	4b39      	ldr	r3, [pc, #228]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	4a38      	ldr	r2, [pc, #224]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004716:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 80a1 	beq.w	8004864 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004722:	4b34      	ldr	r3, [pc, #208]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f003 030c 	and.w	r3, r3, #12
 800472a:	2b08      	cmp	r3, #8
 800472c:	d05c      	beq.n	80047e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	2b02      	cmp	r3, #2
 8004734:	d141      	bne.n	80047ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004736:	4b31      	ldr	r3, [pc, #196]	@ (80047fc <HAL_RCC_OscConfig+0x478>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473c:	f7fd ff30 	bl	80025a0 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004744:	f7fd ff2c 	bl	80025a0 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e087      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004756:	4b27      	ldr	r3, [pc, #156]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1f0      	bne.n	8004744 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69da      	ldr	r2, [r3, #28]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	019b      	lsls	r3, r3, #6
 8004772:	431a      	orrs	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004778:	085b      	lsrs	r3, r3, #1
 800477a:	3b01      	subs	r3, #1
 800477c:	041b      	lsls	r3, r3, #16
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	061b      	lsls	r3, r3, #24
 8004786:	491b      	ldr	r1, [pc, #108]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 8004788:	4313      	orrs	r3, r2
 800478a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800478c:	4b1b      	ldr	r3, [pc, #108]	@ (80047fc <HAL_RCC_OscConfig+0x478>)
 800478e:	2201      	movs	r2, #1
 8004790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004792:	f7fd ff05 	bl	80025a0 <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800479a:	f7fd ff01 	bl	80025a0 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e05c      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ac:	4b11      	ldr	r3, [pc, #68]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0f0      	beq.n	800479a <HAL_RCC_OscConfig+0x416>
 80047b8:	e054      	b.n	8004864 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ba:	4b10      	ldr	r3, [pc, #64]	@ (80047fc <HAL_RCC_OscConfig+0x478>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7fd feee 	bl	80025a0 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c8:	f7fd feea 	bl	80025a0 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e045      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047da:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_RCC_OscConfig+0x470>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1f0      	bne.n	80047c8 <HAL_RCC_OscConfig+0x444>
 80047e6:	e03d      	b.n	8004864 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d107      	bne.n	8004800 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e038      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
 80047f4:	40023800 	.word	0x40023800
 80047f8:	40007000 	.word	0x40007000
 80047fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004800:	4b1b      	ldr	r3, [pc, #108]	@ (8004870 <HAL_RCC_OscConfig+0x4ec>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d028      	beq.n	8004860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004818:	429a      	cmp	r2, r3
 800481a:	d121      	bne.n	8004860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004826:	429a      	cmp	r2, r3
 8004828:	d11a      	bne.n	8004860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004830:	4013      	ands	r3, r2
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004836:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004838:	4293      	cmp	r3, r2
 800483a:	d111      	bne.n	8004860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004846:	085b      	lsrs	r3, r3, #1
 8004848:	3b01      	subs	r3, #1
 800484a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800484c:	429a      	cmp	r2, r3
 800484e:	d107      	bne.n	8004860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d001      	beq.n	8004864 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e000      	b.n	8004866 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	40023800 	.word	0x40023800

08004874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e0cc      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004888:	4b68      	ldr	r3, [pc, #416]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d90c      	bls.n	80048b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004896:	4b65      	ldr	r3, [pc, #404]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	b2d2      	uxtb	r2, r2
 800489c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800489e:	4b63      	ldr	r3, [pc, #396]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0307 	and.w	r3, r3, #7
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d001      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0b8      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d020      	beq.n	80048fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048c8:	4b59      	ldr	r3, [pc, #356]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4a58      	ldr	r2, [pc, #352]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048e0:	4b53      	ldr	r3, [pc, #332]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a52      	ldr	r2, [pc, #328]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ec:	4b50      	ldr	r3, [pc, #320]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	494d      	ldr	r1, [pc, #308]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d044      	beq.n	8004994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004912:	4b47      	ldr	r3, [pc, #284]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d119      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e07f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d003      	beq.n	8004932 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800492e:	2b03      	cmp	r3, #3
 8004930:	d107      	bne.n	8004942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004932:	4b3f      	ldr	r3, [pc, #252]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e06f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004942:	4b3b      	ldr	r3, [pc, #236]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e067      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004952:	4b37      	ldr	r3, [pc, #220]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f023 0203 	bic.w	r2, r3, #3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	4934      	ldr	r1, [pc, #208]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	4313      	orrs	r3, r2
 8004962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004964:	f7fd fe1c 	bl	80025a0 <HAL_GetTick>
 8004968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	e00a      	b.n	8004982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496c:	f7fd fe18 	bl	80025a0 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e04f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004982:	4b2b      	ldr	r3, [pc, #172]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 020c 	and.w	r2, r3, #12
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	429a      	cmp	r2, r3
 8004992:	d1eb      	bne.n	800496c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004994:	4b25      	ldr	r3, [pc, #148]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d20c      	bcs.n	80049bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b22      	ldr	r3, [pc, #136]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b20      	ldr	r3, [pc, #128]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e032      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d008      	beq.n	80049da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049c8:	4b19      	ldr	r3, [pc, #100]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	4916      	ldr	r1, [pc, #88]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d009      	beq.n	80049fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049e6:	4b12      	ldr	r3, [pc, #72]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	490e      	ldr	r1, [pc, #56]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049fa:	f000 f821 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 80049fe:	4602      	mov	r2, r0
 8004a00:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	091b      	lsrs	r3, r3, #4
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	490a      	ldr	r1, [pc, #40]	@ (8004a34 <HAL_RCC_ClockConfig+0x1c0>)
 8004a0c:	5ccb      	ldrb	r3, [r1, r3]
 8004a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a12:	4a09      	ldr	r2, [pc, #36]	@ (8004a38 <HAL_RCC_ClockConfig+0x1c4>)
 8004a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a16:	4b09      	ldr	r3, [pc, #36]	@ (8004a3c <HAL_RCC_ClockConfig+0x1c8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fd fd7c 	bl	8002518 <HAL_InitTick>

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40023c00 	.word	0x40023c00
 8004a30:	40023800 	.word	0x40023800
 8004a34:	080060e8 	.word	0x080060e8
 8004a38:	20000008 	.word	0x20000008
 8004a3c:	2000000c 	.word	0x2000000c

08004a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a44:	b094      	sub	sp, #80	@ 0x50
 8004a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a58:	4b79      	ldr	r3, [pc, #484]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f003 030c 	and.w	r3, r3, #12
 8004a60:	2b08      	cmp	r3, #8
 8004a62:	d00d      	beq.n	8004a80 <HAL_RCC_GetSysClockFreq+0x40>
 8004a64:	2b08      	cmp	r3, #8
 8004a66:	f200 80e1 	bhi.w	8004c2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d002      	beq.n	8004a74 <HAL_RCC_GetSysClockFreq+0x34>
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d003      	beq.n	8004a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a72:	e0db      	b.n	8004c2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a74:	4b73      	ldr	r3, [pc, #460]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a78:	e0db      	b.n	8004c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a7a:	4b73      	ldr	r3, [pc, #460]	@ (8004c48 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a7e:	e0d8      	b.n	8004c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a80:	4b6f      	ldr	r3, [pc, #444]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d063      	beq.n	8004b5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a96:	4b6a      	ldr	r3, [pc, #424]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	099b      	lsrs	r3, r3, #6
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004aa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aaa:	2300      	movs	r3, #0
 8004aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8004aae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	f04f 0000 	mov.w	r0, #0
 8004aba:	f04f 0100 	mov.w	r1, #0
 8004abe:	0159      	lsls	r1, r3, #5
 8004ac0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ac4:	0150      	lsls	r0, r2, #5
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	460b      	mov	r3, r1
 8004aca:	4621      	mov	r1, r4
 8004acc:	1a51      	subs	r1, r2, r1
 8004ace:	6139      	str	r1, [r7, #16]
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ad6:	617b      	str	r3, [r7, #20]
 8004ad8:	f04f 0200 	mov.w	r2, #0
 8004adc:	f04f 0300 	mov.w	r3, #0
 8004ae0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ae4:	4659      	mov	r1, fp
 8004ae6:	018b      	lsls	r3, r1, #6
 8004ae8:	4651      	mov	r1, sl
 8004aea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aee:	4651      	mov	r1, sl
 8004af0:	018a      	lsls	r2, r1, #6
 8004af2:	4651      	mov	r1, sl
 8004af4:	ebb2 0801 	subs.w	r8, r2, r1
 8004af8:	4659      	mov	r1, fp
 8004afa:	eb63 0901 	sbc.w	r9, r3, r1
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b12:	4690      	mov	r8, r2
 8004b14:	4699      	mov	r9, r3
 8004b16:	4623      	mov	r3, r4
 8004b18:	eb18 0303 	adds.w	r3, r8, r3
 8004b1c:	60bb      	str	r3, [r7, #8]
 8004b1e:	462b      	mov	r3, r5
 8004b20:	eb49 0303 	adc.w	r3, r9, r3
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b32:	4629      	mov	r1, r5
 8004b34:	024b      	lsls	r3, r1, #9
 8004b36:	4621      	mov	r1, r4
 8004b38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	024a      	lsls	r2, r1, #9
 8004b40:	4610      	mov	r0, r2
 8004b42:	4619      	mov	r1, r3
 8004b44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b46:	2200      	movs	r2, #0
 8004b48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b50:	f7fb ff60 	bl	8000a14 <__aeabi_uldivmod>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4613      	mov	r3, r2
 8004b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b5c:	e058      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b5e:	4b38      	ldr	r3, [pc, #224]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	099b      	lsrs	r3, r3, #6
 8004b64:	2200      	movs	r2, #0
 8004b66:	4618      	mov	r0, r3
 8004b68:	4611      	mov	r1, r2
 8004b6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b6e:	623b      	str	r3, [r7, #32]
 8004b70:	2300      	movs	r3, #0
 8004b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b78:	4642      	mov	r2, r8
 8004b7a:	464b      	mov	r3, r9
 8004b7c:	f04f 0000 	mov.w	r0, #0
 8004b80:	f04f 0100 	mov.w	r1, #0
 8004b84:	0159      	lsls	r1, r3, #5
 8004b86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b8a:	0150      	lsls	r0, r2, #5
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	4641      	mov	r1, r8
 8004b92:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b96:	4649      	mov	r1, r9
 8004b98:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b9c:	f04f 0200 	mov.w	r2, #0
 8004ba0:	f04f 0300 	mov.w	r3, #0
 8004ba4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ba8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bb0:	ebb2 040a 	subs.w	r4, r2, sl
 8004bb4:	eb63 050b 	sbc.w	r5, r3, fp
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	00eb      	lsls	r3, r5, #3
 8004bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bc6:	00e2      	lsls	r2, r4, #3
 8004bc8:	4614      	mov	r4, r2
 8004bca:	461d      	mov	r5, r3
 8004bcc:	4643      	mov	r3, r8
 8004bce:	18e3      	adds	r3, r4, r3
 8004bd0:	603b      	str	r3, [r7, #0]
 8004bd2:	464b      	mov	r3, r9
 8004bd4:	eb45 0303 	adc.w	r3, r5, r3
 8004bd8:	607b      	str	r3, [r7, #4]
 8004bda:	f04f 0200 	mov.w	r2, #0
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004be6:	4629      	mov	r1, r5
 8004be8:	028b      	lsls	r3, r1, #10
 8004bea:	4621      	mov	r1, r4
 8004bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	028a      	lsls	r2, r1, #10
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	61bb      	str	r3, [r7, #24]
 8004bfe:	61fa      	str	r2, [r7, #28]
 8004c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c04:	f7fb ff06 	bl	8000a14 <__aeabi_uldivmod>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c10:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	0c1b      	lsrs	r3, r3, #16
 8004c16:	f003 0303 	and.w	r3, r3, #3
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c2a:	e002      	b.n	8004c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c2c:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3750      	adds	r7, #80	@ 0x50
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c3e:	bf00      	nop
 8004c40:	40023800 	.word	0x40023800
 8004c44:	00f42400 	.word	0x00f42400
 8004c48:	007a1200 	.word	0x007a1200

08004c4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c50:	4b03      	ldr	r3, [pc, #12]	@ (8004c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c52:	681b      	ldr	r3, [r3, #0]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	20000008 	.word	0x20000008

08004c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c68:	f7ff fff0 	bl	8004c4c <HAL_RCC_GetHCLKFreq>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	4b05      	ldr	r3, [pc, #20]	@ (8004c84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	0a9b      	lsrs	r3, r3, #10
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	4903      	ldr	r1, [pc, #12]	@ (8004c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c7a:	5ccb      	ldrb	r3, [r1, r3]
 8004c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40023800 	.word	0x40023800
 8004c88:	080060f8 	.word	0x080060f8

08004c8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c90:	f7ff ffdc 	bl	8004c4c <HAL_RCC_GetHCLKFreq>
 8004c94:	4602      	mov	r2, r0
 8004c96:	4b05      	ldr	r3, [pc, #20]	@ (8004cac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	0b5b      	lsrs	r3, r3, #13
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	4903      	ldr	r1, [pc, #12]	@ (8004cb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ca2:	5ccb      	ldrb	r3, [r1, r3]
 8004ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	080060f8 	.word	0x080060f8

08004cb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e07b      	b.n	8004dbe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d108      	bne.n	8004ce0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cd6:	d009      	beq.n	8004cec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	61da      	str	r2, [r3, #28]
 8004cde:	e005      	b.n	8004cec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fd fac8 	bl	800229c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d70:	ea42 0103 	orr.w	r1, r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d78:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	0c1b      	lsrs	r3, r3, #16
 8004d8a:	f003 0104 	and.w	r1, r3, #4
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	f003 0210 	and.w	r2, r3, #16
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69da      	ldr	r2, [r3, #28]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b08a      	sub	sp, #40	@ 0x28
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	60f8      	str	r0, [r7, #12]
 8004dce:	60b9      	str	r1, [r7, #8]
 8004dd0:	607a      	str	r2, [r7, #4]
 8004dd2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd8:	f7fd fbe2 	bl	80025a0 <HAL_GetTick>
 8004ddc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004de4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004dec:	887b      	ldrh	r3, [r7, #2]
 8004dee:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004df0:	7ffb      	ldrb	r3, [r7, #31]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d00c      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x4a>
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dfc:	d106      	bne.n	8004e0c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d102      	bne.n	8004e0c <HAL_SPI_TransmitReceive+0x46>
 8004e06:	7ffb      	ldrb	r3, [r7, #31]
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d001      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	e17f      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_SPI_TransmitReceive+0x5c>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <HAL_SPI_TransmitReceive+0x5c>
 8004e1c:	887b      	ldrh	r3, [r7, #2]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e174      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_SPI_TransmitReceive+0x6e>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e16d      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	d003      	beq.n	8004e50 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2205      	movs	r2, #5
 8004e4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	887a      	ldrh	r2, [r7, #2]
 8004e60:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	887a      	ldrh	r2, [r7, #2]
 8004e66:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	887a      	ldrh	r2, [r7, #2]
 8004e72:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	887a      	ldrh	r2, [r7, #2]
 8004e78:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e90:	2b40      	cmp	r3, #64	@ 0x40
 8004e92:	d007      	beq.n	8004ea4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ea2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eac:	d17e      	bne.n	8004fac <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0xf6>
 8004eb6:	8afb      	ldrh	r3, [r7, #22]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d16c      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec0:	881a      	ldrh	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ecc:	1c9a      	adds	r2, r3, #2
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee0:	e059      	b.n	8004f96 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d11b      	bne.n	8004f28 <HAL_SPI_TransmitReceive+0x162>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d016      	beq.n	8004f28 <HAL_SPI_TransmitReceive+0x162>
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d113      	bne.n	8004f28 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f04:	881a      	ldrh	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f10:	1c9a      	adds	r2, r3, #2
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d119      	bne.n	8004f6a <HAL_SPI_TransmitReceive+0x1a4>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d014      	beq.n	8004f6a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4a:	b292      	uxth	r2, r2
 8004f4c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f52:	1c9a      	adds	r2, r3, #2
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f66:	2301      	movs	r3, #1
 8004f68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f6a:	f7fd fb19 	bl	80025a0 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	6a3b      	ldr	r3, [r7, #32]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d80d      	bhi.n	8004f96 <HAL_SPI_TransmitReceive+0x1d0>
 8004f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f80:	d009      	beq.n	8004f96 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e0bc      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1a0      	bne.n	8004ee2 <HAL_SPI_TransmitReceive+0x11c>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d19b      	bne.n	8004ee2 <HAL_SPI_TransmitReceive+0x11c>
 8004faa:	e082      	b.n	80050b2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <HAL_SPI_TransmitReceive+0x1f4>
 8004fb4:	8afb      	ldrh	r3, [r7, #22]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d171      	bne.n	800509e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	7812      	ldrb	r2, [r2, #0]
 8004fc6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe0:	e05d      	b.n	800509e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d11c      	bne.n	800502a <HAL_SPI_TransmitReceive+0x264>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d017      	beq.n	800502a <HAL_SPI_TransmitReceive+0x264>
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d114      	bne.n	800502a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	330c      	adds	r3, #12
 800500a:	7812      	ldrb	r2, [r2, #0]
 800500c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b01      	cmp	r3, #1
 8005036:	d119      	bne.n	800506c <HAL_SPI_TransmitReceive+0x2a6>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d014      	beq.n	800506c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504c:	b2d2      	uxtb	r2, r2
 800504e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005054:	1c5a      	adds	r2, r3, #1
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800505e:	b29b      	uxth	r3, r3
 8005060:	3b01      	subs	r3, #1
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005068:	2301      	movs	r3, #1
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800506c:	f7fd fa98 	bl	80025a0 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005078:	429a      	cmp	r2, r3
 800507a:	d803      	bhi.n	8005084 <HAL_SPI_TransmitReceive+0x2be>
 800507c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005082:	d102      	bne.n	800508a <HAL_SPI_TransmitReceive+0x2c4>
 8005084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e038      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d19c      	bne.n	8004fe2 <HAL_SPI_TransmitReceive+0x21c>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d197      	bne.n	8004fe2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050b2:	6a3a      	ldr	r2, [r7, #32]
 80050b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f8b6 	bl	8005228 <SPI_EndRxTxTransaction>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d008      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2220      	movs	r2, #32
 80050c6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e01d      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10a      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050dc:	2300      	movs	r3, #0
 80050de:	613b      	str	r3, [r7, #16]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	613b      	str	r3, [r7, #16]
 80050f0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e000      	b.n	8005110 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800510e:	2300      	movs	r3, #0
  }
}
 8005110:	4618      	mov	r0, r3
 8005112:	3728      	adds	r7, #40	@ 0x28
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b088      	sub	sp, #32
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	603b      	str	r3, [r7, #0]
 8005124:	4613      	mov	r3, r2
 8005126:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005128:	f7fd fa3a 	bl	80025a0 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	4413      	add	r3, r2
 8005136:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005138:	f7fd fa32 	bl	80025a0 <HAL_GetTick>
 800513c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800513e:	4b39      	ldr	r3, [pc, #228]	@ (8005224 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	015b      	lsls	r3, r3, #5
 8005144:	0d1b      	lsrs	r3, r3, #20
 8005146:	69fa      	ldr	r2, [r7, #28]
 8005148:	fb02 f303 	mul.w	r3, r2, r3
 800514c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800514e:	e055      	b.n	80051fc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005156:	d051      	beq.n	80051fc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005158:	f7fd fa22 	bl	80025a0 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	69fa      	ldr	r2, [r7, #28]
 8005164:	429a      	cmp	r2, r3
 8005166:	d902      	bls.n	800516e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d13d      	bne.n	80051ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800517c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005186:	d111      	bne.n	80051ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005190:	d004      	beq.n	800519c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800519a:	d107      	bne.n	80051ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051b4:	d10f      	bne.n	80051d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e018      	b.n	800521c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d102      	bne.n	80051f6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]
 80051f4:	e002      	b.n	80051fc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	3b01      	subs	r3, #1
 80051fa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689a      	ldr	r2, [r3, #8]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	4013      	ands	r3, r2
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	429a      	cmp	r2, r3
 800520a:	bf0c      	ite	eq
 800520c:	2301      	moveq	r3, #1
 800520e:	2300      	movne	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	461a      	mov	r2, r3
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	429a      	cmp	r2, r3
 8005218:	d19a      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3720      	adds	r7, #32
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	20000008 	.word	0x20000008

08005228 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b088      	sub	sp, #32
 800522c:	af02      	add	r7, sp, #8
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2201      	movs	r2, #1
 800523c:	2102      	movs	r1, #2
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f7ff ff6a 	bl	8005118 <SPI_WaitFlagStateUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d007      	beq.n	800525a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524e:	f043 0220 	orr.w	r2, r3, #32
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e032      	b.n	80052c0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800525a:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <SPI_EndRxTxTransaction+0xa0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1b      	ldr	r2, [pc, #108]	@ (80052cc <SPI_EndRxTxTransaction+0xa4>)
 8005260:	fba2 2303 	umull	r2, r3, r2, r3
 8005264:	0d5b      	lsrs	r3, r3, #21
 8005266:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800526a:	fb02 f303 	mul.w	r3, r2, r3
 800526e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005278:	d112      	bne.n	80052a0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2200      	movs	r2, #0
 8005282:	2180      	movs	r1, #128	@ 0x80
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f7ff ff47 	bl	8005118 <SPI_WaitFlagStateUntilTimeout>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d016      	beq.n	80052be <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005294:	f043 0220 	orr.w	r2, r3, #32
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e00f      	b.n	80052c0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b6:	2b80      	cmp	r3, #128	@ 0x80
 80052b8:	d0f2      	beq.n	80052a0 <SPI_EndRxTxTransaction+0x78>
 80052ba:	e000      	b.n	80052be <SPI_EndRxTxTransaction+0x96>
        break;
 80052bc:	bf00      	nop
  }

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	20000008 	.word	0x20000008
 80052cc:	165e9f81 	.word	0x165e9f81

080052d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e042      	b.n	8005368 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d106      	bne.n	80052fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7fd f838 	bl	800236c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2224      	movs	r2, #36	@ 0x24
 8005300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005312:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f82b 	bl	8005370 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	691a      	ldr	r2, [r3, #16]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005328:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695a      	ldr	r2, [r3, #20]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005338:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68da      	ldr	r2, [r3, #12]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005348:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3708      	adds	r7, #8
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005374:	b0c0      	sub	sp, #256	@ 0x100
 8005376:	af00      	add	r7, sp, #0
 8005378:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800537c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800538c:	68d9      	ldr	r1, [r3, #12]
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	ea40 0301 	orr.w	r3, r0, r1
 8005398:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800539a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	431a      	orrs	r2, r3
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80053c8:	f021 010c 	bic.w	r1, r1, #12
 80053cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80053d6:	430b      	orrs	r3, r1
 80053d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80053e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ea:	6999      	ldr	r1, [r3, #24]
 80053ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	ea40 0301 	orr.w	r3, r0, r1
 80053f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	4b8f      	ldr	r3, [pc, #572]	@ (800563c <UART_SetConfig+0x2cc>)
 8005400:	429a      	cmp	r2, r3
 8005402:	d005      	beq.n	8005410 <UART_SetConfig+0xa0>
 8005404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	4b8d      	ldr	r3, [pc, #564]	@ (8005640 <UART_SetConfig+0x2d0>)
 800540c:	429a      	cmp	r2, r3
 800540e:	d104      	bne.n	800541a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005410:	f7ff fc3c 	bl	8004c8c <HAL_RCC_GetPCLK2Freq>
 8005414:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005418:	e003      	b.n	8005422 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800541a:	f7ff fc23 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 800541e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800542c:	f040 810c 	bne.w	8005648 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005434:	2200      	movs	r2, #0
 8005436:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800543a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800543e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005442:	4622      	mov	r2, r4
 8005444:	462b      	mov	r3, r5
 8005446:	1891      	adds	r1, r2, r2
 8005448:	65b9      	str	r1, [r7, #88]	@ 0x58
 800544a:	415b      	adcs	r3, r3
 800544c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800544e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005452:	4621      	mov	r1, r4
 8005454:	eb12 0801 	adds.w	r8, r2, r1
 8005458:	4629      	mov	r1, r5
 800545a:	eb43 0901 	adc.w	r9, r3, r1
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800546a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800546e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005472:	4690      	mov	r8, r2
 8005474:	4699      	mov	r9, r3
 8005476:	4623      	mov	r3, r4
 8005478:	eb18 0303 	adds.w	r3, r8, r3
 800547c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005480:	462b      	mov	r3, r5
 8005482:	eb49 0303 	adc.w	r3, r9, r3
 8005486:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800548a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005496:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800549a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800549e:	460b      	mov	r3, r1
 80054a0:	18db      	adds	r3, r3, r3
 80054a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80054a4:	4613      	mov	r3, r2
 80054a6:	eb42 0303 	adc.w	r3, r2, r3
 80054aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80054ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80054b4:	f7fb faae 	bl	8000a14 <__aeabi_uldivmod>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	4b61      	ldr	r3, [pc, #388]	@ (8005644 <UART_SetConfig+0x2d4>)
 80054be:	fba3 2302 	umull	r2, r3, r3, r2
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	011c      	lsls	r4, r3, #4
 80054c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ca:	2200      	movs	r2, #0
 80054cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80054d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80054d8:	4642      	mov	r2, r8
 80054da:	464b      	mov	r3, r9
 80054dc:	1891      	adds	r1, r2, r2
 80054de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80054e0:	415b      	adcs	r3, r3
 80054e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80054e8:	4641      	mov	r1, r8
 80054ea:	eb12 0a01 	adds.w	sl, r2, r1
 80054ee:	4649      	mov	r1, r9
 80054f0:	eb43 0b01 	adc.w	fp, r3, r1
 80054f4:	f04f 0200 	mov.w	r2, #0
 80054f8:	f04f 0300 	mov.w	r3, #0
 80054fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005500:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005504:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005508:	4692      	mov	sl, r2
 800550a:	469b      	mov	fp, r3
 800550c:	4643      	mov	r3, r8
 800550e:	eb1a 0303 	adds.w	r3, sl, r3
 8005512:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005516:	464b      	mov	r3, r9
 8005518:	eb4b 0303 	adc.w	r3, fp, r3
 800551c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800552c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005530:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005534:	460b      	mov	r3, r1
 8005536:	18db      	adds	r3, r3, r3
 8005538:	643b      	str	r3, [r7, #64]	@ 0x40
 800553a:	4613      	mov	r3, r2
 800553c:	eb42 0303 	adc.w	r3, r2, r3
 8005540:	647b      	str	r3, [r7, #68]	@ 0x44
 8005542:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005546:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800554a:	f7fb fa63 	bl	8000a14 <__aeabi_uldivmod>
 800554e:	4602      	mov	r2, r0
 8005550:	460b      	mov	r3, r1
 8005552:	4611      	mov	r1, r2
 8005554:	4b3b      	ldr	r3, [pc, #236]	@ (8005644 <UART_SetConfig+0x2d4>)
 8005556:	fba3 2301 	umull	r2, r3, r3, r1
 800555a:	095b      	lsrs	r3, r3, #5
 800555c:	2264      	movs	r2, #100	@ 0x64
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	1acb      	subs	r3, r1, r3
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800556a:	4b36      	ldr	r3, [pc, #216]	@ (8005644 <UART_SetConfig+0x2d4>)
 800556c:	fba3 2302 	umull	r2, r3, r3, r2
 8005570:	095b      	lsrs	r3, r3, #5
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005578:	441c      	add	r4, r3
 800557a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800557e:	2200      	movs	r2, #0
 8005580:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005584:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005588:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800558c:	4642      	mov	r2, r8
 800558e:	464b      	mov	r3, r9
 8005590:	1891      	adds	r1, r2, r2
 8005592:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005594:	415b      	adcs	r3, r3
 8005596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005598:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800559c:	4641      	mov	r1, r8
 800559e:	1851      	adds	r1, r2, r1
 80055a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80055a2:	4649      	mov	r1, r9
 80055a4:	414b      	adcs	r3, r1
 80055a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a8:	f04f 0200 	mov.w	r2, #0
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80055b4:	4659      	mov	r1, fp
 80055b6:	00cb      	lsls	r3, r1, #3
 80055b8:	4651      	mov	r1, sl
 80055ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055be:	4651      	mov	r1, sl
 80055c0:	00ca      	lsls	r2, r1, #3
 80055c2:	4610      	mov	r0, r2
 80055c4:	4619      	mov	r1, r3
 80055c6:	4603      	mov	r3, r0
 80055c8:	4642      	mov	r2, r8
 80055ca:	189b      	adds	r3, r3, r2
 80055cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055d0:	464b      	mov	r3, r9
 80055d2:	460a      	mov	r2, r1
 80055d4:	eb42 0303 	adc.w	r3, r2, r3
 80055d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80055ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055f0:	460b      	mov	r3, r1
 80055f2:	18db      	adds	r3, r3, r3
 80055f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055f6:	4613      	mov	r3, r2
 80055f8:	eb42 0303 	adc.w	r3, r2, r3
 80055fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005602:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005606:	f7fb fa05 	bl	8000a14 <__aeabi_uldivmod>
 800560a:	4602      	mov	r2, r0
 800560c:	460b      	mov	r3, r1
 800560e:	4b0d      	ldr	r3, [pc, #52]	@ (8005644 <UART_SetConfig+0x2d4>)
 8005610:	fba3 1302 	umull	r1, r3, r3, r2
 8005614:	095b      	lsrs	r3, r3, #5
 8005616:	2164      	movs	r1, #100	@ 0x64
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	3332      	adds	r3, #50	@ 0x32
 8005622:	4a08      	ldr	r2, [pc, #32]	@ (8005644 <UART_SetConfig+0x2d4>)
 8005624:	fba2 2303 	umull	r2, r3, r2, r3
 8005628:	095b      	lsrs	r3, r3, #5
 800562a:	f003 0207 	and.w	r2, r3, #7
 800562e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4422      	add	r2, r4
 8005636:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005638:	e106      	b.n	8005848 <UART_SetConfig+0x4d8>
 800563a:	bf00      	nop
 800563c:	40011000 	.word	0x40011000
 8005640:	40011400 	.word	0x40011400
 8005644:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800564c:	2200      	movs	r2, #0
 800564e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005652:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005656:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800565a:	4642      	mov	r2, r8
 800565c:	464b      	mov	r3, r9
 800565e:	1891      	adds	r1, r2, r2
 8005660:	6239      	str	r1, [r7, #32]
 8005662:	415b      	adcs	r3, r3
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
 8005666:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800566a:	4641      	mov	r1, r8
 800566c:	1854      	adds	r4, r2, r1
 800566e:	4649      	mov	r1, r9
 8005670:	eb43 0501 	adc.w	r5, r3, r1
 8005674:	f04f 0200 	mov.w	r2, #0
 8005678:	f04f 0300 	mov.w	r3, #0
 800567c:	00eb      	lsls	r3, r5, #3
 800567e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005682:	00e2      	lsls	r2, r4, #3
 8005684:	4614      	mov	r4, r2
 8005686:	461d      	mov	r5, r3
 8005688:	4643      	mov	r3, r8
 800568a:	18e3      	adds	r3, r4, r3
 800568c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005690:	464b      	mov	r3, r9
 8005692:	eb45 0303 	adc.w	r3, r5, r3
 8005696:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800569a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	f04f 0300 	mov.w	r3, #0
 80056b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056b6:	4629      	mov	r1, r5
 80056b8:	008b      	lsls	r3, r1, #2
 80056ba:	4621      	mov	r1, r4
 80056bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056c0:	4621      	mov	r1, r4
 80056c2:	008a      	lsls	r2, r1, #2
 80056c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80056c8:	f7fb f9a4 	bl	8000a14 <__aeabi_uldivmod>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	4b60      	ldr	r3, [pc, #384]	@ (8005854 <UART_SetConfig+0x4e4>)
 80056d2:	fba3 2302 	umull	r2, r3, r3, r2
 80056d6:	095b      	lsrs	r3, r3, #5
 80056d8:	011c      	lsls	r4, r3, #4
 80056da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056de:	2200      	movs	r2, #0
 80056e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80056e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80056e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80056ec:	4642      	mov	r2, r8
 80056ee:	464b      	mov	r3, r9
 80056f0:	1891      	adds	r1, r2, r2
 80056f2:	61b9      	str	r1, [r7, #24]
 80056f4:	415b      	adcs	r3, r3
 80056f6:	61fb      	str	r3, [r7, #28]
 80056f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056fc:	4641      	mov	r1, r8
 80056fe:	1851      	adds	r1, r2, r1
 8005700:	6139      	str	r1, [r7, #16]
 8005702:	4649      	mov	r1, r9
 8005704:	414b      	adcs	r3, r1
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005714:	4659      	mov	r1, fp
 8005716:	00cb      	lsls	r3, r1, #3
 8005718:	4651      	mov	r1, sl
 800571a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800571e:	4651      	mov	r1, sl
 8005720:	00ca      	lsls	r2, r1, #3
 8005722:	4610      	mov	r0, r2
 8005724:	4619      	mov	r1, r3
 8005726:	4603      	mov	r3, r0
 8005728:	4642      	mov	r2, r8
 800572a:	189b      	adds	r3, r3, r2
 800572c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005730:	464b      	mov	r3, r9
 8005732:	460a      	mov	r2, r1
 8005734:	eb42 0303 	adc.w	r3, r2, r3
 8005738:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800573c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005746:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	f04f 0300 	mov.w	r3, #0
 8005750:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005754:	4649      	mov	r1, r9
 8005756:	008b      	lsls	r3, r1, #2
 8005758:	4641      	mov	r1, r8
 800575a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800575e:	4641      	mov	r1, r8
 8005760:	008a      	lsls	r2, r1, #2
 8005762:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005766:	f7fb f955 	bl	8000a14 <__aeabi_uldivmod>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4611      	mov	r1, r2
 8005770:	4b38      	ldr	r3, [pc, #224]	@ (8005854 <UART_SetConfig+0x4e4>)
 8005772:	fba3 2301 	umull	r2, r3, r3, r1
 8005776:	095b      	lsrs	r3, r3, #5
 8005778:	2264      	movs	r2, #100	@ 0x64
 800577a:	fb02 f303 	mul.w	r3, r2, r3
 800577e:	1acb      	subs	r3, r1, r3
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	3332      	adds	r3, #50	@ 0x32
 8005784:	4a33      	ldr	r2, [pc, #204]	@ (8005854 <UART_SetConfig+0x4e4>)
 8005786:	fba2 2303 	umull	r2, r3, r2, r3
 800578a:	095b      	lsrs	r3, r3, #5
 800578c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005790:	441c      	add	r4, r3
 8005792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005796:	2200      	movs	r2, #0
 8005798:	673b      	str	r3, [r7, #112]	@ 0x70
 800579a:	677a      	str	r2, [r7, #116]	@ 0x74
 800579c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057a0:	4642      	mov	r2, r8
 80057a2:	464b      	mov	r3, r9
 80057a4:	1891      	adds	r1, r2, r2
 80057a6:	60b9      	str	r1, [r7, #8]
 80057a8:	415b      	adcs	r3, r3
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057b0:	4641      	mov	r1, r8
 80057b2:	1851      	adds	r1, r2, r1
 80057b4:	6039      	str	r1, [r7, #0]
 80057b6:	4649      	mov	r1, r9
 80057b8:	414b      	adcs	r3, r1
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	f04f 0200 	mov.w	r2, #0
 80057c0:	f04f 0300 	mov.w	r3, #0
 80057c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057c8:	4659      	mov	r1, fp
 80057ca:	00cb      	lsls	r3, r1, #3
 80057cc:	4651      	mov	r1, sl
 80057ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057d2:	4651      	mov	r1, sl
 80057d4:	00ca      	lsls	r2, r1, #3
 80057d6:	4610      	mov	r0, r2
 80057d8:	4619      	mov	r1, r3
 80057da:	4603      	mov	r3, r0
 80057dc:	4642      	mov	r2, r8
 80057de:	189b      	adds	r3, r3, r2
 80057e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057e2:	464b      	mov	r3, r9
 80057e4:	460a      	mov	r2, r1
 80057e6:	eb42 0303 	adc.w	r3, r2, r3
 80057ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80057f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005804:	4649      	mov	r1, r9
 8005806:	008b      	lsls	r3, r1, #2
 8005808:	4641      	mov	r1, r8
 800580a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800580e:	4641      	mov	r1, r8
 8005810:	008a      	lsls	r2, r1, #2
 8005812:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005816:	f7fb f8fd 	bl	8000a14 <__aeabi_uldivmod>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4b0d      	ldr	r3, [pc, #52]	@ (8005854 <UART_SetConfig+0x4e4>)
 8005820:	fba3 1302 	umull	r1, r3, r3, r2
 8005824:	095b      	lsrs	r3, r3, #5
 8005826:	2164      	movs	r1, #100	@ 0x64
 8005828:	fb01 f303 	mul.w	r3, r1, r3
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	3332      	adds	r3, #50	@ 0x32
 8005832:	4a08      	ldr	r2, [pc, #32]	@ (8005854 <UART_SetConfig+0x4e4>)
 8005834:	fba2 2303 	umull	r2, r3, r2, r3
 8005838:	095b      	lsrs	r3, r3, #5
 800583a:	f003 020f 	and.w	r2, r3, #15
 800583e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4422      	add	r2, r4
 8005846:	609a      	str	r2, [r3, #8]
}
 8005848:	bf00      	nop
 800584a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800584e:	46bd      	mov	sp, r7
 8005850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005854:	51eb851f 	.word	0x51eb851f

08005858 <memset>:
 8005858:	4402      	add	r2, r0
 800585a:	4603      	mov	r3, r0
 800585c:	4293      	cmp	r3, r2
 800585e:	d100      	bne.n	8005862 <memset+0xa>
 8005860:	4770      	bx	lr
 8005862:	f803 1b01 	strb.w	r1, [r3], #1
 8005866:	e7f9      	b.n	800585c <memset+0x4>

08005868 <__errno>:
 8005868:	4b01      	ldr	r3, [pc, #4]	@ (8005870 <__errno+0x8>)
 800586a:	6818      	ldr	r0, [r3, #0]
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	20000034 	.word	0x20000034

08005874 <__libc_init_array>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	4d0d      	ldr	r5, [pc, #52]	@ (80058ac <__libc_init_array+0x38>)
 8005878:	4c0d      	ldr	r4, [pc, #52]	@ (80058b0 <__libc_init_array+0x3c>)
 800587a:	1b64      	subs	r4, r4, r5
 800587c:	10a4      	asrs	r4, r4, #2
 800587e:	2600      	movs	r6, #0
 8005880:	42a6      	cmp	r6, r4
 8005882:	d109      	bne.n	8005898 <__libc_init_array+0x24>
 8005884:	4d0b      	ldr	r5, [pc, #44]	@ (80058b4 <__libc_init_array+0x40>)
 8005886:	4c0c      	ldr	r4, [pc, #48]	@ (80058b8 <__libc_init_array+0x44>)
 8005888:	f000 fbee 	bl	8006068 <_init>
 800588c:	1b64      	subs	r4, r4, r5
 800588e:	10a4      	asrs	r4, r4, #2
 8005890:	2600      	movs	r6, #0
 8005892:	42a6      	cmp	r6, r4
 8005894:	d105      	bne.n	80058a2 <__libc_init_array+0x2e>
 8005896:	bd70      	pop	{r4, r5, r6, pc}
 8005898:	f855 3b04 	ldr.w	r3, [r5], #4
 800589c:	4798      	blx	r3
 800589e:	3601      	adds	r6, #1
 80058a0:	e7ee      	b.n	8005880 <__libc_init_array+0xc>
 80058a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80058a6:	4798      	blx	r3
 80058a8:	3601      	adds	r6, #1
 80058aa:	e7f2      	b.n	8005892 <__libc_init_array+0x1e>
 80058ac:	08006120 	.word	0x08006120
 80058b0:	08006120 	.word	0x08006120
 80058b4:	08006120 	.word	0x08006120
 80058b8:	08006124 	.word	0x08006124

080058bc <memcpy>:
 80058bc:	440a      	add	r2, r1
 80058be:	4291      	cmp	r1, r2
 80058c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80058c4:	d100      	bne.n	80058c8 <memcpy+0xc>
 80058c6:	4770      	bx	lr
 80058c8:	b510      	push	{r4, lr}
 80058ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058d2:	4291      	cmp	r1, r2
 80058d4:	d1f9      	bne.n	80058ca <memcpy+0xe>
 80058d6:	bd10      	pop	{r4, pc}

080058d8 <powf>:
 80058d8:	b508      	push	{r3, lr}
 80058da:	ed2d 8b04 	vpush	{d8-d9}
 80058de:	eeb0 8a60 	vmov.f32	s16, s1
 80058e2:	eeb0 9a40 	vmov.f32	s18, s0
 80058e6:	f000 f859 	bl	800599c <__ieee754_powf>
 80058ea:	eeb4 8a48 	vcmp.f32	s16, s16
 80058ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058f2:	eef0 8a40 	vmov.f32	s17, s0
 80058f6:	d63e      	bvs.n	8005976 <powf+0x9e>
 80058f8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80058fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005900:	d112      	bne.n	8005928 <powf+0x50>
 8005902:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800590a:	d039      	beq.n	8005980 <powf+0xa8>
 800590c:	eeb0 0a48 	vmov.f32	s0, s16
 8005910:	f000 f839 	bl	8005986 <finitef>
 8005914:	b378      	cbz	r0, 8005976 <powf+0x9e>
 8005916:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800591a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800591e:	d52a      	bpl.n	8005976 <powf+0x9e>
 8005920:	f7ff ffa2 	bl	8005868 <__errno>
 8005924:	2322      	movs	r3, #34	@ 0x22
 8005926:	e014      	b.n	8005952 <powf+0x7a>
 8005928:	f000 f82d 	bl	8005986 <finitef>
 800592c:	b998      	cbnz	r0, 8005956 <powf+0x7e>
 800592e:	eeb0 0a49 	vmov.f32	s0, s18
 8005932:	f000 f828 	bl	8005986 <finitef>
 8005936:	b170      	cbz	r0, 8005956 <powf+0x7e>
 8005938:	eeb0 0a48 	vmov.f32	s0, s16
 800593c:	f000 f823 	bl	8005986 <finitef>
 8005940:	b148      	cbz	r0, 8005956 <powf+0x7e>
 8005942:	eef4 8a68 	vcmp.f32	s17, s17
 8005946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800594a:	d7e9      	bvc.n	8005920 <powf+0x48>
 800594c:	f7ff ff8c 	bl	8005868 <__errno>
 8005950:	2321      	movs	r3, #33	@ 0x21
 8005952:	6003      	str	r3, [r0, #0]
 8005954:	e00f      	b.n	8005976 <powf+0x9e>
 8005956:	eef5 8a40 	vcmp.f32	s17, #0.0
 800595a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800595e:	d10a      	bne.n	8005976 <powf+0x9e>
 8005960:	eeb0 0a49 	vmov.f32	s0, s18
 8005964:	f000 f80f 	bl	8005986 <finitef>
 8005968:	b128      	cbz	r0, 8005976 <powf+0x9e>
 800596a:	eeb0 0a48 	vmov.f32	s0, s16
 800596e:	f000 f80a 	bl	8005986 <finitef>
 8005972:	2800      	cmp	r0, #0
 8005974:	d1d4      	bne.n	8005920 <powf+0x48>
 8005976:	eeb0 0a68 	vmov.f32	s0, s17
 800597a:	ecbd 8b04 	vpop	{d8-d9}
 800597e:	bd08      	pop	{r3, pc}
 8005980:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8005984:	e7f7      	b.n	8005976 <powf+0x9e>

08005986 <finitef>:
 8005986:	ee10 3a10 	vmov	r3, s0
 800598a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800598e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005992:	bfac      	ite	ge
 8005994:	2000      	movge	r0, #0
 8005996:	2001      	movlt	r0, #1
 8005998:	4770      	bx	lr
	...

0800599c <__ieee754_powf>:
 800599c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a0:	ee10 4a90 	vmov	r4, s1
 80059a4:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80059a8:	ed2d 8b02 	vpush	{d8}
 80059ac:	ee10 6a10 	vmov	r6, s0
 80059b0:	eeb0 8a40 	vmov.f32	s16, s0
 80059b4:	eef0 8a60 	vmov.f32	s17, s1
 80059b8:	d10c      	bne.n	80059d4 <__ieee754_powf+0x38>
 80059ba:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80059be:	0076      	lsls	r6, r6, #1
 80059c0:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80059c4:	f240 8274 	bls.w	8005eb0 <__ieee754_powf+0x514>
 80059c8:	ee38 0a28 	vadd.f32	s0, s16, s17
 80059cc:	ecbd 8b02 	vpop	{d8}
 80059d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059d4:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80059d8:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80059dc:	d802      	bhi.n	80059e4 <__ieee754_powf+0x48>
 80059de:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80059e2:	d908      	bls.n	80059f6 <__ieee754_powf+0x5a>
 80059e4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80059e8:	d1ee      	bne.n	80059c8 <__ieee754_powf+0x2c>
 80059ea:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80059ee:	0064      	lsls	r4, r4, #1
 80059f0:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80059f4:	e7e6      	b.n	80059c4 <__ieee754_powf+0x28>
 80059f6:	2e00      	cmp	r6, #0
 80059f8:	da1f      	bge.n	8005a3a <__ieee754_powf+0x9e>
 80059fa:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80059fe:	f080 8260 	bcs.w	8005ec2 <__ieee754_powf+0x526>
 8005a02:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8005a06:	d32f      	bcc.n	8005a68 <__ieee754_powf+0xcc>
 8005a08:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8005a0c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8005a10:	fa49 f503 	asr.w	r5, r9, r3
 8005a14:	fa05 f303 	lsl.w	r3, r5, r3
 8005a18:	454b      	cmp	r3, r9
 8005a1a:	d123      	bne.n	8005a64 <__ieee754_powf+0xc8>
 8005a1c:	f005 0501 	and.w	r5, r5, #1
 8005a20:	f1c5 0502 	rsb	r5, r5, #2
 8005a24:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8005a28:	d11f      	bne.n	8005a6a <__ieee754_powf+0xce>
 8005a2a:	2c00      	cmp	r4, #0
 8005a2c:	f280 8246 	bge.w	8005ebc <__ieee754_powf+0x520>
 8005a30:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005a34:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8005a38:	e7c8      	b.n	80059cc <__ieee754_powf+0x30>
 8005a3a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8005a3e:	d111      	bne.n	8005a64 <__ieee754_powf+0xc8>
 8005a40:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8005a44:	f000 8234 	beq.w	8005eb0 <__ieee754_powf+0x514>
 8005a48:	d906      	bls.n	8005a58 <__ieee754_powf+0xbc>
 8005a4a:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8005d60 <__ieee754_powf+0x3c4>
 8005a4e:	2c00      	cmp	r4, #0
 8005a50:	bfa8      	it	ge
 8005a52:	eeb0 0a68 	vmovge.f32	s0, s17
 8005a56:	e7b9      	b.n	80059cc <__ieee754_powf+0x30>
 8005a58:	2c00      	cmp	r4, #0
 8005a5a:	f280 822c 	bge.w	8005eb6 <__ieee754_powf+0x51a>
 8005a5e:	eeb1 0a68 	vneg.f32	s0, s17
 8005a62:	e7b3      	b.n	80059cc <__ieee754_powf+0x30>
 8005a64:	2500      	movs	r5, #0
 8005a66:	e7dd      	b.n	8005a24 <__ieee754_powf+0x88>
 8005a68:	2500      	movs	r5, #0
 8005a6a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8005a6e:	d102      	bne.n	8005a76 <__ieee754_powf+0xda>
 8005a70:	ee28 0a08 	vmul.f32	s0, s16, s16
 8005a74:	e7aa      	b.n	80059cc <__ieee754_powf+0x30>
 8005a76:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8005a7a:	f040 8227 	bne.w	8005ecc <__ieee754_powf+0x530>
 8005a7e:	2e00      	cmp	r6, #0
 8005a80:	f2c0 8224 	blt.w	8005ecc <__ieee754_powf+0x530>
 8005a84:	eeb0 0a48 	vmov.f32	s0, s16
 8005a88:	ecbd 8b02 	vpop	{d8}
 8005a8c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a90:	f000 bae6 	b.w	8006060 <__ieee754_sqrtf>
 8005a94:	2d01      	cmp	r5, #1
 8005a96:	d199      	bne.n	80059cc <__ieee754_powf+0x30>
 8005a98:	eeb1 0a40 	vneg.f32	s0, s0
 8005a9c:	e796      	b.n	80059cc <__ieee754_powf+0x30>
 8005a9e:	0ff0      	lsrs	r0, r6, #31
 8005aa0:	3801      	subs	r0, #1
 8005aa2:	ea55 0300 	orrs.w	r3, r5, r0
 8005aa6:	d104      	bne.n	8005ab2 <__ieee754_powf+0x116>
 8005aa8:	ee38 8a48 	vsub.f32	s16, s16, s16
 8005aac:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8005ab0:	e78c      	b.n	80059cc <__ieee754_powf+0x30>
 8005ab2:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8005ab6:	d96d      	bls.n	8005b94 <__ieee754_powf+0x1f8>
 8005ab8:	4baa      	ldr	r3, [pc, #680]	@ (8005d64 <__ieee754_powf+0x3c8>)
 8005aba:	4598      	cmp	r8, r3
 8005abc:	d808      	bhi.n	8005ad0 <__ieee754_powf+0x134>
 8005abe:	2c00      	cmp	r4, #0
 8005ac0:	da0b      	bge.n	8005ada <__ieee754_powf+0x13e>
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	ecbd 8b02 	vpop	{d8}
 8005ac8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005acc:	f000 bac2 	b.w	8006054 <__math_oflowf>
 8005ad0:	4ba5      	ldr	r3, [pc, #660]	@ (8005d68 <__ieee754_powf+0x3cc>)
 8005ad2:	4598      	cmp	r8, r3
 8005ad4:	d908      	bls.n	8005ae8 <__ieee754_powf+0x14c>
 8005ad6:	2c00      	cmp	r4, #0
 8005ad8:	dcf3      	bgt.n	8005ac2 <__ieee754_powf+0x126>
 8005ada:	2000      	movs	r0, #0
 8005adc:	ecbd 8b02 	vpop	{d8}
 8005ae0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae4:	f000 bab0 	b.w	8006048 <__math_uflowf>
 8005ae8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005aec:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005af0:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8005d6c <__ieee754_powf+0x3d0>
 8005af4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8005af8:	eee0 6a67 	vfms.f32	s13, s0, s15
 8005afc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005b00:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8005b04:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005b08:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8005d70 <__ieee754_powf+0x3d4>
 8005b0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b10:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8005d74 <__ieee754_powf+0x3d8>
 8005b14:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8005b18:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8005d78 <__ieee754_powf+0x3dc>
 8005b1c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005b20:	eeb0 7a67 	vmov.f32	s14, s15
 8005b24:	eea0 7a26 	vfma.f32	s14, s0, s13
 8005b28:	ee17 3a10 	vmov	r3, s14
 8005b2c:	f36f 030b 	bfc	r3, #0, #12
 8005b30:	ee07 3a10 	vmov	s14, r3
 8005b34:	eeb0 6a47 	vmov.f32	s12, s14
 8005b38:	eea0 6a66 	vfms.f32	s12, s0, s13
 8005b3c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005b40:	3d01      	subs	r5, #1
 8005b42:	4305      	orrs	r5, r0
 8005b44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b48:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8005b4c:	f36f 040b 	bfc	r4, #0, #12
 8005b50:	bf18      	it	ne
 8005b52:	eeb0 8a66 	vmovne.f32	s16, s13
 8005b56:	ee06 4a90 	vmov	s13, r4
 8005b5a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8005b5e:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8005b62:	ee67 7a26 	vmul.f32	s15, s14, s13
 8005b66:	eee6 0a07 	vfma.f32	s1, s12, s14
 8005b6a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8005b6e:	ee17 1a10 	vmov	r1, s14
 8005b72:	2900      	cmp	r1, #0
 8005b74:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005b78:	f340 80dd 	ble.w	8005d36 <__ieee754_powf+0x39a>
 8005b7c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8005b80:	f240 80ca 	bls.w	8005d18 <__ieee754_powf+0x37c>
 8005b84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8c:	bf4c      	ite	mi
 8005b8e:	2001      	movmi	r0, #1
 8005b90:	2000      	movpl	r0, #0
 8005b92:	e797      	b.n	8005ac4 <__ieee754_powf+0x128>
 8005b94:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8005b98:	bf01      	itttt	eq
 8005b9a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8005d7c <__ieee754_powf+0x3e0>
 8005b9e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8005ba2:	f06f 0317 	mvneq.w	r3, #23
 8005ba6:	ee17 7a90 	vmoveq	r7, s15
 8005baa:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8005bae:	bf18      	it	ne
 8005bb0:	2300      	movne	r3, #0
 8005bb2:	3a7f      	subs	r2, #127	@ 0x7f
 8005bb4:	441a      	add	r2, r3
 8005bb6:	4b72      	ldr	r3, [pc, #456]	@ (8005d80 <__ieee754_powf+0x3e4>)
 8005bb8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8005bbc:	429f      	cmp	r7, r3
 8005bbe:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8005bc2:	dd06      	ble.n	8005bd2 <__ieee754_powf+0x236>
 8005bc4:	4b6f      	ldr	r3, [pc, #444]	@ (8005d84 <__ieee754_powf+0x3e8>)
 8005bc6:	429f      	cmp	r7, r3
 8005bc8:	f340 80a4 	ble.w	8005d14 <__ieee754_powf+0x378>
 8005bcc:	3201      	adds	r2, #1
 8005bce:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	4b6c      	ldr	r3, [pc, #432]	@ (8005d88 <__ieee754_powf+0x3ec>)
 8005bd6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8005bda:	ee07 1a10 	vmov	s14, r1
 8005bde:	edd3 5a00 	vldr	s11, [r3]
 8005be2:	4b6a      	ldr	r3, [pc, #424]	@ (8005d8c <__ieee754_powf+0x3f0>)
 8005be4:	ee75 7a87 	vadd.f32	s15, s11, s14
 8005be8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bec:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8005bf0:	1049      	asrs	r1, r1, #1
 8005bf2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8005bf6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8005bfa:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8005bfe:	ee37 6a65 	vsub.f32	s12, s14, s11
 8005c02:	ee07 1a90 	vmov	s15, r1
 8005c06:	ee26 5a24 	vmul.f32	s10, s12, s9
 8005c0a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8005c0e:	ee15 7a10 	vmov	r7, s10
 8005c12:	401f      	ands	r7, r3
 8005c14:	ee06 7a90 	vmov	s13, r7
 8005c18:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8005c1c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8005c20:	ee65 7a05 	vmul.f32	s15, s10, s10
 8005c24:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8005c28:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005d90 <__ieee754_powf+0x3f4>
 8005c2c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8005d94 <__ieee754_powf+0x3f8>
 8005c30:	eee7 5a87 	vfma.f32	s11, s15, s14
 8005c34:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8005d98 <__ieee754_powf+0x3fc>
 8005c38:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8005c3c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8005d6c <__ieee754_powf+0x3d0>
 8005c40:	eee7 5a27 	vfma.f32	s11, s14, s15
 8005c44:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8005d9c <__ieee754_powf+0x400>
 8005c48:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8005c4c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8005da0 <__ieee754_powf+0x404>
 8005c50:	ee26 6a24 	vmul.f32	s12, s12, s9
 8005c54:	eee7 5a27 	vfma.f32	s11, s14, s15
 8005c58:	ee35 7a26 	vadd.f32	s14, s10, s13
 8005c5c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8005c60:	ee27 7a06 	vmul.f32	s14, s14, s12
 8005c64:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8005c68:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8005c6c:	eef0 5a67 	vmov.f32	s11, s15
 8005c70:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8005c74:	ee75 5a87 	vadd.f32	s11, s11, s14
 8005c78:	ee15 1a90 	vmov	r1, s11
 8005c7c:	4019      	ands	r1, r3
 8005c7e:	ee05 1a90 	vmov	s11, r1
 8005c82:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8005c86:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8005c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c8e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8005c92:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005c96:	eeb0 6a67 	vmov.f32	s12, s15
 8005c9a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8005c9e:	ee16 1a10 	vmov	r1, s12
 8005ca2:	4019      	ands	r1, r3
 8005ca4:	ee06 1a10 	vmov	s12, r1
 8005ca8:	eeb0 7a46 	vmov.f32	s14, s12
 8005cac:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8005cb0:	493c      	ldr	r1, [pc, #240]	@ (8005da4 <__ieee754_powf+0x408>)
 8005cb2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8005cb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cba:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8005da8 <__ieee754_powf+0x40c>
 8005cbe:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8005dac <__ieee754_powf+0x410>
 8005cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cc6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8005db0 <__ieee754_powf+0x414>
 8005cca:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005cce:	ed91 7a00 	vldr	s14, [r1]
 8005cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005cd6:	ee07 2a10 	vmov	s14, r2
 8005cda:	4a36      	ldr	r2, [pc, #216]	@ (8005db4 <__ieee754_powf+0x418>)
 8005cdc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8005ce0:	eeb0 7a67 	vmov.f32	s14, s15
 8005ce4:	eea6 7a25 	vfma.f32	s14, s12, s11
 8005ce8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8005cec:	ed92 5a00 	vldr	s10, [r2]
 8005cf0:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005cf4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005cf8:	ee17 2a10 	vmov	r2, s14
 8005cfc:	401a      	ands	r2, r3
 8005cfe:	ee07 2a10 	vmov	s14, r2
 8005d02:	ee77 6a66 	vsub.f32	s13, s14, s13
 8005d06:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8005d0a:	eee6 6a65 	vfms.f32	s13, s12, s11
 8005d0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005d12:	e715      	b.n	8005b40 <__ieee754_powf+0x1a4>
 8005d14:	2601      	movs	r6, #1
 8005d16:	e75d      	b.n	8005bd4 <__ieee754_powf+0x238>
 8005d18:	d152      	bne.n	8005dc0 <__ieee754_powf+0x424>
 8005d1a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8005db8 <__ieee754_powf+0x41c>
 8005d1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d22:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8005d26:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d2e:	f73f af29 	bgt.w	8005b84 <__ieee754_powf+0x1e8>
 8005d32:	2386      	movs	r3, #134	@ 0x86
 8005d34:	e048      	b.n	8005dc8 <__ieee754_powf+0x42c>
 8005d36:	4a21      	ldr	r2, [pc, #132]	@ (8005dbc <__ieee754_powf+0x420>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d907      	bls.n	8005d4c <__ieee754_powf+0x3b0>
 8005d3c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d44:	bf4c      	ite	mi
 8005d46:	2001      	movmi	r0, #1
 8005d48:	2000      	movpl	r0, #0
 8005d4a:	e6c7      	b.n	8005adc <__ieee754_powf+0x140>
 8005d4c:	d138      	bne.n	8005dc0 <__ieee754_powf+0x424>
 8005d4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d52:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8005d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d5a:	dbea      	blt.n	8005d32 <__ieee754_powf+0x396>
 8005d5c:	e7ee      	b.n	8005d3c <__ieee754_powf+0x3a0>
 8005d5e:	bf00      	nop
 8005d60:	00000000 	.word	0x00000000
 8005d64:	3f7ffff3 	.word	0x3f7ffff3
 8005d68:	3f800007 	.word	0x3f800007
 8005d6c:	3eaaaaab 	.word	0x3eaaaaab
 8005d70:	3fb8aa00 	.word	0x3fb8aa00
 8005d74:	3fb8aa3b 	.word	0x3fb8aa3b
 8005d78:	36eca570 	.word	0x36eca570
 8005d7c:	4b800000 	.word	0x4b800000
 8005d80:	001cc471 	.word	0x001cc471
 8005d84:	005db3d6 	.word	0x005db3d6
 8005d88:	08006110 	.word	0x08006110
 8005d8c:	fffff000 	.word	0xfffff000
 8005d90:	3e6c3255 	.word	0x3e6c3255
 8005d94:	3e53f142 	.word	0x3e53f142
 8005d98:	3e8ba305 	.word	0x3e8ba305
 8005d9c:	3edb6db7 	.word	0x3edb6db7
 8005da0:	3f19999a 	.word	0x3f19999a
 8005da4:	08006100 	.word	0x08006100
 8005da8:	3f76384f 	.word	0x3f76384f
 8005dac:	3f763800 	.word	0x3f763800
 8005db0:	369dc3a0 	.word	0x369dc3a0
 8005db4:	08006108 	.word	0x08006108
 8005db8:	3338aa3c 	.word	0x3338aa3c
 8005dbc:	43160000 	.word	0x43160000
 8005dc0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8005dc4:	d96f      	bls.n	8005ea6 <__ieee754_powf+0x50a>
 8005dc6:	15db      	asrs	r3, r3, #23
 8005dc8:	3b7e      	subs	r3, #126	@ 0x7e
 8005dca:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005dce:	4118      	asrs	r0, r3
 8005dd0:	4408      	add	r0, r1
 8005dd2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005dd6:	4a4e      	ldr	r2, [pc, #312]	@ (8005f10 <__ieee754_powf+0x574>)
 8005dd8:	3b7f      	subs	r3, #127	@ 0x7f
 8005dda:	411a      	asrs	r2, r3
 8005ddc:	4002      	ands	r2, r0
 8005dde:	ee07 2a10 	vmov	s14, r2
 8005de2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8005de6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8005dea:	f1c3 0317 	rsb	r3, r3, #23
 8005dee:	4118      	asrs	r0, r3
 8005df0:	2900      	cmp	r1, #0
 8005df2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005df6:	bfb8      	it	lt
 8005df8:	4240      	neglt	r0, r0
 8005dfa:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8005dfe:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8005f14 <__ieee754_powf+0x578>
 8005e02:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8005f18 <__ieee754_powf+0x57c>
 8005e06:	ee16 3a90 	vmov	r3, s13
 8005e0a:	f36f 030b 	bfc	r3, #0, #12
 8005e0e:	ee06 3a90 	vmov	s13, r3
 8005e12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005e16:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005e1a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8005e1e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8005f1c <__ieee754_powf+0x580>
 8005e22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e26:	eee0 7a87 	vfma.f32	s15, s1, s14
 8005e2a:	eeb0 7a67 	vmov.f32	s14, s15
 8005e2e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8005e32:	eef0 5a47 	vmov.f32	s11, s14
 8005e36:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8005e3a:	ee67 6a07 	vmul.f32	s13, s14, s14
 8005e3e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005e42:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8005f20 <__ieee754_powf+0x584>
 8005e46:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8005f24 <__ieee754_powf+0x588>
 8005e4a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8005e4e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8005f28 <__ieee754_powf+0x58c>
 8005e52:	eee6 5a26 	vfma.f32	s11, s12, s13
 8005e56:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8005f2c <__ieee754_powf+0x590>
 8005e5a:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8005e5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005f30 <__ieee754_powf+0x594>
 8005e62:	eee6 5a26 	vfma.f32	s11, s12, s13
 8005e66:	eeb0 6a47 	vmov.f32	s12, s14
 8005e6a:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8005e6e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005e72:	ee67 5a06 	vmul.f32	s11, s14, s12
 8005e76:	ee36 6a66 	vsub.f32	s12, s12, s13
 8005e7a:	eee7 7a27 	vfma.f32	s15, s14, s15
 8005e7e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8005e82:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005e86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e8a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005e8e:	ee10 3a10 	vmov	r3, s0
 8005e92:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8005e96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005e9a:	da06      	bge.n	8005eaa <__ieee754_powf+0x50e>
 8005e9c:	f000 f854 	bl	8005f48 <scalbnf>
 8005ea0:	ee20 0a08 	vmul.f32	s0, s0, s16
 8005ea4:	e592      	b.n	80059cc <__ieee754_powf+0x30>
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	e7a7      	b.n	8005dfa <__ieee754_powf+0x45e>
 8005eaa:	ee00 3a10 	vmov	s0, r3
 8005eae:	e7f7      	b.n	8005ea0 <__ieee754_powf+0x504>
 8005eb0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005eb4:	e58a      	b.n	80059cc <__ieee754_powf+0x30>
 8005eb6:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8005f34 <__ieee754_powf+0x598>
 8005eba:	e587      	b.n	80059cc <__ieee754_powf+0x30>
 8005ebc:	eeb0 0a48 	vmov.f32	s0, s16
 8005ec0:	e584      	b.n	80059cc <__ieee754_powf+0x30>
 8005ec2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8005ec6:	f43f adbb 	beq.w	8005a40 <__ieee754_powf+0xa4>
 8005eca:	2502      	movs	r5, #2
 8005ecc:	eeb0 0a48 	vmov.f32	s0, s16
 8005ed0:	f000 f832 	bl	8005f38 <fabsf>
 8005ed4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8005ed8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8005edc:	4647      	mov	r7, r8
 8005ede:	d003      	beq.n	8005ee8 <__ieee754_powf+0x54c>
 8005ee0:	f1b8 0f00 	cmp.w	r8, #0
 8005ee4:	f47f addb 	bne.w	8005a9e <__ieee754_powf+0x102>
 8005ee8:	2c00      	cmp	r4, #0
 8005eea:	bfbc      	itt	lt
 8005eec:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8005ef0:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8005ef4:	2e00      	cmp	r6, #0
 8005ef6:	f6bf ad69 	bge.w	80059cc <__ieee754_powf+0x30>
 8005efa:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8005efe:	ea58 0805 	orrs.w	r8, r8, r5
 8005f02:	f47f adc7 	bne.w	8005a94 <__ieee754_powf+0xf8>
 8005f06:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005f0a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8005f0e:	e55d      	b.n	80059cc <__ieee754_powf+0x30>
 8005f10:	ff800000 	.word	0xff800000
 8005f14:	3f317218 	.word	0x3f317218
 8005f18:	3f317200 	.word	0x3f317200
 8005f1c:	35bfbe8c 	.word	0x35bfbe8c
 8005f20:	b5ddea0e 	.word	0xb5ddea0e
 8005f24:	3331bb4c 	.word	0x3331bb4c
 8005f28:	388ab355 	.word	0x388ab355
 8005f2c:	bb360b61 	.word	0xbb360b61
 8005f30:	3e2aaaab 	.word	0x3e2aaaab
 8005f34:	00000000 	.word	0x00000000

08005f38 <fabsf>:
 8005f38:	ee10 3a10 	vmov	r3, s0
 8005f3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f40:	ee00 3a10 	vmov	s0, r3
 8005f44:	4770      	bx	lr
	...

08005f48 <scalbnf>:
 8005f48:	ee10 3a10 	vmov	r3, s0
 8005f4c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005f50:	d02b      	beq.n	8005faa <scalbnf+0x62>
 8005f52:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005f56:	d302      	bcc.n	8005f5e <scalbnf+0x16>
 8005f58:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005f5c:	4770      	bx	lr
 8005f5e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005f62:	d123      	bne.n	8005fac <scalbnf+0x64>
 8005f64:	4b24      	ldr	r3, [pc, #144]	@ (8005ff8 <scalbnf+0xb0>)
 8005f66:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005ffc <scalbnf+0xb4>
 8005f6a:	4298      	cmp	r0, r3
 8005f6c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005f70:	db17      	blt.n	8005fa2 <scalbnf+0x5a>
 8005f72:	ee10 3a10 	vmov	r3, s0
 8005f76:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005f7a:	3a19      	subs	r2, #25
 8005f7c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005f80:	4288      	cmp	r0, r1
 8005f82:	dd15      	ble.n	8005fb0 <scalbnf+0x68>
 8005f84:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006000 <scalbnf+0xb8>
 8005f88:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006004 <scalbnf+0xbc>
 8005f8c:	ee10 3a10 	vmov	r3, s0
 8005f90:	eeb0 7a67 	vmov.f32	s14, s15
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bfb8      	it	lt
 8005f98:	eef0 7a66 	vmovlt.f32	s15, s13
 8005f9c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005fa0:	4770      	bx	lr
 8005fa2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006008 <scalbnf+0xc0>
 8005fa6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005faa:	4770      	bx	lr
 8005fac:	0dd2      	lsrs	r2, r2, #23
 8005fae:	e7e5      	b.n	8005f7c <scalbnf+0x34>
 8005fb0:	4410      	add	r0, r2
 8005fb2:	28fe      	cmp	r0, #254	@ 0xfe
 8005fb4:	dce6      	bgt.n	8005f84 <scalbnf+0x3c>
 8005fb6:	2800      	cmp	r0, #0
 8005fb8:	dd06      	ble.n	8005fc8 <scalbnf+0x80>
 8005fba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005fbe:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005fc2:	ee00 3a10 	vmov	s0, r3
 8005fc6:	4770      	bx	lr
 8005fc8:	f110 0f16 	cmn.w	r0, #22
 8005fcc:	da09      	bge.n	8005fe2 <scalbnf+0x9a>
 8005fce:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006008 <scalbnf+0xc0>
 8005fd2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800600c <scalbnf+0xc4>
 8005fd6:	ee10 3a10 	vmov	r3, s0
 8005fda:	eeb0 7a67 	vmov.f32	s14, s15
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	e7d9      	b.n	8005f96 <scalbnf+0x4e>
 8005fe2:	3019      	adds	r0, #25
 8005fe4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005fe8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005fec:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006010 <scalbnf+0xc8>
 8005ff0:	ee07 3a90 	vmov	s15, r3
 8005ff4:	e7d7      	b.n	8005fa6 <scalbnf+0x5e>
 8005ff6:	bf00      	nop
 8005ff8:	ffff3cb0 	.word	0xffff3cb0
 8005ffc:	4c000000 	.word	0x4c000000
 8006000:	7149f2ca 	.word	0x7149f2ca
 8006004:	f149f2ca 	.word	0xf149f2ca
 8006008:	0da24260 	.word	0x0da24260
 800600c:	8da24260 	.word	0x8da24260
 8006010:	33000000 	.word	0x33000000

08006014 <with_errnof>:
 8006014:	b510      	push	{r4, lr}
 8006016:	ed2d 8b02 	vpush	{d8}
 800601a:	eeb0 8a40 	vmov.f32	s16, s0
 800601e:	4604      	mov	r4, r0
 8006020:	f7ff fc22 	bl	8005868 <__errno>
 8006024:	eeb0 0a48 	vmov.f32	s0, s16
 8006028:	ecbd 8b02 	vpop	{d8}
 800602c:	6004      	str	r4, [r0, #0]
 800602e:	bd10      	pop	{r4, pc}

08006030 <xflowf>:
 8006030:	b130      	cbz	r0, 8006040 <xflowf+0x10>
 8006032:	eef1 7a40 	vneg.f32	s15, s0
 8006036:	ee27 0a80 	vmul.f32	s0, s15, s0
 800603a:	2022      	movs	r0, #34	@ 0x22
 800603c:	f7ff bfea 	b.w	8006014 <with_errnof>
 8006040:	eef0 7a40 	vmov.f32	s15, s0
 8006044:	e7f7      	b.n	8006036 <xflowf+0x6>
	...

08006048 <__math_uflowf>:
 8006048:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006050 <__math_uflowf+0x8>
 800604c:	f7ff bff0 	b.w	8006030 <xflowf>
 8006050:	10000000 	.word	0x10000000

08006054 <__math_oflowf>:
 8006054:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800605c <__math_oflowf+0x8>
 8006058:	f7ff bfea 	b.w	8006030 <xflowf>
 800605c:	70000000 	.word	0x70000000

08006060 <__ieee754_sqrtf>:
 8006060:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006064:	4770      	bx	lr
	...

08006068 <_init>:
 8006068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606a:	bf00      	nop
 800606c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800606e:	bc08      	pop	{r3}
 8006070:	469e      	mov	lr, r3
 8006072:	4770      	bx	lr

08006074 <_fini>:
 8006074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006076:	bf00      	nop
 8006078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800607a:	bc08      	pop	{r3}
 800607c:	469e      	mov	lr, r3
 800607e:	4770      	bx	lr
