// Seed: 1299836477
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    output wor id_17,
    input supply1 id_18,
    input wand id_19,
    output wire id_20
);
  genvar id_22;
  assign id_6 = id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    output wor id_7
);
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  assign id_23[1'b0] = id_14;
  assign id_7 = 1;
  module_0(
      id_6,
      id_6,
      id_7,
      id_6,
      id_2,
      id_3,
      id_7,
      id_5,
      id_6,
      id_6,
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_5,
      id_6,
      id_3,
      id_4,
      id_6
  );
endmodule
