[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/HeadPE_should_produce_right_output/Array_Col.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Array_Col|Array_Col>io_out_out",
    "sources":[
      "~Array_Col|Array_Col>io_cmd_0"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|HeadPE",
    "duplicate":"~Array_Col|Array_Col/groups_0:PEGroup/head:HeadPE",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE",
    "duplicate":"~Array_Col|Array_Col/groups_0:PEGroup/body_0:PE",
    "index":0.1
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE_1",
    "duplicate":"~Array_Col|Array_Col/groups_0:PEGroup/body_1:PE",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE_2",
    "duplicate":"~Array_Col|Array_Col/groups_0:PEGroup/body_2:PE",
    "index":0.3
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PEGroup",
    "duplicate":"~Array_Col|Array_Col/groups_0:PEGroup",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|HeadPE_1",
    "duplicate":"~Array_Col|Array_Col/groups_1:PEGroup/head:HeadPE",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE_3",
    "duplicate":"~Array_Col|Array_Col/groups_1:PEGroup/body_0:PE",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE_4",
    "duplicate":"~Array_Col|Array_Col/groups_1:PEGroup/body_1:PE",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PE_5",
    "duplicate":"~Array_Col|Array_Col/groups_1:PEGroup/body_2:PE",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Array_Col|PEGroup_1",
    "duplicate":"~Array_Col|Array_Col/groups_1:PEGroup",
    "index":0.9
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/HeadPE_should_produce_right_output"
  }
]