# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0" \
"top_tb_time_synth.v" \
"../../../../../../../srcs/top_tb.v" \

# Do not sort compile order
nosort
