Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Dec  1 10:45:45 2022
| Host         : aet-linux running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fsm2_timing_summary_routed.rpt -pb fsm2_timing_summary_routed.pb -rpx fsm2_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm2
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.893ns  (logic 3.223ns (65.854%)  route 1.671ns (34.146%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  Z_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Z_reg/Q
                         net (fo=1, routed)           1.671     2.090    Z_OBUF
    R10                  OBUF (Prop_obuf_I_O)         2.804     4.893 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     4.893    Z
    R10                                                               r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 1.120ns (51.136%)  route 1.070ns (48.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  x_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.040    x_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.150     2.190 r  Q3_i_1/O
                         net (fo=1, routed)           0.000     2.190    q3
    SLICE_X0Y1           FDRE                                         r  Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 1.094ns (50.549%)  route 1.070ns (49.451%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.040    x_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  A_i_1/O
                         net (fo=1, routed)           0.000     2.164    a
    SLICE_X0Y1           FDRE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.238ns  (logic 0.580ns (46.852%)  route 0.658ns (53.148%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  Q2_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q2_reg/Q
                         net (fo=1, routed)           0.658     1.114    Q2
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.124     1.238 r  Q1_i_1/O
                         net (fo=1, routed)           0.000     1.238    q1
    SLICE_X0Y0           FDRE                                         r  Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.606ns (50.261%)  route 0.600ns (49.739%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  A_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  A_reg/Q
                         net (fo=3, routed)           0.600     1.056    A
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.150     1.206 r  Z_i_1/O
                         net (fo=1, routed)           0.000     1.206    z
    SLICE_X0Y0           FDRE                                         r  Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.950ns  (logic 0.456ns (47.975%)  route 0.494ns (52.025%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  A_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  A_reg/Q
                         net (fo=3, routed)           0.494     0.950    A
    SLICE_X0Y0           FDRE                                         r  Q2_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  A_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg/Q
                         net (fo=3, routed)           0.181     0.322    A
    SLICE_X0Y0           FDRE                                         r  Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  Q1_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q1_reg/Q
                         net (fo=1, routed)           0.173     0.314    Q1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  Z_i_1/O
                         net (fo=1, routed)           0.000     0.356    z
    SLICE_X0Y0           FDRE                                         r  Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.304%)  route 0.216ns (53.696%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  A_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg/Q
                         net (fo=3, routed)           0.216     0.357    A
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.045     0.402 r  Q1_i_1/O
                         net (fo=1, routed)           0.000     0.402    q1
    SLICE_X0Y0           FDRE                                         r  Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.227ns (44.543%)  route 0.283ns (55.457%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  Q3_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Q3_reg/Q
                         net (fo=1, routed)           0.283     0.411    Q3
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.099     0.510 r  A_i_1/O
                         net (fo=1, routed)           0.000     0.510    a
    SLICE_X0Y1           FDRE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.240ns (37.144%)  route 0.407ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 f  x_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.605    x_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.042     0.647 r  Q3_i_1/O
                         net (fo=1, routed)           0.000     0.647    q3
    SLICE_X0Y1           FDRE                                         r  Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.327ns (79.804%)  route 0.336ns (20.196%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  Z_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Z_reg/Q
                         net (fo=1, routed)           0.336     0.464    Z_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.199     1.663 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     1.663    Z
    R10                                                               r  Z (OUT)
  -------------------------------------------------------------------    -------------------





