5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.7.vcd) 2 -o (null_stmt1.7.cdd) 2 -v (null_stmt1.7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.7.v 10 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt1.7.v 0 18 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 0 16 c000f 1 21004 0 0 1 16 0 0
2 6 1 16 70007 1 1004 0 0 1 1 b
2 7 11 16 7000f 2 1048 5 6 1 18 0 1 0 1 0 0
2 8 59 16 10011 2 100a 7 0 1 18 0 1 0 0 0 0
2 9 0 17 50008 1 21008 0 0 1 16 1 0
2 10 1 17 10001 0 1410 0 0 1 1 a
2 11 37 17 10008 1 1a 9 10
4 4 15 1 11 8 8 4
4 8 16 1 0 11 0 4
4 11 17 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 null_stmt1.7.v 0 28 1
