<stg><name>Conv2d.1</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %col = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="4">
<![CDATA[
.loopexit:1  %col_cast4 = zext i4 %col to i32

]]></Node>
<StgValue><ssdm name="col_cast4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="4">
<![CDATA[
.loopexit:2  %col_cast3 = zext i4 %col to i5

]]></Node>
<StgValue><ssdm name="col_cast3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %icmp_ln28 = icmp eq i4 %col, -2

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %i = add i4 %col, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln28, label %4, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:0  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:1  %zext_ln30_6 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader1.preheader:2  %shl_ln30_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %col, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln30_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="5">
<![CDATA[
.preheader1.preheader:3  %zext_ln30_7 = zext i5 %shl_ln30_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4  %sub_ln30 = sub i9 %zext_ln30_6, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.preheader:5  %add_ln31 = add i5 %col_cast3, 3

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
.preheader1.preheader:6  %zext_ln31 = zext i5 %add_ln31 to i32

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:7  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %row = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="4">
<![CDATA[
.preheader1:1  %zext_ln32 = zext i4 %row to i5

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="4">
<![CDATA[
.preheader1:2  %zext_ln32_7 = zext i4 %row to i9

]]></Node>
<StgValue><ssdm name="zext_ln32_7"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.preheader1:3  %zext_ln32_8 = zext i4 %row to i32

]]></Node>
<StgValue><ssdm name="zext_ln32_8"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:5  %icmp_ln29 = icmp eq i4 %row, -2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:6  %j = add i4 %row, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:7  br i1 %icmp_ln29, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln30 = add i9 %sub_ln30, %zext_ln32_7

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln30 = sext i9 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln30 = zext i32 %sext_ln30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_matrix_addr = getelementptr [196 x float]* %out_matrix, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="out_matrix_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0.000000e+00, float* %out_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln32 = add i5 %zext_ln32, 3

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
:6  %zext_ln32_9 = zext i5 %add_ln32 to i32

]]></Node>
<StgValue><ssdm name="zext_ln32_9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_158 = phi float [ 0.000000e+00, %1 ], [ %empty_159, %3 ]

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %col_0 = phi i32 [ %col_cast4, %1 ], [ %col_6, %3 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln31 = icmp slt i32 %col_0, %zext_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln31, label %.preheader.preheader, label %.preheader1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %shl_ln33 = shl i32 %col_0, 4

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %sub_ln33 = sub nsw i32 %col_0, %col_cast4

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %shl_ln33_5 = shl i32 %sub_ln33, 2

]]></Node>
<StgValue><ssdm name="shl_ln33_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %sub_ln33_8 = sub i32 %shl_ln33_5, %sub_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_8"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %sub_ln33_4 = sub i32 %sub_ln33_8, %zext_ln32_8

]]></Node>
<StgValue><ssdm name="sub_ln33_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %empty_159 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_158, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %row_0 = phi i32 [ %row_6, %hls_label_0 ], [ %zext_ln32_8, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln32 = icmp slt i32 %row_0, %zext_ln32_9

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln32, label %hls_label_0, label %3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:2  %add_ln33 = add nsw i32 %row_0, %shl_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:3  %sext_ln33 = sext i32 %add_ln33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:4  %input_matrix_addr = getelementptr [256 x float]* %input_matrix, i64 0, i64 %sext_ln33

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %add_ln33_2 = add i32 %sub_ln33_4, %row_0

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %row_6 = add nsw i32 %row_0, 1

]]></Node>
<StgValue><ssdm name="row_6"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %col_6 = add nsw i32 %col_0, 1

]]></Node>
<StgValue><ssdm name="col_6"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:7  %sext_ln33_1 = sext i32 %add_ln33_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:8  %kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0:9  %kernel_load = load float* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0:9  %kernel_load = load float* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp_s = fadd float %empty_159, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp_s = fadd float %empty_159, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp_s = fadd float %empty_159, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp_s = fadd float %empty_159, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp_s = fadd float %empty_159, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
hls_label_0:12  store float %tmp_s, float* %out_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:13  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:15  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="113" name="input_matrix" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="out_matrix" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="StgValue_116" to="col" fromId="116" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln28" to="col" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="i" to="col" fromId="23" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln0" to="col" fromId="50" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="121" from="col" to="col_cast4" fromId="18" toId="19">
</dataflow>
<dataflow id="122" from="col" to="col_cast3" fromId="18" toId="20">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_125" to="empty" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_125" to="empty" fromId="125" toId="21">
</dataflow>
<dataflow id="129" from="col" to="icmp_ln28" fromId="18" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln28" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="col" to="i" fromId="18" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_133" to="i" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="icmp_ln28" to="br_ln28" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln" fromId="136" toId="25">
</dataflow>
<dataflow id="138" from="col" to="shl_ln" fromId="18" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_116" to="shl_ln" fromId="116" toId="25">
</dataflow>
<dataflow id="140" from="shl_ln" to="zext_ln30_6" fromId="25" toId="26">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln30_3" fromId="141" toId="27">
</dataflow>
<dataflow id="143" from="col" to="shl_ln30_3" fromId="18" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_144" to="shl_ln30_3" fromId="144" toId="27">
</dataflow>
<dataflow id="146" from="shl_ln30_3" to="zext_ln30_7" fromId="27" toId="28">
</dataflow>
<dataflow id="147" from="zext_ln30_6" to="sub_ln30" fromId="26" toId="29">
</dataflow>
<dataflow id="148" from="zext_ln30_7" to="sub_ln30" fromId="28" toId="29">
</dataflow>
<dataflow id="149" from="col_cast3" to="add_ln31" fromId="20" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_150" to="add_ln31" fromId="150" toId="30">
</dataflow>
<dataflow id="152" from="add_ln31" to="zext_ln31" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_116" to="row" fromId="116" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln32" to="row" fromId="32" toId="34">
</dataflow>
<dataflow id="155" from="j" to="row" fromId="40" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln0" to="row" fromId="61" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="157" from="row" to="zext_ln32" fromId="34" toId="35">
</dataflow>
<dataflow id="158" from="row" to="zext_ln32_7" fromId="34" toId="36">
</dataflow>
<dataflow id="159" from="row" to="zext_ln32_8" fromId="34" toId="37">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="empty_157" fromId="123" toId="38">
</dataflow>
<dataflow id="161" from="StgValue_125" to="empty_157" fromId="125" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_125" to="empty_157" fromId="125" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_125" to="empty_157" fromId="125" toId="38">
</dataflow>
<dataflow id="164" from="row" to="icmp_ln29" fromId="34" toId="39">
</dataflow>
<dataflow id="165" from="StgValue_130" to="icmp_ln29" fromId="130" toId="39">
</dataflow>
<dataflow id="166" from="row" to="j" fromId="34" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_133" to="j" fromId="133" toId="40">
</dataflow>
<dataflow id="168" from="icmp_ln29" to="br_ln29" fromId="39" toId="41">
</dataflow>
<dataflow id="169" from="sub_ln30" to="add_ln30" fromId="29" toId="42">
</dataflow>
<dataflow id="170" from="zext_ln32_7" to="add_ln30" fromId="36" toId="42">
</dataflow>
<dataflow id="171" from="add_ln30" to="sext_ln30" fromId="42" toId="43">
</dataflow>
<dataflow id="172" from="sext_ln30" to="zext_ln30" fromId="43" toId="44">
</dataflow>
<dataflow id="173" from="out_matrix" to="out_matrix_addr" fromId="115" toId="45">
</dataflow>
<dataflow id="175" from="StgValue_174" to="out_matrix_addr" fromId="174" toId="45">
</dataflow>
<dataflow id="176" from="zext_ln30" to="out_matrix_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln30" fromId="177" toId="46">
</dataflow>
<dataflow id="179" from="out_matrix_addr" to="store_ln30" fromId="45" toId="46">
</dataflow>
<dataflow id="180" from="zext_ln32" to="add_ln32" fromId="35" toId="47">
</dataflow>
<dataflow id="181" from="StgValue_150" to="add_ln32" fromId="150" toId="47">
</dataflow>
<dataflow id="182" from="add_ln32" to="zext_ln32_9" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="StgValue_177" to="empty_158" fromId="177" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="br_ln31" to="empty_158" fromId="49" toId="51">
</dataflow>
<dataflow id="185" from="empty_159" to="empty_158" fromId="62" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln31" to="empty_158" fromId="73" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="187" from="col_cast4" to="col_0" fromId="19" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln31" to="col_0" fromId="49" toId="52">
</dataflow>
<dataflow id="189" from="col_6" to="col_0" fromId="72" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln31" to="col_0" fromId="73" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="191" from="col_0" to="icmp_ln31" fromId="52" toId="53">
</dataflow>
<dataflow id="192" from="zext_ln31" to="icmp_ln31" fromId="31" toId="53">
</dataflow>
<dataflow id="193" from="icmp_ln31" to="br_ln31" fromId="53" toId="54">
</dataflow>
<dataflow id="194" from="col_0" to="shl_ln33" fromId="52" toId="55">
</dataflow>
<dataflow id="196" from="StgValue_195" to="shl_ln33" fromId="195" toId="55">
</dataflow>
<dataflow id="197" from="col_0" to="sub_ln33" fromId="52" toId="56">
</dataflow>
<dataflow id="198" from="col_cast4" to="sub_ln33" fromId="19" toId="56">
</dataflow>
<dataflow id="199" from="sub_ln33" to="shl_ln33_5" fromId="56" toId="57">
</dataflow>
<dataflow id="201" from="StgValue_200" to="shl_ln33_5" fromId="200" toId="57">
</dataflow>
<dataflow id="202" from="shl_ln33_5" to="sub_ln33_8" fromId="57" toId="58">
</dataflow>
<dataflow id="203" from="sub_ln33" to="sub_ln33_8" fromId="56" toId="58">
</dataflow>
<dataflow id="204" from="sub_ln33_8" to="sub_ln33_4" fromId="58" toId="59">
</dataflow>
<dataflow id="205" from="zext_ln32_8" to="sub_ln33_4" fromId="37" toId="59">
</dataflow>
<dataflow id="206" from="tmp_s" to="empty_159" fromId="87" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="br_ln32" to="empty_159" fromId="92" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="208" from="empty_158" to="empty_159" fromId="51" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln32" to="empty_159" fromId="60" toId="62">
</dataflow>
<dataflow id="210" from="row_6" to="row_0" fromId="71" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln32" to="row_0" fromId="92" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="212" from="zext_ln32_8" to="row_0" fromId="37" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln32" to="row_0" fromId="60" toId="63">
</dataflow>
<dataflow id="214" from="row_0" to="icmp_ln32" fromId="63" toId="64">
</dataflow>
<dataflow id="215" from="zext_ln32_9" to="icmp_ln32" fromId="48" toId="64">
</dataflow>
<dataflow id="216" from="icmp_ln32" to="br_ln32" fromId="64" toId="65">
</dataflow>
<dataflow id="217" from="row_0" to="add_ln33" fromId="63" toId="66">
</dataflow>
<dataflow id="218" from="shl_ln33" to="add_ln33" fromId="55" toId="66">
</dataflow>
<dataflow id="219" from="add_ln33" to="sext_ln33" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="input_matrix" to="input_matrix_addr" fromId="113" toId="68">
</dataflow>
<dataflow id="221" from="StgValue_174" to="input_matrix_addr" fromId="174" toId="68">
</dataflow>
<dataflow id="222" from="sext_ln33" to="input_matrix_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="223" from="input_matrix_addr" to="input_matrix_load" fromId="68" toId="69">
</dataflow>
<dataflow id="224" from="sub_ln33_4" to="add_ln33_2" fromId="59" toId="70">
</dataflow>
<dataflow id="225" from="row_0" to="add_ln33_2" fromId="63" toId="70">
</dataflow>
<dataflow id="226" from="row_0" to="row_6" fromId="63" toId="71">
</dataflow>
<dataflow id="228" from="StgValue_227" to="row_6" fromId="227" toId="71">
</dataflow>
<dataflow id="229" from="col_0" to="col_6" fromId="52" toId="72">
</dataflow>
<dataflow id="230" from="StgValue_227" to="col_6" fromId="227" toId="72">
</dataflow>
<dataflow id="231" from="input_matrix_addr" to="input_matrix_load" fromId="68" toId="74">
</dataflow>
<dataflow id="232" from="add_ln33_2" to="sext_ln33_1" fromId="70" toId="75">
</dataflow>
<dataflow id="233" from="kernel" to="kernel_addr" fromId="114" toId="76">
</dataflow>
<dataflow id="234" from="StgValue_174" to="kernel_addr" fromId="174" toId="76">
</dataflow>
<dataflow id="235" from="sext_ln33_1" to="kernel_addr" fromId="75" toId="76">
</dataflow>
<dataflow id="236" from="kernel_addr" to="kernel_load" fromId="76" toId="77">
</dataflow>
<dataflow id="237" from="kernel_addr" to="kernel_load" fromId="76" toId="78">
</dataflow>
<dataflow id="238" from="input_matrix_load" to="tmp" fromId="74" toId="79">
</dataflow>
<dataflow id="239" from="kernel_load" to="tmp" fromId="78" toId="79">
</dataflow>
<dataflow id="240" from="input_matrix_load" to="tmp" fromId="74" toId="80">
</dataflow>
<dataflow id="241" from="kernel_load" to="tmp" fromId="78" toId="80">
</dataflow>
<dataflow id="242" from="input_matrix_load" to="tmp" fromId="74" toId="81">
</dataflow>
<dataflow id="243" from="kernel_load" to="tmp" fromId="78" toId="81">
</dataflow>
<dataflow id="244" from="input_matrix_load" to="tmp" fromId="74" toId="82">
</dataflow>
<dataflow id="245" from="kernel_load" to="tmp" fromId="78" toId="82">
</dataflow>
<dataflow id="246" from="empty_159" to="tmp_s" fromId="62" toId="83">
</dataflow>
<dataflow id="247" from="tmp" to="tmp_s" fromId="82" toId="83">
</dataflow>
<dataflow id="248" from="empty_159" to="tmp_s" fromId="62" toId="84">
</dataflow>
<dataflow id="249" from="tmp" to="tmp_s" fromId="82" toId="84">
</dataflow>
<dataflow id="250" from="empty_159" to="tmp_s" fromId="62" toId="85">
</dataflow>
<dataflow id="251" from="tmp" to="tmp_s" fromId="82" toId="85">
</dataflow>
<dataflow id="252" from="empty_159" to="tmp_s" fromId="62" toId="86">
</dataflow>
<dataflow id="253" from="tmp" to="tmp_s" fromId="82" toId="86">
</dataflow>
<dataflow id="254" from="empty_159" to="tmp_s" fromId="62" toId="87">
</dataflow>
<dataflow id="255" from="tmp" to="tmp_s" fromId="82" toId="87">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecRegionBegin" to="tmp_4" fromId="256" toId="88">
</dataflow>
<dataflow id="259" from="p_str" to="tmp_4" fromId="258" toId="88">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="260" toId="89">
</dataflow>
<dataflow id="263" from="p_str1" to="specloopname_ln33" fromId="262" toId="89">
</dataflow>
<dataflow id="264" from="tmp_s" to="store_ln33" fromId="87" toId="90">
</dataflow>
<dataflow id="265" from="out_matrix_addr" to="store_ln33" fromId="45" toId="90">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecRegionEnd" to="empty_160" fromId="266" toId="91">
</dataflow>
<dataflow id="268" from="p_str" to="empty_160" fromId="258" toId="91">
</dataflow>
<dataflow id="269" from="tmp_4" to="empty_160" fromId="88" toId="91">
</dataflow>
<dataflow id="270" from="icmp_ln28" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="271" from="icmp_ln29" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="272" from="icmp_ln31" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="273" from="icmp_ln32" to="StgValue_5" fromId="64" toId="5">
</dataflow>
</dataflows>


</stg>
