// Seed: 3056808421
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input wire id_2,
    output uwire id_3,
    input wor id_4,
    output wand id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    input tri id_12,
    output wand id_13,
    input wand id_14,
    input wire id_15,
    output wor id_16,
    output supply1 id_17
);
  always @* $clog2(35);
  ;
  xor primCall (id_1, id_10, id_12, id_14, id_15, id_2, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
