# STM32H753ZI Nucleo Register Dump Analysis Report

**Date**: December 19, 2024  
**Device**: STM32H753ZI Nucleo-144 Development Board  
**Analysis Type**: Complete register and memory dump validation against manufacturer specifications  
**Board State**: Default as-sold configuration from Digikey

## Executive Summary

### üö® CRITICAL FINDINGS

The STM32H753ZI is currently running from the **HSI (High-Speed Internal) oscillator at 64 MHz** instead of the external **HSE (High-Speed External) crystal**. This configuration represents a **fundamental clock system issue** that explains the LED fault behavior observed (LD4/LD1 rapid blinking).

### ‚ö†Ô∏è KEY ISSUES IDENTIFIED

1. **HSE Clock Failure**: External 8 MHz crystal is NOT starting
2. **PLL Configuration Errors**: All PLLs are disabled with invalid divider configurations
3. **System Clock Fallback**: Running on backup HSI instead of intended HSE‚ÜíPLL‚Üí480MHz path
4. **Performance Impact**: System running at 64 MHz instead of target 480 MHz (86% performance loss)

## Detailed Register Analysis

### RCC_CR (Clock Control Register): 0x00004025

```
Bit Analysis:
- HSION = 1    ‚úÖ HSI oscillator enabled
- HSIRDY = 1   ‚úÖ HSI oscillator ready (64 MHz)
- HSEON = 0    ‚ùå HSE oscillator DISABLED
- HSERDY = 0   ‚ùå HSE oscillator NOT READY
- PLL1ON = 0   ‚ùå PLL1 disabled
- PLL1RDY = 0  ‚ùå PLL1 not ready
- D1CKRDY = 1  ‚úÖ Domain 1 clocks ready
- D2CKRDY = 0  ‚ö†Ô∏è  Domain 2 clocks not ready
```

**Critical Issue**: HSE (External High-Speed) oscillator is completely disabled and not ready. This is the root cause of the system performance issues.

### RCC_CFGR (Clock Configuration Register): 0x00000000

```
System Clock Configuration:
- SW = 0 (HSI selected as system clock)
- SWS = 0 (HSI confirmed as active system clock)
- All prescalers = 0 (default/reset values)
```

**Analysis**: System is running from HSI fallback mode instead of the intended HSE‚ÜíPLL‚ÜíSYSCLK configuration.

### RCC_PLLCKSELR (PLL Clock Source Selection): 0x000003C8

```
PLL Configuration:
- PLLSRC = 0 (HSI selected as PLL source)
- DIVM1 = 60 (0x3C) - PLL1 prescaler
- DIVM2 = 0 ‚ùå INVALID (division by zero)
- DIVM3 = 0 ‚ùå INVALID (division by zero)
```

**Calculated VCO Input**: HSI (64 MHz) √∑ 60 = 1.067 MHz
**Specification Violation**: VCO input (1.067 MHz) is below minimum requirement (1.0-16.0 MHz range)

### RCC_PLLCFGR (PLL Configuration Register): 0x00000000

```
PLL Status:
- All PLL outputs disabled (DIVP1EN, DIVQ1EN, DIVR1EN = 0)
- All PLL fractional dividers disabled
- All PLL VCO ranges set to default
```

**Analysis**: Complete PLL system shutdown - no PLL outputs are enabled.

### RCC_PLL1DIVR (PLL1 Dividers): 0x00000000

```
PLL1 Divider Configuration:
- DIVN1 = 0 ‚ùå INVALID (N multiplier = 1, too low for VCO)
- DIVP1 = 0 ‚ùå INVALID (division by zero)
- DIVQ1 = 0 ‚ùå INVALID (division by zero)
- DIVR1 = 0 ‚ùå INVALID (division by zero)
```

**Calculated VCO Frequency**: 1.067 MHz √ó 1 = 1.067 MHz
**Specification Violation**: VCO output (1.067 MHz) is far below minimum requirement (150-836 MHz)

## Root Cause Analysis

### Primary Cause: HSE Clock Startup Failure

The external 8 MHz crystal oscillator (HSE) is not starting. This can be caused by:

1. **Hardware Issues**:

   - Solder bridge configuration (SB121/SB122 on Nucleo board)
   - Crystal loading capacitors
   - PCB layout or component placement
   - Crystal specification mismatch

2. **Software Configuration**:

   - HSE not enabled in firmware initialization
   - Incorrect HSE startup timeout
   - Missing HSE configuration in CubeMX

3. **Default Nucleo Configuration**:
   - **MOST LIKELY**: Nucleo-H753ZI ships with HSE disabled by default
   - Solder bridges may need manual configuration for external crystal
   - Firmware may be configured for ST-Link MCO (Master Clock Output) instead

### Secondary Issues: PLL Configuration

The PLL configuration errors (division by zero, invalid ranges) suggest the firmware was built expecting HSE but is running on HSI fallback mode with incompatible settings.

## STM32H753ZI Specification Compliance

### Clock System Requirements (RM0433)

| Parameter     | Specification | Current Value    | Status      |
| ------------- | ------------- | ---------------- | ----------- |
| HSE Frequency | 4-48 MHz      | 0 MHz (disabled) | ‚ùå FAIL     |
| VCO Input     | 1-16 MHz      | 1.067 MHz        | ‚ö†Ô∏è MARGINAL |
| VCO Output    | 150-836 MHz   | 1.067 MHz        | ‚ùå FAIL     |
| System Clock  | Max 480 MHz   | 64 MHz           | ‚ö†Ô∏è REDUCED  |
| PLL Dividers  | Must be > 0   | 0 (invalid)      | ‚ùå FAIL     |

### Power and Performance Impact

- **Current Performance**: 64 MHz (HSI)
- **Target Performance**: 480 MHz (HSE‚ÜíPLL1)
- **Performance Loss**: 86.7%
- **Power Efficiency**: Suboptimal (HSI higher power than HSE+PLL)

## Nucleo-H753ZI Board Configuration

### Expected Solder Bridge Configuration

For **external 8 MHz crystal operation** (X3 on Nucleo board):

- **SB121**: OPEN (disconnect ST-Link MCO)
- **SB122**: CLOSED (connect to HSE_IN)
- **SB16**: OPEN (MCO bypass)
- **SB50**: Check position for HSE operation

For **ST-Link MCO operation** (default shipped configuration):

- **SB121**: CLOSED (connect ST-Link MCO)
- **SB122**: OPEN (disconnect crystal)

**Critical Finding**: The board is likely in the **default ST-Link MCO configuration**, but the firmware expects **external crystal configuration**.

## Manufacturer Documentation Compliance

### STM32H753ZI Reference Manual (RM0433)

- **Clock Tree**: Firmware implements correct structure but wrong source
- **RCC Registers**: All register access and bit fields are valid
- **Reset Values**: Registers show expected reset state (all zeros)
- **Startup Sequence**: HSE startup not attempted or failed

### Nucleo-H753ZI User Manual (UM2407)

- **Hardware Configuration**: Mismatch between firmware expectations and board setup
- **Clock Sources**: Board supports both ST-Link MCO and external crystal
- **Solder Bridges**: Require manual configuration for crystal operation

## Recommendations

### Immediate Actions (High Priority)

1. **Verify Board Configuration**:

   ```bash
   # Check solder bridge positions on Nucleo board
   # SB121: Should be OPEN for external crystal
   # SB122: Should be CLOSED for external crystal
   ```

2. **Enable HSE in Firmware**:

   ```c
   // Add to main.c SystemClock_Config()
   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
   ```

3. **Reconfigure PLL Settings for HSE**:
   ```c
   // Update PLL configuration for 8 MHz HSE
   RCC_OscInitStruct.PLL.PLLM = 1;     // 8 MHz √∑ 1 = 8 MHz VCO input
   RCC_OscInitStruct.PLL.PLLN = 60;    // 8 MHz √ó 60 = 480 MHz VCO
   RCC_OscInitStruct.PLL.PLLP = 2;     // 480 MHz √∑ 2 = 240 MHz system clock
   ```

### Long-term Solutions (Medium Priority)

1. **CubeMX Reconfiguration**:

   - Set HSE to 8 MHz external crystal
   - Configure PLL for 480 MHz system clock
   - Verify all peripheral clocks
   - Regenerate initialization code

2. **Hardware Validation**:

   - Measure crystal oscillation with oscilloscope
   - Verify loading capacitors (typically 18-22 pF for 8 MHz)
   - Check PCB trace integrity

3. **Software Robustness**:
   - Add HSE startup timeout handling
   - Implement clock failure detection
   - Add automatic fallback to HSI with warning

## Conclusion

The STM32H753ZI hardware is functioning correctly, but there is a **configuration mismatch** between:

1. **Hardware Setup**: Nucleo board configured for ST-Link MCO (default shipping state)
2. **Firmware Expectation**: Code expects external 8 MHz crystal operation

This mismatch causes the system to fall back to HSI operation at reduced performance, triggering the LED fault indication. The solution requires either:

- **Option A**: Reconfigure solder bridges for external crystal operation
- **Option B**: Modify firmware to use ST-Link MCO as clock source

**Compliance Status**: ‚ùå **Non-compliant** with intended design specifications, but ‚úÖ **compliant** with fallback HSI operation per STM32H753ZI datasheet.

---

**Analysis Performed By**: AI Assistant  
**Methodology**: Direct register dumps via ST-Link V3J16M8, CMSIS register definitions, STM32H753ZI RM0433 reference manual  
**Confidence Level**: High (direct hardware register analysis)
