<?xml version="1.0" encoding="utf-8"?>
<!-- File naming: <vendor>_<part/series name>.svd -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>ABOV Semiconductor Co., Ltd.</vendor>
  <!-- device vendor name -->
  <vendorID>ABOV</vendorID>
  <!-- device vendor short name -->
  <name>AC33Mx128</name>
  <!-- name of part-->
  <version>0.6</version>
  <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M3 Microcontroller based device. </description>
  <licenseText>
    <!-- this license text will appear in header file. \n force line breaks -->
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>
    <!-- details about the cpu embedded in the device -->
    <name>CM3</name>
    <revision>r1p0</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <!-- byte addressable memory -->
  <width>32</width>
  <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>
  <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>
  <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>
  <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>
  <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <!-- SCU -->
    <peripheral>
      <name>SCU</name>
      <version>1.0</version>
      <description>SYSTEM CONTROL UNIT</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LVDDETECT</name>
        <value>0</value>
      </interrupt>
      <interrupt>
        <name>SCLKFAIL</name>
        <value>1</value>
      </interrupt>
      <interrupt>
        <name>XOSCFAIL</name>
        <value>2</value>
      </interrupt>
      <registers>
        <!-- CIDR: Chip ID Register -->
        <register>
          <name>CIDR</name>
          <description>Chip ID Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xAC338128</resetValue>
        </register>
        <!-- SMR: System Mode Register -->
        <register>
          <name>SMR</name>
          <description>System Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0130</resetMask>
          <fields>
            <field>
              <name>VDCAON</name>
              <description>VDCAON</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PREVMODE</name>
              <description>PREVMODE</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SRCR: System Reset Control Register -->
        <register>
          <name>SRCR</name>
          <description>System Reset Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x11</resetMask>
          <fields>
            <field>
              <name>STBYOP</name>
              <description>STBOP pin output polarity select bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SWRST</name>
              <description>Internal soft reset activation </description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- WUER: Wakeup Source Enable Register -->
        <register>
          <name>WUER</name>
          <description>Wakeup Source Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0F03</resetMask>
          <fields>
            <field>
              <name>GPIODWUE</name>
              <description>GPIODWUE</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOCWUE</name>
              <description>GPIOCWUE</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOBWUE</name>
              <description>GPIOBWUE</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOAWUE</name>
              <description>GPIOAWUE</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTWUE</name>
              <description>WDTWUE</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LVDWUE</name>
              <description>LVDWUE</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- WUSR: Wakeup Source Status Register -->
        <register>
          <name>WUSR</name>
          <description>Wakeup Source Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0F03</resetMask>
          <fields>
            <field>
              <name>GPIODWU</name>
              <description>GPIODWU</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOCWU</name>
              <description>GPIOCWU</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOBWU</name>
              <description>GPIOBWU</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOAWU</name>
              <description>GPIOAWU</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTWU</name>
              <description>WDTWU</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LVDWU</name>
              <description>LVDWU</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- RSER: Reset Source Enable Register -->
        <register>
          <name>RSER</name>
          <description>Reset Source Enable Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000049</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PINRST</name>
              <description>external pin reset enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPURST</name>
              <description>CPU request reset enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SWRST</name>
              <description>software reset enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTRST</name>
              <description>watch dog reset enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK failed reset enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>XFRST</name>
              <description>external OSC clock failed enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LVDRST</name>
              <description>LVD reset enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- RSSR: Reset Source Status Register -->
        <register>
          <name>RSSR</name>
          <description>Reset Source Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PORST</name>
              <description>power on reset status</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PINRST</name>
              <description>extenral pin reset status</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPURST</name>
              <description>cpu request reset status</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SWRST</name>
              <description>software reset status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTRST</name>
              <description>watchdog timer reset status</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK failed reset status</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>XFRST</name>
              <description>clock failed reset status</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LVDRST</name>
              <description>lvd reset status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PRER1: Peripheral Reset Enable Register 1 -->
        <register>
          <name>PRER1</name>
          <description>Peripheral Reset Enable Register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x03FF0F1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TIMER9</name>
              <description>TIMER9 Reset</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER8</name>
              <description>TIMER8 Reset</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER3</name>
              <description>TIMER3 Reset</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER2</name>
              <description>TIMER2 Reset</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER1</name>
              <description>TIMER1 Reset</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER0</name>
              <description>TIMER0 reset</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD Reset</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC Reset</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB Reset</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA Reset</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA Reset</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PCU</name>
              <description>Port controll Reset</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDT</name>
              <description>Watch Dog Timer Reset</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FMC</name>
              <description>Flash Memory controll Reset</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SCU</name>
              <description>Power Management Unit Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PRER2: Peripheral Reset Enable Register 2 -->
        <register>
          <name>PRER2</name>
          <description>Peripheral Reset Enable Register 2</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00F30F33</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AFE</name>
              <description>AFE Reset</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC2</name>
              <description>ADC2 Reset</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC1</name>
              <description>ADC1 Reset</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC0</name>
              <description>ADC0 Reset</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM1</name>
              <description>MPWM1 Reset</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM0</name>
              <description>MPWM0 Reset</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART3</name>
              <description>UART3</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART2</name>
              <description>UART2</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 Reset</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC1</name>
              <description>IIC1 Reset</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC0</name>
              <description>IIC0 Reset</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI1</name>
              <description>SPI1 Reset</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI0</name>
              <description>SPI0 Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PER1: Peripheral Enable Register 1 -->
        <register>
          <name>PER1</name>
          <description>Peripheral Enable Register 1</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TIMER9</name>
              <description>TIMER9 Enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER8</name>
              <description>TIMER8 Enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER3</name>
              <description>TIMER3</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER2</name>
              <description>TIMER2</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER1</name>
              <description>TIMER1</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER0</name>
              <description>TIMER0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA Function Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PER2: Peripheral Enable Register 2 -->
        <register>
          <name>PER2</name>
          <description>Peripheral Enable Register 2</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000101</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AFE</name>
              <description>AFE</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC2</name>
              <description>ADC2</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC1</name>
              <description>ADC1</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC0</name>
              <description>ADC0</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM1</name>
              <description>MPWM1 Enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM0</name>
              <description>MPWM0 Enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART3</name>
              <description>UART3 Enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART2</name>
              <description>UART2 Enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 Enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 Enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC1</name>
              <description>IIC1 Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC0</name>
              <description>IIC0 Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI1</name>
              <description>SPI1 Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI0</name>
              <description>SPI0 Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PCER1: Peripheral Clock Enable Register 1 -->
        <register>
          <name>PCER1</name>
          <description>Peripheral Clock Enable Register 1</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TIMER9</name>
              <description>TIMER9 Enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER8</name>
              <description>TIMER8 Enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER3</name>
              <description>TIMER3</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER2</name>
              <description>TIMER2</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER1</name>
              <description>TIMER1</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIMER0</name>
              <description>TIMER0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA Function Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PCER2: Peripheral Clock Enable Register 2 -->
        <register>
          <name>PCER2</name>
          <description>Peripheral Clock Enable Register 2</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000101</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AFE</name>
              <description>AFE</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC2</name>
              <description>ADC2</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC1</name>
              <description>ADC1</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADC0</name>
              <description>ADC0</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM1</name>
              <description>MPWM1 Enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MPWM0</name>
              <description>MPWM0 Enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART3</name>
              <description>UART3 Enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART2</name>
              <description>UART2 Enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 Enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 Enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC1</name>
              <description>IIC1 Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IIC0</name>
              <description>IIC0 Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI1</name>
              <description>SPI1 Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI0</name>
              <description>SPI0 Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CSCR: Clock Source Control Register -->
        <register>
          <name>CSCR</name>
          <description>Clock Source Control Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000020</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RINGOSCCON</name>
              <description>Internal ring OSC control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>IOSCCON</name>
              <description>Internal OSC control</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>EOSCON</name>
              <description>External crystal OSC control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SCCR: System Clock Control Register -->
        <register>
          <name>SCCR</name>
          <description>System Clock Control Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FINSEL</name>
              <description>PLL Input source FIN Select</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MCLKSEL</name>
              <description>System clock select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMR: Clock Monitoring Register -->
        <register>
          <name>CMR</name>
          <description>Clock Monitoring Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>MCLKREC</name>
              <description>MCLK failed auto recovery</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MCLKMNT</name>
              <description>MCLK monitor enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKIE</name>
              <description>MCLK fail Interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKFAIL</name>
              <description>MCLK Failed flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKSTS</name>
              <description>MCLK clock status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOSCMNT</name>
              <description>Externaler OSC monitor enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOSCIE</name>
              <description>external OSC failed interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOSCFAIL</name>
              <description>external OSC failed flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOSCSTS</name>
              <description>external OSC status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- NMIR: NMI Control Register -->
        <register>
          <name>NMIR</name>
          <description>NMI Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>SCUAA</name>
              <description>SCUAA</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>NMISTAT</name>
              <description>NMI Pin status</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>NMIFLAG</name>
              <description>NMI interrupt flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>NMIDBENL</name>
              <description>NMI Debounce enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>NMIEN</name>
              <description>NMIEN</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- COR: Clock Output Register -->
        <register>
          <name>COR</name>
          <description>Clock Output Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BIT5_7</name>
              <description>BIT5_7</description>
              <bitOffset>5</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CLKOEN</name>
              <description>clock output enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CLOKODIV</name>
              <description>clock output divider value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- TRIMENT: Trim Area Access Enable -->
        <register>
          <name>TRIMENT</name>
          <description>Trim Area Access Enable</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>     
        <!-- PLLCON: PLL Control Register -->
        <register>
          <name>PLLCON</name>
          <description>PLL Control Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>PLLRSTB</name>
              <description>PLL reset</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BYPASS</name>
              <description>FIN Bypass to FOUT</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock state</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PREDIV</name>
              <description>FIN pre divider</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FBCTRL</name>
              <description>Feedback control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTDIV</name>
              <description>post divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- VDCCON: VDC Control Register -->
        <register>
          <name>VDCCON</name>
          <description>VDC Control Register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BMRTE</name>
              <description>BMRTE</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>BMRTRIM</name>
              <description>BMRTRIM</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCTRIM</name>
              <description>VDCTRIM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCDE</name>
              <description>VDCDE</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>VDCWDLY</name>
              <description>VDC warm up delay count</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- LVDCON: LVD Control Register -->
        <register>
          <name>LVDCON</name>
          <description>LVD Control Register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LVDTE</name>
              <description>LVDTE</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>LVDTRIM</name>
              <description>LVDTRIM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>SELEN</name>
              <description>SELEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>              
            </field>
            <field>
              <name>LVDSEL</name>
              <description>LVDSEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>LVDLVL</name>
              <description>LVDLVL</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>                
            </field>
            <field>
              <name>LVDEN</name>
              <description>LVDEN</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IOSCTRIM: Internal OSC Trim Register -->
        <register>
          <name>IOSCTRIM</name>
          <description>Internal OSC Trim Register</description>
          <addressOffset>0x6C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TSLEN</name>
              <description>TSLEN</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TSL</name>
              <description>TSL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>LTEN</name>
              <description>LTEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LT</name>
              <description>interal oscillator LT trim value</description>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>LTM</name>
              <description>interal oscillator LT trim value</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>UDCEN</name>
              <description>UDCEN</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UDCH</name>
              <description>UDCH</description>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>UDCL</name>
              <description>UDCL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OPA0TRIM: Internal OPAMP 0 Trim Register -->
        <register>
          <name>OPA0TRIM</name>
          <description>Internal OPAMP 0 Trim Register</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ABMEN</name>
              <description>ABMEN</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ABM</name>
              <description>ABM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIMEN</name>
              <description>GTRIMEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>GTRIMH</name>
              <description>GTRIMH</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIML</name>
              <description>GTRIML</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ATRIMEN</name>
              <description>ATRIMEN</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ATRIM</name>
              <description>ATRIM</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- OPA1TRIM: Internal OPAMP 1 Trim Register -->
        <register>
          <name>OPA1TRIM</name>
          <description>Internal OPAMP 1 Trim Register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ABMEN</name>
              <description>ABMEN</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ABM</name>
              <description>ABM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIMEN</name>
              <description>GTRIMEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>GTRIMH</name>
              <description>GTRIMH</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIML</name>
              <description>GTRIML</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ATRIMEN</name>
              <description>ATRIMEN</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ATRIM</name>
              <description>ATRIM</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- OPA2TRIM: Internal OPAMP 2 Trim Register -->
        <register>
          <name>OPA2TRIM</name>
          <description>Internal OPAMP 2 Trim Register</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ABMEN</name>
              <description>ABMEN</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ABM</name>
              <description>ABM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIMEN</name>
              <description>GTRIMEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>GTRIMH</name>
              <description>GTRIMH</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIML</name>
              <description>GTRIML</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ATRIMEN</name>
              <description>ATRIMEN</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ATRIM</name>
              <description>ATRIM</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- OPA3TRIM: Internal OPAMP 3 Trim Register -->
        <register>
          <name>OPA3TRIM</name>
          <description>Internal OPAMP 3 Trim Register</description>
          <addressOffset>0x7C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ABMEN</name>
              <description>ABMEN</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ABM</name>
              <description>ABM</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIMEN</name>
              <description>GTRIMEN</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>GTRIMH</name>
              <description>GTRIMH</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GTRIML</name>
              <description>GTRIML</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ATRIMEN</name>
              <description>ATRIMEN</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ATRIM</name>
              <description>ATRIM</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- EOSCR: External Oscillator Control Register -->
        <register>
          <name>EOSCR</name>
          <description>External Oscillator Control Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000300</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>ISELEN</name>
              <description>write enable for bit field ISEL </description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ISEL</name>
              <description>select current</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>AMPEN</name>
              <description>write enable for bit field AMPSEL</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPSEL</name>
              <description>Select AMP type</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- EMODR: External Mode Status Register -->
        <register>
          <name>EMODR</name>
          <description>External Mode Status Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SCANMD</name>
              <description>scan mode pin level</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TEST</name>
              <description>TEST PIN level</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BOOT</name>
              <description>boot pin level</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR1: Miscellaneous Clock Control Register 1 -->
        <register>
          <name>MCCR1</name>
          <description>Miscellaneous Clock Control Register 1</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x04040001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TRCPOL</name>
              <description>TRCPOL</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>TRCSEL</name>
              <description>trace clock source sel</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TRACEDIV</name>
              <description>TRACEDIV</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STCSEL</name>
              <description>systick clock source sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIV</name>
              <description>systick divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR2: Miscellaneous Clock Control Register 2 -->
        <register>
          <name>MCCR2</name>
          <description>Miscellaneous Clock Control Register 2</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PWM1CSEL</name>
              <description>PWM1 clock sel</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PWM1DIV</name>
              <description>pwm1 divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PWM0CSEL</name>
              <description>pwm0 clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PWM0DIV</name>
              <description>PWM0 divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR3: Miscellaneous Clock Control Register 3 -->
        <register>
          <name>MCCR3</name>
          <description>Miscellaneous Clock Control Register 3</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TEXT0CSEL</name>
              <description>text0 clock sel</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>TEXT0DIV</name>
              <description>text0 divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>WDTCSEL</name>
              <description>WDT clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>WDTDIV</name>
              <description>WDT divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR4: Miscellaneous Clock Control Register 4 -->
        <register>
          <name>MCCR4</name>
          <description>Miscellaneous Clock Control Register 4</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PBDSEL</name>
              <description>debouce clock for port B source clock sel</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PBDDIV</name>
              <description>PORT B debounce divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PADCSEL</name>
              <description>debouce clock for port A source clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PADDIV</name>
              <description>PORT A debounce divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR5: Miscellaneous Clock Control Register 5 -->
        <register>
          <name>MCCR5</name>
          <description>Miscellaneous Clock Control Register 5</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PDDCSEL</name>
              <description>debouce clock for port D source clock sel</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PDDDIV</name>
              <description>PORT D debounce divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PCDSEK</name>
              <description>debouce clock for port C source clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PCDDIV</name>
              <description>PORT C debounce divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR6: Miscellaneous Clock Control Register 6 -->
        <register>
          <name>MCCR6</name>
          <description>Miscellaneous Clock Control Register 6</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADCCSEL</name>
              <description>ADC clock source select bitl</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ADCCDIV</name>
              <description>ADC Clock N divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ETCDCSEL</name>
              <description>Debouce clock for ETC source clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ETCDDIV</name>
              <description>ETC Debounce clock divider</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- FMC -->
    <peripheral>
      <name>FM</name>
      <version>1.0</version>
      <description>FLASH MEMORY CONTROLLER</description>
      <groupName>FMC</groupName>
      <baseAddress>0x40000100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- FMMR: Flash Memory Mode Register -->
        <register>
          <name>MR</name>
          <description>Flash Memory Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x01000000</resetValue>
          <resetMask>0x81C303FF</resetMask>
          <fields>
            <field>
              <name>BOOT</name>
              <description>Boot Mode enable status</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>IDLE</name>
              <description>Idle mode enable status</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>            
            <field>
              <name>VERIFY</name>
              <description>Flash verify Mode enable status</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>            
            <field>
              <name>AMBAEN</name>
              <description>AMBA mode enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TRMEN</name>
              <description>Trim Mode entry status</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>            
            <field>
              <name>TRM</name>
              <description>Trim Mode status</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>            
            <field>
              <name>FEMOD</name>
              <description>Flash Mode entry status</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>FMOD</name>
              <description>Flash Mode status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                      
            <field>
              <name>ACODE</name>
              <description>Flash Mode/Trim Mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- FMCR: Flash Memory Control Register -->
        <register>
          <name>CR</name>
          <description>Flash Memory Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x82000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HRESPD</name>
              <description>HRESPD</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIM</name>
              <description>TRIM</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PCLK2</name>
              <description>PCLK=HCLK*1/2</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CLK4</name>
              <description>flash access CLK</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CLK3</name>
              <description>flash access CLK</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CRCINIT</name>
              <description>CRCINIT</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CRCEN</name>
              <description>CRC16 Enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER</name>
              <description>program timer enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>TEST</name>
              <description>TEST</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>VPPOUT</name>
              <description>Charge pump Vpp Output</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>EVER</name>
              <description>Erase verify Mode</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PVER</name>
              <description>Program verify mode</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>OTPBE</name>
              <description>OTP area B enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>OTPAE</name>
              <description>OTP area A enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>AE</name>
              <description>All Erase</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PMODE</name>
              <description>Pmode Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WE</name>
              <description>write Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PBLD</name>
              <description>page buffer load</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PGM</name>
              <description>PGM</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ERS</name>
              <description>program mode/erase mode Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PBR</name>
              <description>page buffer reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- FMAR: Flash Memory Address Register -->
        <register>
          <name>AR</name>
          <description>Flash Memory Address Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>FADDR</name>
              <description>32K words address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
            </field>
          </fields>
        </register>
        <!-- FMDR: Flash Memory Data Register -->
        <register>
          <name>DR</name>
          <description>Flash Memory Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FDATA</name>
              <description>Flash PGM data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!-- FMTMR: Flash Memory Timer Register -->
        <register>
          <name>TMR</name>
          <description>Flash Memory Timer Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000BB</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>TMR</name>
              <description>Erase/PGM timer</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!-- FMDRTY: Flash Memory Dirty bit Register -->
        <register>
          <name>DRTY</name>
          <description>Flash Memory Dirty bit Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FDRTY</name>
              <description>Write any value,cache line fill falg will be cleared</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!-- FMTICK: Flash Memory Tick Timer register -->
        <register>
          <name>TICK</name>
          <description>Flash Memory Tick Timer register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FTICK</name>
              <description>TICK</description>
              <bitOffset>0</bitOffset>
              <bitWidth>18</bitWidth>
            </field>
          </fields>
        </register>
        <!-- FMCRC: Flash Memory CRC value register -->
        <register>
          <name>CRC</name>
          <description>Flash Memory CRC value register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC16 Value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BOOTCR: Boot ROM Remap Clear Register -->
        <register>
          <name>BOOTCR</name>
          <description>Boot ROM Remap Clear Register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BOOTROM</name>
              <description>Boot mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- WDT -->
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>WATCH-DOG TIMER</description>
      <groupName>WDT</groupName>
      <baseAddress>0x40000200</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WDT</name>
        <value>3</value>
      </interrupt>
      <registers>
        <!-- WDTLR: WDT Load register -->
        <register>
          <name>LR</name>
          <description>Watchdog Timer Load Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CNT: Watchdog Timer Current Counter Register -->
        <register>
          <name>CNT</name>
          <description>Watchdog Timer Current Counter Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CON: Watchdog Timer Control Register -->
        <register>
          <name>CON</name>
          <description>Watchdog Timer Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000805C</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>WDBG</name>
              <description>WDT operation in debug mode</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WUF</name>
              <description>WDT underflow falg</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTIE</name>
              <description>WDT interrupt enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTRE</name>
              <description>WDT interrupt reset</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WDTEN</name>
              <description>WDT counter enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CKSEL</name>
              <description>WDTCLKIN clock source select</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WPRS</name>
              <description>counter prescaler</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- DMAC0 -->
    <peripheral>
      <name>DC0</name>
      <version>1.0</version>
      <description>DIRECT MEMORY ACCESS CONTROLLER</description>
      <groupName>DMAC</groupName>
      <baseAddress>0x40000400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- CR: DMA Controller Configuration Register -->
        <register>
          <name>CR</name>
          <description>DMA Controller Configuration Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TRANSCNT</name>
              <description>Numer of DMA transfer remained</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>SIZE</name>
              <description>Bus transfer size</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SR: DMA Controller Status register -->
        <register>
          <name>SR</name>
          <description>DMA Controller Status register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>EOT</name>
              <description>End of transfer</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>DMAEN</name>
              <description>DMA enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- PAR: DMA Controller Peripheral Address registe -->
        <register>
          <name>PAR</name>
          <description>DMA Controller Peripheral Address register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PAR</name>
              <description>PAR</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MAR: DMA Controller Memory Address register -->
        <register>
          <name>MAR</name>
          <description>DMA Controller Memory Address register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MAR</name>
              <description>Memory address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- DMAC1 -->
    <peripheral derivedFrom="DC0">
      <name>DC1</name>
      <baseAddress>0x40000410</baseAddress>
    </peripheral>
    <!-- DMAC2 -->
    <peripheral derivedFrom="DC0">
      <name>DC2</name>
      <baseAddress>0x40000420</baseAddress>
    </peripheral>
    <!-- DMAC3 -->
    <peripheral derivedFrom="DC0">
      <name>DC3</name>
      <baseAddress>0x40000430</baseAddress>
    </peripheral>
    <!-- DMAC4 -->
    <peripheral derivedFrom="DC0">
      <name>DC4</name>
      <baseAddress>0x40000440</baseAddress>
    </peripheral>
    <!-- DMAC5 -->
    <peripheral derivedFrom="DC0">
      <name>DC5</name>
      <baseAddress>0x40000450</baseAddress>
    </peripheral>
    <!-- DMAC6 -->
    <peripheral derivedFrom="DC0">
      <name>DC6</name>
      <baseAddress>0x40000460</baseAddress>
    </peripheral>
    <!-- DMAC7 -->
    <peripheral derivedFrom="DC0">
      <name>DC7</name>
      <baseAddress>0x40000470</baseAddress>
    </peripheral>
    <!-- DMAC8 -->
    <peripheral derivedFrom="DC0">
      <name>DC8</name>
      <baseAddress>0x40000480</baseAddress>
    </peripheral>
    <!-- DMAC9 -->
    <peripheral derivedFrom="DC0">
      <name>DC9</name>
      <baseAddress>0x40000490</baseAddress>
    </peripheral>
    <!-- DMAC10 -->
    <peripheral derivedFrom="DC0">
      <name>DC10</name>
      <baseAddress>0x400004A0</baseAddress>
    </peripheral>
    <!-- DMAC11 -->
    <peripheral derivedFrom="DC0">
      <name>DC11</name>
      <baseAddress>0x400004B0</baseAddress>
    </peripheral>
    <!-- DMAC12 -->
    <peripheral derivedFrom="DC0">
      <name>DC12</name>
      <baseAddress>0x400004C0</baseAddress>
    </peripheral>
    <!-- DMAC13 -->
    <peripheral derivedFrom="DC0">
      <name>DC13</name>
      <baseAddress>0x400004D0</baseAddress>
    </peripheral>
    <!-- DMAC14 -->
    <peripheral derivedFrom="DC0">
      <name>DC14</name>
      <baseAddress>0x400004E0</baseAddress>
    </peripheral>
    <!-- PCA -->
    <peripheral>
      <name>PCA</name>
      <version>1.0</version>
      <description>PORT CONTROL UNIT</description>
      <groupName>PCU</groupName>
      <baseAddress>0x40001000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIOAE</name>
        <value>16</value>
      </interrupt>
      <interrupt>
        <name>GPIOAO</name>
        <value>17</value>
      </interrupt>
      <registers>
        <!-- MR: PORT n Pin MUX Register -->
        <register>
          <name>MR</name>
          <description>PORT n Pin MUX Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 Pin Mux select</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 MUX SEL</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 Pin Mux select</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 MUX SEL</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11 Pin Mux select</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 MUX SEL</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9 Pin Mux select</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 MUX SEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7 Pin Mux select</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 MUX SEL</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5 Pin Mux select</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 MUX SEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3 Pin Mux select</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 MUX SEL</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 Pin Mux select</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 MUX SEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR: PORT n Pin Control Register -->
        <register>
          <name>CR</name>
          <description>PORT n Pin Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 control select</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 control SEL</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 control select</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 control SEL</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  control select</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 control SEL</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  control select</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 control SEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  control select</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 control SEL</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  control select</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 control SEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  control select</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 control SEL</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 control select</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 control SEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PCR: PORT n Pull-up Resistor Control Registerr -->
        <register>
          <name>PCR</name>
          <description>PORT n Pull-up Resistor Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 pull-up enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 pull-up enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 pull-up enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 pull-up enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11 pull-up enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 pull-up enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9 pull-up enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 pull-up enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  pull-up enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 pull-up enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  pull-up enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 pull-up enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  pull-up enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 pull-up enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 pull-up enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 pull-up enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DER: PORT n Debounce Enable Register -->
        <register>
          <name>DER</name>
          <description>PORT n Debounce Enable Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 Debounce enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 Debounce enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 Debounce enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 Debounce enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11 Debounce enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 Debounce enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9 Debounce enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 Debounce enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7 Debounce enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 Debounce enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5 Debounce enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 Debounce enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  Debounce enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 Debounce enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 Debounce enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 Debounce enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: PORT n Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>PORT n Interrupt Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt select</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt SEL</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt select</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 interrupt SEL</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  interrupt select</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt SEL</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt select</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 interrupt SEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  interrupt select</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt SEL</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt select</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt SEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt select</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt SEL</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 interrupt select</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ISR: PORT n Interrupt Status Register -->
        <register>
          <name>ISR</name>
          <description>PORT n Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt status</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt status</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt status</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P12</name>
              <description>P12 interrupt status</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P11</name>
              <description>P11  interrupt status</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt status</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt status</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 interrupt status</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  interrupt status</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt status</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt status</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt status</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 interrupt status</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 interrupt status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ICR:PORT n Interrupt Control Register -->
        <register>
          <name>ICR</name>
          <description>PORT n Interrupt Control Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt control</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt control</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt control</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 interrupt control</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  interrupt control</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt control</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt control</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P8</name>
              <description>P8 interrupt control</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P7</name>
              <description>P7  interrupt control</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>         
            <field>
              <name>P6</name>
              <description>P6 interrupt control</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt control</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt control</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
             <field>
              <name>P2</name>
              <description>P2 interrupt control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>         
            <field>
              <name>P1</name>
              <description>P1 interrupt control</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 interrupt control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- PCB -->
    <peripheral derivedFrom="PCA">
      <name>PCB</name>
      <baseAddress>0x40001100</baseAddress>
      <interrupt>
        <name>GPIOBE</name>
        <value>18</value>
      </interrupt>
      <interrupt>
        <name>GPIOBO</name>
        <value>19</value>
      </interrupt>
    </peripheral>
    <!-- PCC -->
    <peripheral derivedFrom="PCA">
      <name>PCC</name>
      <baseAddress>0x40001200</baseAddress>
      <interrupt>
        <name>GPIOCE</name>
        <value>20</value>
      </interrupt>
      <interrupt>
        <name>GPIOCO</name>
        <value>21</value>
      </interrupt>
    </peripheral>
    <!-- PCD -->
    <peripheral derivedFrom="PCA">
      <name>PCD</name>
      <baseAddress>0x40001300</baseAddress>
      <interrupt>
        <name>GPIODE</name>
        <value>22</value>
      </interrupt>
      <interrupt>
        <name>GPIODO</name>
        <value>23</value>
      </interrupt>
    </peripheral>
    <!--PORTEN -->
    <peripheral>
      <name>PORTEN</name>
      <version>1.0</version>
      <description>Port Access Eable</description>
      <baseAddress>0x40001FF0</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- PORTEN: Port Access Eable -->
        <register>
          <name>EN</name>
          <description>Port Access Eable 0x15-&gt;0x51</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!-- PA -->
    <peripheral>
      <name>PA</name>
      <version>1.0</version>
      <description>GENERAL PURPOSE I/O</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x40002000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- ODR: PORT n Output Data Register -->
        <register>
          <name>ODR</name>
          <description>PORT n Output Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 Output level</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 Output level</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 Output level</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 Output level</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11 Output level</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 Output level</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9 Output level</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 Output level</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7 Output level</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 Output level</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5 Output level</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P4</name>
              <description>P4 Output level</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P3</name>
              <description>P3  Output level</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 Output level</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 Output level</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 Output level</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IDR: PORT n Input Data Register -->
        <register>
          <name>IDR</name>
          <description>PORT n Input Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 Input level</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P14</name>
              <description>P14 Input level</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P13</name>
              <description>P13 Input level</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P12</name>
              <description>P12 Input level</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P11</name>
              <description>P11 Input level</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P10</name>
              <description>P10 Input level</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P9</name>
              <description>P9 Input level</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P8</name>
              <description>P8 Input level</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P7</name>
              <description>P7 Input level</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P6</name>
              <description>P6 Input level</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P5</name>
              <description>P5 Input level</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P4</name>
              <description>P4 Input level</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P3</name>
              <description>P3  Input level</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 Input level</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 Input level</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 Input level</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BSR: PORT n Bit Set Register -->
        <register>
          <name>BSR</name>
          <description>PORT n Bit Set Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 bit set</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P14</name>
              <description>P14 bit set</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
             <field>
              <name>P13</name>
              <description>P13 bit set</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>         
            <field>
              <name>P12</name>
              <description>P12 bit set</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P11</name>
              <description>P11 bit set</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P10</name>
              <description>P10 bit set</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P9</name>
              <description>P9 bit set</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P8</name>
              <description>P8 bit set</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P7</name>
              <description>P7 bit set</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P6</name>
              <description>P6 bit set</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P5</name>
              <description>P5 bit set</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P4</name>
              <description>P4 bit set</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P3</name>
              <description>P3  bit set</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 bit set</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P1</name>
              <description>P1 bit set</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P0</name>
              <description>P0 bit set</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BCR: PORT n Bit Clear Register -->
        <register>
          <name>BCR</name>
          <description>PORT n Bit Clear Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 bit clear</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P14</name>
              <description>P14 bit clear</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P13</name>
              <description>P13 bit clear</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P12</name>
              <description>P12 bit clear</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P11</name>
              <description>P11 bit clear</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P10</name>
              <description>P10 bit clear</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P9</name>
              <description>P9 bit clear</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P8</name>
              <description>P8 bit clear</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P7</name>
              <description>P7 bit clear</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P6</name>
              <description>P6 bit clear</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P5</name>
              <description>P5 bit clear</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P4</name>
              <description>P4 bit clear</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P3</name>
              <description>P3  bit clear</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>P2</name>
              <description>P2 bit clear</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
             <field>
              <name>P1</name>
              <description>P1 bit clear</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>         
            <field>
              <name>P0</name>
              <description>P0 bit clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- PB -->
    <peripheral derivedFrom="PA">
      <name>PB</name>
      <baseAddress>0x40002100</baseAddress>
    </peripheral>
    <!-- PC -->
    <peripheral derivedFrom="PA">
      <name>PC</name>
      <baseAddress>0x40002200</baseAddress>
    </peripheral>
    <!-- PD -->
    <peripheral derivedFrom="PA">
      <name>PD</name>
      <baseAddress>0x40002300</baseAddress>
    </peripheral>
    <!-- TIMER0 -->
    <peripheral>
      <name>T0</name>
      <version>1.0</version>
      <description>16-BIT TIMER</description>
      <groupName>TIMER</groupName>
      <baseAddress>0x40003000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER0</name>
        <value>5</value>
      </interrupt>
      <registers>
        <!-- CR1: Timer n Control Register 1 -->
        <register>
          <name>CR1</name>
          <description>Timer n Control Register 1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ADCTRGEN</name>
              <description>ADCTRGEN</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STARTLVL</name>
              <description>STARTLVL</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CKSEL</name>
              <description>counter clock source select</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>CLRMD</name>
              <description>clear select when capture mode</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>MODE</name>
              <description>Timer operatin mode control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR2: Timer n Control Register 2 -->
        <register>
          <name>CR2</name>
          <description>Timer n Control Register 2</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <name>TCLR</name>
              <description>Timer register clear</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TEN</name>
              <description>Timer enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PRS: Timer n Prescaler Register -->
        <register>
          <name>PRS</name>
          <description>Timer n Prescaler Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003FF</resetMask>
          <fields>
            <field>
              <name>PRS</name>
              <description>Prescaler value of count clock</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <!-- GRA: Timer n General Register A -->
        <register>
          <name>GRA</name>
          <description>Timer n General Register A</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>GRA</name>
              <description>GRA</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- GRB: Timer n General Register B -->
        <register>
          <name>GRB</name>
          <description>Timer n General Register B</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>GRB</name>
              <description>GRB</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CNT: Timer n Count Register -->
        <register>
          <name>CNT</name>
          <description>Timer n Count Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>CNT</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SR: Timer n Status Register -->
        <register>
          <name>SR</name>
          <description>Timer n Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000037</resetMask>
          <fields>
            <field>
              <name>QDIRCH</name>
              <description>Quadrature direction change</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QRF</name>
              <description>Quadrature revolution flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MFA</name>
              <description>Match register A Flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MFB</name>
              <description>MATCH register B flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVF</name>
              <description>counter overflow falg</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: Timer n Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>Timer n Interrupt Enable Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000077</resetMask>
          <fields>
            <field>
              <name>QERRIE</name>
              <description>Quadrature decoder error interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QDIRCHIE</name>
              <description>Quadrature direction change interrupt enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QRIE</name>
              <description>Quadrature revolution interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MAIE</name>
              <description>GRA Match interrupt enablee</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MBIE</name>
              <description>GRB Match interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVIE</name>
              <description>Counter overflow interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- TIMER1 -->
    <peripheral derivedFrom="T0">
      <name>T1</name>
      <baseAddress>0x40003020</baseAddress>
      <interrupt>
        <name>TIMER1</name>
        <value>6</value>
      </interrupt>
    </peripheral>
    <!-- TIMER2 -->
    <peripheral derivedFrom="T0">
      <name>T2</name>
      <baseAddress>0x40003040</baseAddress>
      <interrupt>
        <name>TIMER2</name>
        <value>7</value>
      </interrupt>
    </peripheral>
    <!-- TIMER3 -->
    <peripheral derivedFrom="T0">
      <name>T3</name>
      <baseAddress>0x40003060</baseAddress>
      <interrupt>
        <name>TIMER3</name>
        <value>8</value>
      </interrupt>
    </peripheral>
    <!-- TIMER8 -->
    <peripheral derivedFrom="T0">
      <name>T8</name>
      <baseAddress>0x40003100</baseAddress>
      <interrupt>
        <name>TIMER8</name>
        <value>13</value>
      </interrupt>
    </peripheral>
    <!-- TIMER9 -->
    <peripheral derivedFrom="T0">
      <name>T9</name>
      <baseAddress>0x40003120</baseAddress>
      <interrupt>
        <name>TIMER9</name>
        <value>14</value>
      </interrupt>
    </peripheral>
    <!--TGECR -->
    <peripheral>
      <name>TGECR</name>
      <version>1.0</version>
      <description>Timer Group Encoder Control Register</description>
      <baseAddress>0x40003140</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- TGECR:Timer Group Encoder Contro -->
        <register>
          <name>CR</name>
          <description>Timer Group Encoder Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>RDIRCON</name>
              <description>Revolution counter direction control</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PDIRCON</name>
              <description>Position counter direction control</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BDIRCON</name>
              <description>Phase B counter direction control</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADIRCON</name>
              <description>PHASE A counter direction control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QDPHBEG</name>
              <description>Quadrature mode phase B count for position count</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>PDPHAEG</name>
              <description>Quadrature mode phase A count for position count</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>QDPHZEG</name>
              <description>Quadrature mode phase Z count for Revolution</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QDPHSWAP</name>
              <description>Quadrature mode phase Z count for Revolution</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QDMOD</name>
              <description>Quadrature decoder mode </description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- MPWM0 -->
    <peripheral>
      <name>MP0</name>
      <version>1.0</version>
      <description>MOTOR PULSE-WIDTH-MODULATOR</description>
      <groupName>MPWM</groupName>
      <baseAddress>0x40004000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>MPWM0</name>
        <value>24</value>
      </interrupt>
      <interrupt>
        <name>MPWM0PROT</name>
        <value>25</value>
      </interrupt>
      <interrupt>
        <name>MPWM0OVV</name>
        <value>26</value>
      </interrupt>
      <registers>
        <!-- MR: MPWM Mode Register -->
        <register>
          <name>MR</name>
          <description>MPWM Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>MOTOR</name>
              <description>Normal/Motor mode</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MCHMOD</name>
              <description>Motor control channel mode</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>UPDATE</name>
              <description>update</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UALL</name>
              <description>Update all duty register</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FORCEN</name>
              <description>force mode </description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FORCM</name>
              <description>force mode</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>PDUP</name>
              <description>period duty update at ..</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UPDOWN</name>
              <description>PWM counter mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PMR: MPWM Port Mode Register -->
        <register>
          <name>PMR</name>
          <description>MPWM Port Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>PMOD</name>
              <description>PWM pulse mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>POLUH</name>
              <description>Polarity of UH PIN</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>POLUL</name>
              <description>Polarity of UL PIN</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>POLVH</name>
              <description>Polarity of UH PIN</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>POLVL</name>
              <description>Polarity of UL PIN</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>POLWH</name>
              <description>Polarity of UH PIN</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>POLWL</name>
              <description>Polarity of UL PIN</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OCR: MPWM Output Control Register -->
        <register>
          <name>OCR</name>
          <description>MPWM Output Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>UHEN</name>
              <description>PWM UH output control in force mode</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ULEN</name>
              <description>PWM UL output control in force mode</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VHEN</name>
              <description>PWM VH output control in force mode</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VLEN</name>
              <description>PWM VL output control in force mode</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WHEN</name>
              <description>PWM WH output control in force mode</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WLEN</name>
              <description>PWM WL output control in force mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PRD: MPWM Period Register -->
        <register>
          <name>PRD</name>
          <description>MPWM Period Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>PERIOD</name>
              <description>PWM period</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DUH: MPWM Duty UH Register -->
        <register>
          <name>DUH</name>
          <description>MPWM Duty UH Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of UH output</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DVH: MPWM Duty VH Register -->
        <register>
          <name>DVH</name>
          <description>MPWM Duty VH Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of VH data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DWH: MPWM Duty WH Register -->
        <register>
          <name>DWH</name>
          <description>MPWM Duty WH Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of WH output</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DUL: MPWM Duty UL Register -->
        <register>
          <name>DUL</name>
          <description>MPWM Duty UL Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of UL output</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DVL: MPWM Duty VL Register -->
        <register>
          <name>DVL</name>
          <description>MPWM Duty UL Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of VL output</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DWL: MPWM Duty WL Register -->
        <register>
          <name>DWL</name>
          <description>MPWM Duty WL Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DUTY</name>
              <description>duty of WL output</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR1: MPWM Control Register 1 -->
        <register>
          <name>CR1</name>
          <description>MPWM Control Register 1</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>INTVEN</name>
              <description>IRQ intervel mode</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IRQMD</name>
              <description>IRQ  mode</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>IRQN</name>
              <description>IRQ intervel Number</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PWMEN</name>
              <description>PWM enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HALT</name>
              <description>PWM HALT</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR2: MPWM Control Register 2 -->
        <register>
          <name>CR2</name>
          <description>MPWM Control Register 2</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>PSTART</name>
              <description>PWM start</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SR: MPWM Status Register -->
        <register>
          <name>SR</name>
          <description>MPWM Status Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DOWN</name>
              <description>PWM count up/down</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IRQCNT</name>
              <description>PWM count number of period match</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PRDIRQ</name>
              <description>PWM period interrupt flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BOTIRQ</name>
              <description>PWM bottom interrupt flag</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DUHIRQ</name>
              <description>duty UH interrupt flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DULIRQ</name>
              <description>duty UL interrupt flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DVHIRQ</name>
              <description>duty VH interrupt flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DVLIRQ</name>
              <description>duty VL interrupt flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DWHIRQ</name>
              <description>duty WH interrupt flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DWLIRQ</name>
              <description>duty WL interrupt flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: MPWM Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>MPWM Interrupt Enable Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>PRDIEN</name>
              <description>Period interrupt enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BOTIE</name>
              <description>bottom interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DUHIEN</name>
              <description>duty UH interrupt enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DULIEN</name>
              <description>duty UL interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DVHIEN</name>
              <description>duty VH interrupt enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DVLIEN</name>
              <description>duty VL interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DWHIEN</name>
              <description>duty WH interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DWLIEN</name>
              <description>duty WL interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CNT: MPWM Counter Register -->
        <register>
          <name>CNT</name>
          <description>MPWM Counter Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>pwm counter value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DTR: MPWM Dead Time Register -->
        <register>
          <name>DTR</name>
          <description>MPWM Dead Time Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>DTEN</name>
              <description>dead time Enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DTCLK</name>
              <description>dead time clk select</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DT</name>
              <description>dead time value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PCR: MPWM Protection control Register -->
        <register>
          <name>PCR</name>
          <description>MPWM Protection control Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EXTOV</name>
              <description>EXT ov pin input</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C3IN</name>
              <description>comparator 3 output</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C2IN</name>
              <description>comparator 2 output</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IN</name>
              <description>comparator 1 output</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0IN</name>
              <description>comparator 0 output</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD2IN</name>
              <description>ADC2 Comparator output</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD1IN</name>
              <description>ADC1 Comparator output</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD0IN</name>
              <description>ADC0 Comparator output</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PROTDIS</name>
              <description>Protect mode disable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UHPROT</name>
              <description>UH protection output</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ULPROT</name>
              <description>UL protection output</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VHPROT</name>
              <description>VH protection output</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VLPROT</name>
              <description>VL protection output</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WHPROT</name>
              <description>WH protection output</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WLPROT</name>
              <description>WL protection output</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PROTCLR</name>
              <description>protection clear</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PTDBC</name>
              <description>protection signal debounce</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PTIN</name>
              <description>Protection Input</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>PTSEL</name>
              <description>protection mode sel</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PSR: MPWM Protection Status Register -->
        <register>
          <name>PSR</name>
          <description>MPWM Protection Status Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SAFE_PAT</name>
              <description>lock safety pattern to set or reset protection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>PROTEN</name>
              <description>Protection mode enable status</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PROTIN</name>
              <description>Protection Input status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OVCR: MPWM Over Voltage control Register -->
        <register>
          <name>OVCR</name>
          <description>MPWM Over Voltage control Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EXTOV</name>
              <description>ext OV pin input</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C3IN</name>
              <description>comparator 3 output</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C2IN</name>
              <description>comparator 2 output</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IN</name>
              <description>comparator 1 output</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0IN</name>
              <description>comparator 0 output</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD2IN</name>
              <description>ADC2 Comparator output</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD1IN</name>
              <description>ADC1 Comparator output</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AD0IN</name>
              <description>ADC0 Comparator output</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVEN</name>
              <description>over voltage protection mode</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVCLR</name>
              <description>OV protection clear</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVDBC</name>
              <description>OV voltage protection signal debounce</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>OVSEL</name>
              <description>OV voltage proection mode select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OVSR: MPWM Over Voltage Status Register -->
        <register>
          <name>OVSR</name>
          <description>MPWM Over Voltage Status Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>OVSTAT</name>
              <description>Over voltage protection mode status</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OVPIN</name>
              <description>Over voltage protection input status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATCR: MPWM ADC Trigger Control Register -->
        <register>
          <name>ATCR</name>
          <description>MPWM ADC Trigger Control Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ATRGALL</name>
              <description>ADC Trigger register 0 match event </description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATRGEN</name>
              <description>ADC Trigger Mode Enable </description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATRGM</name>
              <description>ADC Trigger Mode </description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR1: MPWMn ADC Trigger Counter 1 Register -->
        <register>
          <name>ATR1</name>
          <description>MPWMn ADC Trigger Counter 1 Register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR2: MPWMn ADC Trigger Counter 2 Register -->
        <register>
          <name>ATR2</name>
          <description>MPWMn ADC Trigger Counter 2 Register</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR3: MPWMn ADC Trigger Counter 3 Register -->
        <register>
          <name>ATR3</name>
          <description>MPWMn ADC Trigger Counter 3 Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR4: MPWMn ADC Trigger Counter 4 Register -->
        <register>
          <name>ATR4</name>
          <description>MPWMn ADC Trigger Counter 4 Register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR5: MPWMn ADC Trigger Counter 5 Register -->
        <register>
          <name>ATR5</name>
          <description>MPWMn ADC Trigger Counter 5 Register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- ATR6: MPWMn ADC Trigger Counter 6 Register -->
        <register>
          <name>ATR6</name>
          <description>MPWMn ADC Trigger Counter 6 Register</description>
          <addressOffset>0x6C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ATUDT</name>
              <description>Trigger register update mode</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ATMOD</name>
              <description>ADC Trigger mode register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ATCNT</name>
              <description>ADC Trigger counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- MPWM1 -->
    <peripheral derivedFrom="MP0">
      <name>MP1</name>
      <baseAddress>0x40005000</baseAddress>
      <interrupt>
        <name>MPWM1</name>
        <value>27</value>
      </interrupt>
      <interrupt>
        <name>MPWM1PROT</name>
        <value>28</value>
      </interrupt>
      <interrupt>
        <name>MPWM1OVV</name>
        <value>29</value>
      </interrupt>
    </peripheral>
    <!-- UART0 -->
    <peripheral>
      <name>U0</name>
      <version>1.0</version>
      <description>UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER</description>
      <groupName>UART</groupName>
      <baseAddress>0x40008000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>38</value>
      </interrupt>
      <registers>
        <!-- RBR: Receive Buffer Register -->
        <register>
          <name>RBR</name>
          <description>Receive Buffer Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- THR: Transmit Data Hold Register -->
        <register>
          <name>THR</name>
          <description>Transmit Data Hold Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: UART Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>DTXIEN</name>
              <description>DMA transmit done interrupt enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRXIEN</name>
              <description>DMA Receiver line status interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RLSIE</name>
              <description>receiver line status interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THREIE</name>
              <description>Transmit holding register empty interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRIE</name>
              <description>Data receive interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IIR: UART Interrupt ID Register -->
        <register>
          <name>IIR</name>
          <description>UART Interrupt ID Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>IID</name>
              <description>Interrupt source ID</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>IPEN</name>
              <description>Interrupt pending bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LCR: UART Line Control Register -->
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BREAK</name>
              <description>BREAK</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STICKP</name>
              <description>STICK</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PARITY</name>
              <description>PARITY</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEN</name>
              <description>parity bit transfer enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STOPBIT</name>
              <description>STOPBIT</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DLEN</name>
              <description>Data length in one transfer word</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DCR: UART Data Control Register -->
        <register>
          <name>DCR</name>
          <description>UART Data Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>LBON</name>
              <description>Local loopback test mode enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXINV</name>
              <description>Rx Data Inversion selection</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXINV</name>
              <description>TX Data Inversion selection</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LSR: UART Line Status Register -->
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000060</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>TEMT</name>
              <description>Transmit empty</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THRE</name>
              <description>Transmit holding register empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BI</name>
              <description>break condition indication bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FE</name>
              <description>frame error</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PE</name>
              <description>parity error</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OE</name>
              <description>overrun error</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DR</name>
              <description>Data recevied</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BDR: Baud rate Divisor Latch Register -->
        <register>
          <name>BDR</name>
          <description>Baud rate Divisor Latch Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>BDR</name>
              <description>baudrate setting</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields> 
        </register>
        <!-- BFR: Baud rate Fraction Counter Register -->
        <register>
          <name>BFR</name>
          <description>Baud rate Fraction Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BFR</name>
              <description>Fraction counter value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IDTR: Inter-frame Delay Time Register -->
        <register>
          <name>IDTR</name>
          <description>Inter-frame Delay Time Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>WAITVAL</name>
              <description>wait time is decied by this value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- UART1 -->
    <peripheral derivedFrom="U0">
      <name>U1</name>
      <baseAddress>0x40008100</baseAddress>
      <interrupt>
        <name>UART1</name>
        <value>39</value>
      </interrupt>
    </peripheral>
    <!-- UART2 -->
    <peripheral derivedFrom="U0">
      <name>U2</name>
      <baseAddress>0x40008200</baseAddress>
      <interrupt>
        <name>UART2</name>
        <value>40</value>
      </interrupt>
    </peripheral>
    <!-- UART3 -->
    <peripheral derivedFrom="U0">
      <name>U3</name>
      <baseAddress>0x40008300</baseAddress>
      <interrupt>
        <name>UART3</name>
        <value>41</value>
      </interrupt>
    </peripheral>
    <!-- SPI0 -->
    <peripheral>
      <name>SP0</name>
      <version>1.0</version>
      <description>SERIAL PERIPHERAL INTERFACE</description>
      <groupName>SPI</groupName>
      <baseAddress>0x40009000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI0</name>
        <value>32</value>
      </interrupt>
      <registers>
        <!-- RDR: SPI n Receive Data Register -->
        <register>
          <name>RDR</name>
          <description>SPI n Receive Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>RDR</name>
              <description>Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- TDR: SPI n Transmit Data Register -->
        <register>
          <name>TDR</name>
          <description>SPI n Transmit Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>TDR</name>
              <description>Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR: SPI n Control Register -->
        <register>
          <name>CR</name>
          <description>SPI n Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TXBF</name>
              <description>TX Buffer flushing enable bitr</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXBF</name>
              <description>Recieve buffer flushing enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DTXIE</name>
              <description>DMA TX Done Interrupt enable bit</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRXIE</name>
              <description>DMA Rx Deone Interrupt enable bit</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSCIE</name>
              <description>SSn Edge Chagne Interrupt enable bit</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXIE</name>
              <description>Transmit interrupt enable bit</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXIE</name>
              <description>Receive interrupt enable bit</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSMOD</name>
              <description>SS Auto/Manual Output select bit</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSOUT</name>
              <description>SS output signal select bit</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LBE</name>
              <description>Loop-back mode select bit in master mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSMASK</name>
              <description>SS Signal masking bit in slave mode</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSMO</name>
              <description>SS output signal select bit</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSPOL</name>
              <description>SS Signal polarity select bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MS</name>
              <description>master/slaver select bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MSBF</name>
              <description>MSB/LSB transmit select bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPHA</name>
              <description>SPI clock phase bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPOL</name>
              <description>SPI clock polarity bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BITSZ</name>
              <description>Transmit/receive Data bits select bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SR: SPI n Status Register -->
        <register>
          <name>SR</name>
          <description>SPI n Status Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>TXDMAF</name>
              <description>DMA transmit Operation complete flag</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMAF</name>
              <description>DMA receive Operation complete flag</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SBUSY</name>
              <description>Transmit/Receive Operation flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>SSDET</name>
              <description>The rising edge of SS detect flag</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SSON</name>
              <description>SS signal status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVRF</name>
              <description>receive overrun error flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UDRF</name>
              <description>transmit underrun error flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>S_BUSY</name>
              <description>transmit/receive operation flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>TRDY</name>
              <description>Transmit buffer empty flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RRDY</name>
              <description>receive buffer ready flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!-- BR: SPI n Baud Rate Register -->
        <register>
          <name>BR</name>
          <description>SPI n Baud Rate Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>BR</name>
              <description>buadrate</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- EN: SPI n Enable register -->
        <register>
          <name>EN</name>
          <description>SPI n Enable register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>SPI ENABLE bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LR: SPI n delay Length Register -->
        <register>
          <name>LR</name>
          <description>SPI n delay Length Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SPL</name>
              <description>Stop delay length </description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>BTL</name>
              <description>Burst delay length </description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>STL</name>
              <description>Start delay length </description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- SPI1 -->
    <peripheral derivedFrom="SP0">
      <name>SP1</name>
      <baseAddress>0x40009100</baseAddress>
      <interrupt>
        <name>SPI1</name>
        <value>33</value>
      </interrupt>
    </peripheral>
    <!-- IIC0 -->
    <peripheral>
      <name>IC0</name>
      <version>1.0</version>
      <description>IIC Interface</description>
      <groupName>IIC</groupName>
      <baseAddress>0x4000A000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IIC0</name>
        <value>36</value>
      </interrupt>
      <registers>
        <!-- DR: IIC Data Register -->
        <register>
          <name>DR</name>
          <description>IIC Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>DR</name>
              <description>Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SR</name>
          <displayName>SR</displayName>
          <description>Status register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <fields>
            <field>
              <name>GCALL</name>
              <description>General call flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TEND</name>
              <description>1 byte transmission complete flag</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STOP</name>
              <description>Stop Flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SSEL</name>
              <description>slave flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MLOST</name>
              <description>Mastership lost flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSY</name>
              <description>busy flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TMODE</name>
              <description>Transmit/reciever mode flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXACK</name>
              <description>RX ack flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SAR: IIC Slave Address Register -->
        <register>
          <name>SAR</name>
          <description>IIC Slave Address Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>SVAD</name>
              <description>7 bits slave address</description>
              <bitOffset>1</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>GCEN</name>
              <description>general call enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR: IIC Control Register -->
        <register>
          <name>CR</name>
          <description>IIC Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>IIF</name>
              <description>Interrupt flag bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>          
            <field>
              <name>SOFTRST</name>
              <description>Soft reset enable bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>INTEN</name>
              <description>Interrupt enable bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ACKEN</name>
              <description>ACK enabit bit in receiver mode</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STOP</name>
              <description>Stop enable bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>START</name>
              <description>transmission start bit in master mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SCLL: IIC SCL LOW duration Register -->
        <register>
          <name>SCLL</name>
          <description>IIC SCL LOW duration Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>SCLL</name>
              <description>SCL Low duration value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SCLH: IIC SCL HIGH duration Register -->
        <register>
          <name>SCLH</name>
          <description>IIC SCL HIGH duration Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>SCLH</name>
              <description>SCL High duration value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- SDH: SDA Hold Register -->
        <register>
          <name>SDH</name>
          <description>SDA Hold Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <name>SDH</name>
              <description>SDA Hold time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- IIC1 -->
    <peripheral derivedFrom="IC0">
      <name>IC1</name>
      <baseAddress>0x4000A100</baseAddress>
      <interrupt>
        <name>IIC1</name>
        <value>37</value>
      </interrupt>
    </peripheral>
    <!-- ADC0 -->
    <peripheral>
      <name>AD0</name>
      <version>1.0</version>
      <description>12-BIT A/D CONVERTER</description>
      <groupName>ADC</groupName>
      <baseAddress>0x4000B000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADC0</name>
        <value>43</value>
      </interrupt>
      <registers>
        <!-- MR: ADCn Mode Register -->
        <register>
          <name>MR</name>
          <description>ADCn Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BWAIT</name>
              <description>burst wait count value</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>DMAEN</name>
              <description>DMA enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMACH</name>
              <description>DMA channel option</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BWAITEN</name>
              <description>Burst wait enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BSTCNT</name>
              <description>No Burst Mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ADCEN</name>
              <description>ADC Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ADCMOD</name>
              <description>ADC convert mode</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>TRGEN</name>
              <description>Trigger sources enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TRGSRC</name>
              <description>ADC Trigger source sel</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CSR: ADCn Channel Select Register -->
        <register>
          <name>CSR</name>
          <description>ADCn Channel Select Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CHSEL</name>
              <description>channel select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR1: ADCn Control Register 1 -->
        <register>
          <name>CR1</name>
          <description>ADCn Control Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ADCPDA</name>
              <description>ADC R-ADC  disable to save power</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CLKDIV</name>
              <description>ADC clock divider</description>
              <bitOffset>8</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>ADCPD</name>
              <description>ADC Power down</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EXTCLK</name>
              <description>ADCuse external clock</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CLKINVT</name>
              <description>divided clock inversion</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STSEL</name>
              <description>Sampling time selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <!-- TRG0: ADC Trigger 0 Channel Register -->
        <register>
          <name>TRG0</name>
          <description>ADC Trigger 0 Channel Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TRGnEN</name>
              <description>MP0TRGn enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>MP0TRG6</name>
              <description>ADC channel n select for MPWM0 ADC trigger6 operation</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG5</name>
              <description>ADC channel n select for MPWM0 ADC trigger5 operation</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG4</name>
              <description>ADC channel n select for MPWM0 ADC trigger4 operation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG3</name>
              <description>ADC channel n select for MPWM0 ADC trigger3 operation</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG2</name>
              <description>ADC channel n select for MPWM0 ADC trigger2 operation</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG1</name>
              <description>ADC channel n select for MPWM0 ADC trigger1 operation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- TRG1: ADC Trigger 1 Channel Register -->
        <register>
          <name>TRG1</name>
          <description>ADC Trigger 1 Channel Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TRGnEN</name>
              <description>MP1TRGn enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>MP0TRG6</name>
              <description>ADC channel n select for MPWM1 ADC trigger6 operation</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG5</name>
              <description>ADC channel n select for MPWM1 ADC trigger5 operation</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG4</name>
              <description>ADC channel n select for MPWM1 ADC trigger4 operation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG3</name>
              <description>ADC channel n select for MPWM1 ADC trigger3 operation</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG2</name>
              <description>ADC channel n select for MPWM1 ADC trigger2 operation</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>MP0TRG1</name>
              <description>ADC channel n select for MPWM1 ADC trigger1 operation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- TRG2: ADC Trigger 1 Channel Register -->
        <register>
          <name>TRG2</name>
          <description>ADC Trigger 2 Channel Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EXTCH</name>
              <description>ADC channel n select for external trigger operation</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>T1CH</name>
              <description>ADC channel n select for timer1 trigger operation</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>T0CH</name>
              <description>ADC channel n select for timer0 trigger operation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BCSR: ADC Trigger 1 Channel Register -->
        <register>
          <name>BCSR</name>
          <description>ADC Burst Mode Channel select</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BST8CH</name>
              <description>8th burst mode coversion channel selection</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST7CH</name>
              <description>7th burst mode coversion channel selection</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST6CH</name>
              <description>6th burst mode coversion channel selection</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST5CH</name>
              <description>5th burst mode coversion channel selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST4CH</name>
              <description>4th burst mode coversion channel selection</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST3CH</name>
              <description>3rd burst mode coversion channel selection</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST2CH</name>
              <description>2nd burst mode coversion channel selection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>BST1CH</name>
              <description>1st burst mode coversion channel selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CR2: ADCn Control Register 2 -->
        <register>
          <name>CR2</name>
          <description>ADCn Control Register 2</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ASTOP</name>
              <description>ADC Stop</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>START</name>
              <description>ADC conversion start</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- SR: ADCn Status Register -->
        <register>
          <name>SR</name>
          <description>ADCn Status Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MPWM1TRG</name>
              <description>MPWM1TRG</description>
              <bitOffset>24</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>MPWM0TRG</name>
              <description>MPWM0TRG</description>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>ADCH</name>
              <description>ADC channel bits of present operation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>TRG</name>
              <description>Trigger event status</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BSTAT</name>
              <description>Burst mode operation count status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ADEND</name>
              <description>ADC End Flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ABUSY</name>
              <description>ADC conversion busy flag</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DOVRUN</name>
              <description>DMA overrun flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAIRQ</name>
              <description>DMA received/transfer is done</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIRQ</name>
              <description>ADC Trigger interrupt flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BIRQ</name>
              <description>ADC burst interrupt flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CIRQ</name>
              <description>ADC continuous interrupt flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIRQ</name>
              <description>ADC single interrupt flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>Interrupt Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>DIEN</name>
              <description>DMA done interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TIEN</name>
              <description>ADC Trigger conversion intterupt enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BIEN</name>
              <description>ADC burst conversion interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CIEN</name>
              <description>ADC continus conversion interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIEN</name>
              <description>ADC single conversion intterupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DDR: ADC 0/1/2 DMA Data Register -->
        <register>
          <name>DDR</name>
          <description>ADC 0/1/2 DMA Data Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ADDMAR</name>
              <description>ADC conversion result data</description>
              <bitOffset>4</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>ADMACH</name>
              <description>ADC data channel indicator</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CCR: ADC Channel Compare Control Register -->
        <register>
          <name>CCR</name>
          <description>ADC Channel Compare Control Register</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>COMPOUT</name>
              <description>ADC compare operation enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LTE</name>
              <description>compare direction(greater/less)</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CCH</name>
              <description>compare channel select</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>CVAL</name>
              <description>compare value</description>
              <bitOffset>4</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- ADC1 -->
    <peripheral derivedFrom="AD0">
      <name>AD1</name>
      <baseAddress>0x4000B100</baseAddress>
      <interrupt>
        <name>ADC1</name>
        <value>44</value>
      </interrupt>
    </peripheral>
    <!-- ADC2 -->
    <peripheral derivedFrom="AD0">
      <name>AD2</name>
      <baseAddress>0x4000B200</baseAddress>
      <interrupt>
        <name>ADC2</name>
        <value>45</value>
      </interrupt>
    </peripheral>
    <!-- AFE -->
    <peripheral>
      <name>AFE</name>
      <version>1.0</version>
      <description>ANALOG FRONT END</description>
      <groupName>AFE</groupName>
      <baseAddress>0x4000B300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>COMP0</name>
        <value>46</value>
      </interrupt>
      <interrupt>
        <name>COMP1</name>
        <value>47</value>
      </interrupt>
      <interrupt>
        <name>COMP2</name>
        <value>48</value>
      </interrupt>
      <interrupt>
        <name>COMP3</name>
        <value>49</value>
      </interrupt>
      <registers>
        <!-- OPA0CR: OPAMP 0 Control Registers -->
        <register>
          <name>OPA0CR</name>
          <description>OPAMP 0 Control Registers</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>OPAEN</name>
              <description>OPAMP enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GAIN</name>
              <description>OPAMP Gain select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OPA1CR: OPAMP 1 Control Registers -->
        <register>
          <name>OPA1CR</name>
          <description>OPAMP 1 Control Registers</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>OPAEN</name>
              <description>OPAMP enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GAIN</name>
              <description>OPAMP Gain select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OPA2CR: OPAMP 2 Control Registers -->
        <register>
          <name>OPA2CR</name>
          <description>OPAMP 2 Control Registers</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>OPAEN</name>
              <description>OPAMP enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GAIN</name>
              <description>OPAMP Gain select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- OPA3CR: OPAMP 3 Control Registers -->
        <register>
          <name>OPA3CR</name>
          <description>OPAMP 3 Control Registers</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>OPAEN</name>
              <description>OPAMP enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GAIN</name>
              <description>OPAMP Gain select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMP0CR: Comparator 0 Control Register -->
        <register>
          <name>CMP0CR</name>
          <description>Comparator 0 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CMPEN</name>
              <description>Comparator enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CINSEL</name>
              <description>Comparator input select</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>REFSEL</name>
              <description>Comparator reference selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMP1CR: Comparator 1 Control Register -->
        <register>
          <name>CMP1CR</name>
          <description>Comparator 1 Control Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CMPEN</name>
              <description>Comparator enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CINSEL</name>
              <description>Comparator input select</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>REFSEL</name>
              <description>Comparator reference selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMP2CR: Comparator 2 Control Register -->
        <register>
          <name>CMP2CR</name>
          <description>Comparator 2 Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CMPEN</name>
              <description>Comparator enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CINSEL</name>
              <description>Comparator input select</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>REFSEL</name>
              <description>Comparator reference selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMP3CR: Comparator 3 Control Register -->
        <register>
          <name>CMP3CR</name>
          <description>Comparator 3 Control Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CMPEN</name>
              <description>Comparator enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CINSEL</name>
              <description>Comparator input select</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>REFSEL</name>
              <description>Comparator reference selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- CMPDBR: Comparator de-bounce Register -->
        <register>
          <name>CMPDBR</name>
          <description>Comparator de-bounce Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DBNCTB</name>
              <description>Debounce time base counter</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>C3DBNC</name>
              <description>Debouce shift selection</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field derivedFrom="C3DBNC">
              <name>C2DBNC</name>
              <bitOffset>8</bitOffset>
            </field>
            <field derivedFrom="C3DBNC">
              <name>C1DBNC</name>
              <bitOffset>4</bitOffset>
            </field>
            <field derivedFrom="C3DBNC">
              <name>C0DBNC</name>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
        </register>
        <!-- CMPICR: Comparator Interrupt Control Register -->
        <register>
          <name>CMPICR</name>
          <description>Comparator Interrupt Control Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>PPOL3</name>
              <description>Comparator outs for PWM invert selection</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field derivedFrom="PPOL3">
              <name>PPOL2</name>
              <bitOffset>14</bitOffset>
            </field>
            <field derivedFrom="PPOL3">
              <name>PPOL1</name>
              <bitOffset>13</bitOffset>
            </field>
            <field derivedFrom="PPOL3">
              <name>PPOL0</name>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>IPOL3</name>
              <description>Comparator outs low/high IRQ selection</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field derivedFrom="IPOL3">
              <name>IPOL2</name>
              <bitOffset>10</bitOffset>
            </field>
            <field derivedFrom="IPOL3">
              <name>IPOL1</name>
              <bitOffset>9</bitOffset>
            </field>
            <field derivedFrom="IPOL3">
              <name>IPOL0</name>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>C3IMOD</name>
              <description>Comparator interrupt mode selection</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field derivedFrom="C3IMOD">
              <name>C2IMOD</name>
              <bitOffset>4</bitOffset>
            </field>
            <field derivedFrom="C3IMOD">
              <name>C1IMOD</name>
              <bitOffset>2</bitOffset>
            </field>
            <field derivedFrom="C3IMOD">
              <name>C0IMOD</name>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
        </register>
        <!-- CMPIER: Comparator Interrupt Enable Register -->
        <register>
          <name>CMPIER</name>
          <description>Comparator Interrupt Enable Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>CMP3IE</name>
              <description>Comparator Interrupt enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field derivedFrom="CMP3IE">
              <name>CMP2IE</name>
              <bitOffset>2</bitOffset>
            </field>
            <field derivedFrom="CMP3IE">
              <name>CMP1IE</name>
              <bitOffset>1</bitOffset>
            </field>
            <field derivedFrom="CMP3IE">
              <name>CMP0IE</name>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
        </register>
        <!-- CMPSR: Comparator Status Register -->
        <register>
          <name>CMPSR</name>
          <description>Comparator Status Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>C3RAW</name>
              <description>Comparator raw output before debounce</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field derivedFrom="C3RAW">
              <name>C2RAW</name>
              <bitOffset>14</bitOffset>
            </field>
            <field derivedFrom="C3RAW">
              <name>C1RAW</name>
              <bitOffset>13</bitOffset>
            </field>
            <field derivedFrom="C3RAW">
              <name>C0RAW</name>
              <bitOffset>12</bitOffset>
            </field>
            <field>
              <name>C3OUT</name>
              <description>Comparator raw output after debounce</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field derivedFrom="C3OUT">
              <name>C2OUT</name>
              <bitOffset>10</bitOffset>
            </field>
            <field derivedFrom="C3OUT">
              <name>C1OUT</name>
              <bitOffset>9</bitOffset>
            </field>
            <field derivedFrom="C3OUT">
              <name>C0OUT</name>
              <bitOffset>8</bitOffset>
            </field>
            <field>
              <name>C3IRQ</name>
              <description>Comparator interrupt flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field derivedFrom="C3IRQ">
              <name>C2IRQ</name>
              <bitOffset>2</bitOffset>
            </field>
            <field derivedFrom="C3IRQ">
              <name>C1IRQ</name>
              <bitOffset>1</bitOffset>
            </field>
            <field derivedFrom="C3IRQ">
              <name>C0IRQ</name>
              <bitOffset>0</bitOffset>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>