<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/insts/macromem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/arm/insts/macromem.hh</h1><a href="macromem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Stephen Hines</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __ARCH_ARM_MACROMEM_HH__</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_MACROMEM_HH__</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="keyword">namespace </span>ArmISA
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>
<a name="l00052"></a><a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">00052</a> <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(int32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00053"></a>00053 {
<a name="l00054"></a>00054     uint32_t ones = 0;
<a name="l00055"></a>00055     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++ )
<a name="l00056"></a>00056     {
<a name="l00057"></a>00057         <span class="keywordflow">if</span> ( val &amp; (1&lt;&lt;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) )
<a name="l00058"></a>00058             ones++;
<a name="l00059"></a>00059     }
<a name="l00060"></a>00060     <span class="keywordflow">return</span> ones;
<a name="l00061"></a>00061 }
<a name="l00062"></a>00062 
<a name="l00066"></a><a class="code" href="classArmISA_1_1MicroOp.html">00066</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations.">PredOp</a>
<a name="l00067"></a>00067 {
<a name="l00068"></a>00068   <span class="keyword">protected</span>:
<a name="l00069"></a><a class="code" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">00069</a>     <a class="code" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">MicroOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass)
<a name="l00070"></a>00070             : <a class="code" href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations.">PredOp</a>(mnem, machInst, __opClass)
<a name="l00071"></a>00071     {
<a name="l00072"></a>00072     }
<a name="l00073"></a>00073 
<a name="l00074"></a>00074   <span class="keyword">public</span>:
<a name="l00075"></a>00075     <span class="keywordtype">void</span>
<a name="l00076"></a><a class="code" href="classArmISA_1_1MicroOp.html#aa5d283f36f8b81c994c953a932d590b9">00076</a>     <a class="code" href="classArmISA_1_1MicroOp.html#aa5d283f36f8b81c994c953a932d590b9">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const</span>
<a name="l00077"></a>00077 <span class="keyword">    </span>{
<a name="l00078"></a>00078         <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47" title="Flag values for this instruction.">flags</a>[IsLastMicroop]) {
<a name="l00079"></a>00079             pcState.uEnd();
<a name="l00080"></a>00080         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47" title="Flag values for this instruction.">flags</a>[IsMicroop]) {
<a name="l00081"></a>00081             pcState.uAdvance();
<a name="l00082"></a>00082         } <span class="keywordflow">else</span> {
<a name="l00083"></a>00083             pcState.advance();
<a name="l00084"></a>00084         }
<a name="l00085"></a>00085     }
<a name="l00086"></a>00086 };
<a name="l00087"></a>00087 
<a name="l00088"></a><a class="code" href="classArmISA_1_1MicroOpX.html">00088</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>
<a name="l00089"></a>00089 {
<a name="l00090"></a>00090   <span class="keyword">protected</span>:
<a name="l00091"></a><a class="code" href="classArmISA_1_1MicroOpX.html#a100a8874e374690116f1628050960bfd">00091</a>     <a class="code" href="classArmISA_1_1MicroOpX.html#a100a8874e374690116f1628050960bfd">MicroOpX</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass)
<a name="l00092"></a>00092             : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, machInst, __opClass)
<a name="l00093"></a>00093     {}
<a name="l00094"></a>00094 
<a name="l00095"></a>00095   <span class="keyword">public</span>:
<a name="l00096"></a>00096     <span class="keywordtype">void</span>
<a name="l00097"></a><a class="code" href="classArmISA_1_1MicroOpX.html#a8da269fc9eb465648101c1fc9ac7cb12">00097</a>     <a class="code" href="classArmISA_1_1MicroOpX.html#a8da269fc9eb465648101c1fc9ac7cb12">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const</span>
<a name="l00098"></a>00098 <span class="keyword">    </span>{
<a name="l00099"></a>00099         <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47" title="Flag values for this instruction.">flags</a>[IsLastMicroop]) {
<a name="l00100"></a>00100             pcState.uEnd();
<a name="l00101"></a>00101         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47" title="Flag values for this instruction.">flags</a>[IsMicroop]) {
<a name="l00102"></a>00102             pcState.uAdvance();
<a name="l00103"></a>00103         } <span class="keywordflow">else</span> {
<a name="l00104"></a>00104             pcState.advance();
<a name="l00105"></a>00105         }
<a name="l00106"></a>00106     }
<a name="l00107"></a>00107 };
<a name="l00108"></a>00108 
<a name="l00112"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html">00112</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMemOp.html" title="Microops for Neon loads/stores.">MicroNeonMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114   <span class="keyword">protected</span>:
<a name="l00115"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">00115</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2f768884913eb9c45473c6368ff9e310">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ura</a>;
<a name="l00116"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">00116</a>     uint32_t <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">imm</a>;
<a name="l00117"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">00117</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">memAccessFlags</a>;
<a name="l00118"></a>00118 
<a name="l00119"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">00119</a>     <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">MicroNeonMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00120"></a>00120                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, uint32_t _imm)
<a name="l00121"></a>00121             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00122"></a>00122               <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2f768884913eb9c45473c6368ff9e310">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">imm</a>(_imm),
<a name="l00123"></a>00123               <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">memAccessFlags</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)
<a name="l00124"></a>00124     {
<a name="l00125"></a>00125     }
<a name="l00126"></a>00126 };
<a name="l00127"></a>00127 
<a name="l00131"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html">00131</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00132"></a>00132 {
<a name="l00133"></a>00133   <span class="keyword">protected</span>:
<a name="l00134"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">00134</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#ad1f011d397954d3c20f27e0ef8ceca4d">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">op1</a>;
<a name="l00135"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">00135</a>     uint32_t <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">step</a>;
<a name="l00136"></a>00136 
<a name="l00137"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">00137</a>     <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">MicroNeonMixOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00138"></a>00138                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1, uint32_t _step)
<a name="l00139"></a>00139             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00140"></a>00140               <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#ad1f011d397954d3c20f27e0ef8ceca4d">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">op1</a>(_op1), <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">step</a>(_step)
<a name="l00141"></a>00141     {
<a name="l00142"></a>00142     }
<a name="l00143"></a>00143 };
<a name="l00144"></a>00144 
<a name="l00145"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html">00145</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html">MicroNeonMixLaneOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a>
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147   <span class="keyword">protected</span>:
<a name="l00148"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">00148</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">lane</a>;
<a name="l00149"></a>00149 
<a name="l00150"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">00150</a>     <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">MicroNeonMixLaneOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>,
<a name="l00151"></a>00151                        OpClass __opClass, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1,
<a name="l00152"></a>00152                        uint32_t _step, <span class="keywordtype">unsigned</span> _lane)
<a name="l00153"></a>00153             : <a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a>(mnem, machInst, __opClass, _dest, _op1, _step),
<a name="l00154"></a>00154               <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">lane</a>(_lane)
<a name="l00155"></a>00155     {
<a name="l00156"></a>00156     }
<a name="l00157"></a>00157 };
<a name="l00158"></a>00158 
<a name="l00162"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html">00162</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html" title="Microops for AArch64 NEON load/store (de)interleaving.">MicroNeonMixOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00163"></a>00163 {
<a name="l00164"></a>00164   <span class="keyword">protected</span>:
<a name="l00165"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">00165</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#af6b064bd2078c9b91bf0305becc2d0e9">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">op1</a>;
<a name="l00166"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">00166</a>     uint8_t <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a53d8d2a9c7060d63c914e54189f6c60a">eSize</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a22e97396011a11bd3c34adf9b1fd5b59">dataSize</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a3bb65c890ea1bd0cd3ba375d21ab24d7">numStructElems</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#ae802ae708e422886694e8c7700251b60">numRegs</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">step</a>;
<a name="l00167"></a>00167 
<a name="l00168"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a30a23672d2cdbcf2f66191c256733b13">00168</a>     <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a30a23672d2cdbcf2f66191c256733b13">MicroNeonMixOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00169"></a>00169                      <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1, uint8_t _eSize,
<a name="l00170"></a>00170                      uint8_t _dataSize, uint8_t _numStructElems,
<a name="l00171"></a>00171                      uint8_t _numRegs, uint8_t _step)
<a name="l00172"></a>00172         : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass), <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#af6b064bd2078c9b91bf0305becc2d0e9">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a4222e81e44e4b9af904161865452e86a">op1</a>(_op1),
<a name="l00173"></a>00173           <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a53d8d2a9c7060d63c914e54189f6c60a">eSize</a>(_eSize), <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a22e97396011a11bd3c34adf9b1fd5b59">dataSize</a>(_dataSize), <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a3bb65c890ea1bd0cd3ba375d21ab24d7">numStructElems</a>(_numStructElems),
<a name="l00174"></a>00174           <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#ae802ae708e422886694e8c7700251b60">numRegs</a>(_numRegs), <a class="code" href="classArmISA_1_1MicroNeonMixOp64.html#a7d2afc67768faa7c12b4f8dd8ded7b74">step</a>(_step)
<a name="l00175"></a>00175     {
<a name="l00176"></a>00176     }
<a name="l00177"></a>00177 };
<a name="l00178"></a>00178 
<a name="l00179"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html">00179</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html">MicroNeonMixLaneOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00180"></a>00180 {
<a name="l00181"></a>00181   <span class="keyword">protected</span>:
<a name="l00182"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">00182</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8e8907d3ad95136529fc2afd6a239515">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">op1</a>;
<a name="l00183"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">00183</a>     uint8_t <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a156af399fdf03692943d5ac28f13ef0e">eSize</a>, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a54b233c576b3c3842d22e621e5eacbac">dataSize</a>, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ae422a68342ec5d20d1a080b045efcd60">numStructElems</a>, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a67c37fd252a84a86ce301dd62891c480">lane</a>, <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">step</a>;
<a name="l00184"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">00184</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">replicate</a>;
<a name="l00185"></a>00185 
<a name="l00186"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8de7c1c8efead776da7b6dc94a3e985e">00186</a>     <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8de7c1c8efead776da7b6dc94a3e985e">MicroNeonMixLaneOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>,
<a name="l00187"></a>00187                          OpClass __opClass, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1,
<a name="l00188"></a>00188                          uint8_t _eSize, uint8_t _dataSize,
<a name="l00189"></a>00189                          uint8_t _numStructElems, uint8_t _lane, uint8_t _step,
<a name="l00190"></a>00190                          <span class="keywordtype">bool</span> _replicate = <span class="keyword">false</span>)
<a name="l00191"></a>00191         : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8e8907d3ad95136529fc2afd6a239515">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a8b4319b768172329b38ab49c00f2c412">op1</a>(_op1),
<a name="l00192"></a>00192           <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a156af399fdf03692943d5ac28f13ef0e">eSize</a>(_eSize), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a54b233c576b3c3842d22e621e5eacbac">dataSize</a>(_dataSize), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ae422a68342ec5d20d1a080b045efcd60">numStructElems</a>(_numStructElems),
<a name="l00193"></a>00193           <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a67c37fd252a84a86ce301dd62891c480">lane</a>(_lane), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ac749e02c6229c42c08f61cef3ca3f1f9">step</a>(_step), <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp64.html#a1941bfcdc58b99d2edf96b8f3b1b9f59">replicate</a>(_replicate)
<a name="l00194"></a>00194     {
<a name="l00195"></a>00195     }
<a name="l00196"></a>00196 };
<a name="l00197"></a>00197 
<a name="l00201"></a><a class="code" href="classArmISA_1_1VldMultOp64.html">00201</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldMultOp64.html" title="Base classes for microcoded AArch64 NEON memory instructions.">VldMultOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203   <span class="keyword">protected</span>:
<a name="l00204"></a><a class="code" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">00204</a>     uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a5e62493dc61acedcffe709d7293f6e2e">eSize</a>, <a class="code" href="classArmISA_1_1VldMultOp64.html#a43f905a70fb35cc4661f866f8bef3fc9">dataSize</a>, <a class="code" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">numStructElems</a>, <a class="code" href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">numRegs</a>;
<a name="l00205"></a><a class="code" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">00205</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">wb</a>;
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <a class="code" href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e">VldMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00208"></a>00208                 <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a5e62493dc61acedcffe709d7293f6e2e">eSize</a>,
<a name="l00209"></a>00209                 uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a43f905a70fb35cc4661f866f8bef3fc9">dataSize</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">numRegs</a>,
<a name="l00210"></a>00210                 <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">wb</a>);
<a name="l00211"></a>00211 };
<a name="l00212"></a>00212 
<a name="l00213"></a><a class="code" href="classArmISA_1_1VstMultOp64.html">00213</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstMultOp64.html">VstMultOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215   <span class="keyword">protected</span>:
<a name="l00216"></a><a class="code" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">00216</a>     uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#af68b3cfc1df80bd3b15afc3652c1cfd0">eSize</a>, <a class="code" href="classArmISA_1_1VstMultOp64.html#a0b1293a2fddb32ffd8b420e8dbcd163d">dataSize</a>, <a class="code" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">numStructElems</a>, <a class="code" href="classArmISA_1_1VstMultOp64.html#a9ae6391684c46669815463c6e48b8837">numRegs</a>;
<a name="l00217"></a><a class="code" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">00217</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">wb</a>;
<a name="l00218"></a>00218 
<a name="l00219"></a>00219     <a class="code" href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf">VstMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00220"></a>00220                 <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#af68b3cfc1df80bd3b15afc3652c1cfd0">eSize</a>,
<a name="l00221"></a>00221                 uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#a0b1293a2fddb32ffd8b420e8dbcd163d">dataSize</a>, uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#a9ae6391684c46669815463c6e48b8837">numRegs</a>,
<a name="l00222"></a>00222                 <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">wb</a>);
<a name="l00223"></a>00223 };
<a name="l00224"></a>00224 
<a name="l00225"></a><a class="code" href="classArmISA_1_1VldSingleOp64.html">00225</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldSingleOp64.html">VldSingleOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227   <span class="keyword">protected</span>:
<a name="l00228"></a><a class="code" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">00228</a>     uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#ac4e596f44869d0efcda76385a565a215">eSize</a>, <a class="code" href="classArmISA_1_1VldSingleOp64.html#a0f0a986b4b3b9d8e333d2e599dd14cb5">dataSize</a>, <a class="code" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">numStructElems</a>, <a class="code" href="classArmISA_1_1VldSingleOp64.html#a6f7c29a0baa88eaa5696c01e8fc531a4">index</a>;
<a name="l00229"></a><a class="code" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">00229</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">wb</a>, <a class="code" href="classArmISA_1_1VldSingleOp64.html#a80cd065d1ef832534faba7ce5e578ef2">replicate</a>;
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     <a class="code" href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5">VldSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00232"></a>00232                   <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#ac4e596f44869d0efcda76385a565a215">eSize</a>,
<a name="l00233"></a>00233                   uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#a0f0a986b4b3b9d8e333d2e599dd14cb5">dataSize</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#a6f7c29a0baa88eaa5696c01e8fc531a4">index</a>,
<a name="l00234"></a>00234                   <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">wb</a>, <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#a80cd065d1ef832534faba7ce5e578ef2">replicate</a> = <span class="keyword">false</span>);
<a name="l00235"></a>00235 };
<a name="l00236"></a>00236 
<a name="l00237"></a><a class="code" href="classArmISA_1_1VstSingleOp64.html">00237</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstSingleOp64.html">VstSingleOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239   <span class="keyword">protected</span>:
<a name="l00240"></a><a class="code" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">00240</a>     uint8_t <a class="code" href="classArmISA_1_1VstSingleOp64.html#acd303ebe108653b39c958de3c3d4f239">eSize</a>, <a class="code" href="classArmISA_1_1VstSingleOp64.html#a8debeac0364d047c5f7d9780c3208c25">dataSize</a>, <a class="code" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">numStructElems</a>, <a class="code" href="classArmISA_1_1VstSingleOp64.html#ad3330a8297a9b6fdfd2762ea99dc058b">index</a>;
<a name="l00241"></a><a class="code" href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">00241</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">wb</a>, <a class="code" href="classArmISA_1_1VstSingleOp64.html#a754775ef5cfebb43a669946f1baf6d80">replicate</a>;
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     <a class="code" href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d">VstSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00244"></a>00244                   <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VstSingleOp64.html#acd303ebe108653b39c958de3c3d4f239">eSize</a>,
<a name="l00245"></a>00245                   uint8_t <a class="code" href="classArmISA_1_1VstSingleOp64.html#a8debeac0364d047c5f7d9780c3208c25">dataSize</a>, uint8_t <a class="code" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VstSingleOp64.html#ad3330a8297a9b6fdfd2762ea99dc058b">index</a>,
<a name="l00246"></a>00246                   <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstSingleOp64.html#a21dbf40733a286bc56cde66a20624c5c">wb</a>, <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstSingleOp64.html#a754775ef5cfebb43a669946f1baf6d80">replicate</a> = <span class="keyword">false</span>);
<a name="l00247"></a>00247 };
<a name="l00248"></a>00248 
<a name="l00254"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html">00254</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html" title="Microops of the form PC = IntRegA CPSR = IntRegB.">MicroSetPCCPSR</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keyword">protected</span>:
<a name="l00257"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">00257</a>     <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ura</a>, <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">urb</a>, <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">urc</a>;
<a name="l00258"></a>00258 
<a name="l00259"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">00259</a>     <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">MicroSetPCCPSR</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00260"></a>00260                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _ura, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urb, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urc)
<a name="l00261"></a>00261         : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00262"></a>00262           <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">urc</a>(_urc)
<a name="l00263"></a>00263     {
<a name="l00264"></a>00264     }
<a name="l00265"></a>00265 
<a name="l00266"></a>00266     std::string <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00267"></a>00267 };
<a name="l00268"></a>00268 
<a name="l00272"></a><a class="code" href="classArmISA_1_1MicroIntMov.html">00272</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntMov.html" title="Microops of the form IntRegA = IntRegB.">MicroIntMov</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00273"></a>00273 {
<a name="l00274"></a>00274   <span class="keyword">protected</span>:
<a name="l00275"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">00275</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>, <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>;
<a name="l00276"></a>00276 
<a name="l00277"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">00277</a>     <a class="code" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">MicroIntMov</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00278"></a>00278                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb)
<a name="l00279"></a>00279             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00280"></a>00280               <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>(_urb)
<a name="l00281"></a>00281     {
<a name="l00282"></a>00282     }
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     std::string <a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00285"></a>00285 };
<a name="l00286"></a>00286 
<a name="l00290"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html">00290</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00291"></a>00291 {
<a name="l00292"></a>00292   <span class="keyword">protected</span>:
<a name="l00293"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">00293</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>;
<a name="l00294"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">00294</a>     int32_t <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">imm</a>;
<a name="l00295"></a>00295 
<a name="l00296"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#a3b1989e9676dfbdcbbfb74e808880731">00296</a>     <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a3b1989e9676dfbdcbbfb74e808880731">MicroIntImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00297"></a>00297                   <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, int32_t _imm)
<a name="l00298"></a>00298             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00299"></a>00299               <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">imm</a>(_imm)
<a name="l00300"></a>00300     {
<a name="l00301"></a>00301     }
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     std::string <a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00304"></a>00304 };
<a name="l00305"></a>00305 
<a name="l00306"></a><a class="code" href="classArmISA_1_1MicroIntImmXOp.html">00306</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntImmXOp.html">MicroIntImmXOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a>
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308   <span class="keyword">protected</span>:
<a name="l00309"></a><a class="code" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">00309</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a7273f9e6cb4f4ba18b0cdf612bbfc825">ura</a>, <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">urb</a>;
<a name="l00310"></a><a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">00310</a>     int64_t <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">imm</a>;
<a name="l00311"></a>00311 
<a name="l00312"></a><a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a790fe2675a2b1d33e48be6b802fc5bca">00312</a>     <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a790fe2675a2b1d33e48be6b802fc5bca">MicroIntImmXOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00313"></a>00313                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, int64_t _imm)
<a name="l00314"></a>00314             : <a class="code" href="classArmISA_1_1MicroOpX.html">MicroOpX</a>(mnem, machInst, __opClass),
<a name="l00315"></a>00315               <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a7273f9e6cb4f4ba18b0cdf612bbfc825">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">imm</a>(_imm)
<a name="l00316"></a>00316     {
<a name="l00317"></a>00317     }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319     std::string <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#aa29ac26eab26a0df694b8c7df4acdfa4" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00320"></a>00320 };
<a name="l00321"></a>00321 
<a name="l00325"></a><a class="code" href="classArmISA_1_1MicroIntOp.html">00325</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntOp.html" title="Microops of the form IntRegA = IntRegB op IntRegC.">MicroIntOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327   <span class="keyword">protected</span>:
<a name="l00328"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">00328</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>, <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>, <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>;
<a name="l00329"></a>00329 
<a name="l00330"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">00330</a>     <a class="code" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">MicroIntOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00331"></a>00331                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urc)
<a name="l00332"></a>00332             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00333"></a>00333               <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>(_urc)
<a name="l00334"></a>00334     {
<a name="l00335"></a>00335     }
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     std::string <a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00338"></a>00338 };
<a name="l00339"></a>00339 
<a name="l00340"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html">00340</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntRegXOp.html">MicroIntRegXOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00341"></a>00341 {
<a name="l00342"></a>00342   <span class="keyword">protected</span>:
<a name="l00343"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">00343</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a444d5265da3174624d52d65573539682">ura</a>, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a038997f990feb841d27409a7f0552c8b">urb</a>, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">urc</a>;
<a name="l00344"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">00344</a>     <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">type</a>;
<a name="l00345"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">00345</a>     uint32_t <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">shiftAmt</a>;
<a name="l00346"></a>00346 
<a name="l00347"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a6d4702c70d2d785ab32ccadb8746e6f2">00347</a>     <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a6d4702c70d2d785ab32ccadb8746e6f2">MicroIntRegXOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00348"></a>00348                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urc,
<a name="l00349"></a>00349                    <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> _type, uint32_t _shiftAmt)
<a name="l00350"></a>00350             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00351"></a>00351               <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a444d5265da3174624d52d65573539682">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a038997f990feb841d27409a7f0552c8b">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">urc</a>(_urc),
<a name="l00352"></a>00352               <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">type</a>(_type), <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">shiftAmt</a>(_shiftAmt)
<a name="l00353"></a>00353     {
<a name="l00354"></a>00354     }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356     std::string <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#ab578fa9a07434a1ba820dba976571739" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00357"></a>00357 };
<a name="l00358"></a>00358 
<a name="l00362"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html">00362</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntRegOp.html" title="Microops of the form IntRegA = IntRegB op shifted IntRegC.">MicroIntRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364   <span class="keyword">protected</span>:
<a name="l00365"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">00365</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ura</a>, <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">urb</a>, <a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">urc</a>;
<a name="l00366"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">00366</a>     int32_t <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">shiftAmt</a>;
<a name="l00367"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">00367</a>     <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">shiftType</a>;
<a name="l00368"></a>00368 
<a name="l00369"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">00369</a>     <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">MicroIntRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00370"></a>00370                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urc,
<a name="l00371"></a>00371                int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType)
<a name="l00372"></a>00372             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00373"></a>00373               <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">urc</a>(_urc),
<a name="l00374"></a>00374               <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">shiftAmt</a>(_shiftAmt), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">shiftType</a>(_shiftType)
<a name="l00375"></a>00375     {
<a name="l00376"></a>00376     }
<a name="l00377"></a>00377 };
<a name="l00378"></a>00378 
<a name="l00382"></a><a class="code" href="classArmISA_1_1MicroMemOp.html">00382</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroMemOp.html" title="Memory microops which use IntReg + Imm addressing.">MicroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a>
<a name="l00383"></a>00383 {
<a name="l00384"></a>00384   <span class="keyword">protected</span>:
<a name="l00385"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">00385</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">up</a>;
<a name="l00386"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">00386</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">memAccessFlags</a>;
<a name="l00387"></a>00387 
<a name="l00388"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">00388</a>     <a class="code" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">MicroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00389"></a>00389                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <span class="keywordtype">bool</span> _up, uint8_t _imm)
<a name="l00390"></a>00390             : <a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a>(mnem, machInst, __opClass, _ura, _urb, _imm),
<a name="l00391"></a>00391               <a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">up</a>(_up), <a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">memAccessFlags</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne | <a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AlignWord)
<a name="l00392"></a>00392     {
<a name="l00393"></a>00393     }
<a name="l00394"></a>00394 
<a name="l00395"></a>00395     std::string <a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00396"></a>00396 };
<a name="l00397"></a>00397 
<a name="l00398"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html">00398</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroMemPairOp.html">MicroMemPairOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400   <span class="keyword">protected</span>:
<a name="l00401"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">00401</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a128b641682c692c87b534900f4920000">dest</a>, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a949297ca1a29dfafafab62716bc32432">dest2</a>, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">urb</a>;
<a name="l00402"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">00402</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">up</a>;
<a name="l00403"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">00403</a>     int32_t <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">imm</a>;
<a name="l00404"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">00404</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">memAccessFlags</a>;
<a name="l00405"></a>00405 
<a name="l00406"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#ab7ee03088db0a69f6e7236ba9902896c">00406</a>     <a class="code" href="classArmISA_1_1MicroMemPairOp.html#ab7ee03088db0a69f6e7236ba9902896c">MicroMemPairOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00407"></a>00407             <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dreg1, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dreg2, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _base,
<a name="l00408"></a>00408             <span class="keywordtype">bool</span> _up, uint8_t _imm)
<a name="l00409"></a>00409         : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00410"></a>00410         <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a128b641682c692c87b534900f4920000">dest</a>(_dreg1), <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a949297ca1a29dfafafab62716bc32432">dest2</a>(_dreg2), <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">urb</a>(_base), <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">up</a>(_up), <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">imm</a>(_imm),
<a name="l00411"></a>00411         <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a8e1a56d0e149fedca29768bc9eef9052">memAccessFlags</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne | <a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AlignWord)
<a name="l00412"></a>00412     {
<a name="l00413"></a>00413     }
<a name="l00414"></a>00414 
<a name="l00415"></a>00415     std::string <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aae6fd2b4898689980fa5a86ee3842336" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00416"></a>00416 };
<a name="l00417"></a>00417 
<a name="l00421"></a><a class="code" href="classArmISA_1_1MacroMemOp.html">00421</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroMemOp.html" title="Base class for microcoded integer memory instructions.">MacroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00422"></a>00422 {
<a name="l00423"></a>00423   <span class="keyword">protected</span>:
<a name="l00424"></a>00424     <a class="code" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">MacroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00425"></a>00425                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>,
<a name="l00426"></a>00426                <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t reglist);
<a name="l00427"></a>00427 };
<a name="l00428"></a>00428 
<a name="l00432"></a><a class="code" href="classArmISA_1_1PairMemOp.html">00432</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1PairMemOp.html" title="Base class for pair load/store instructions.">PairMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00433"></a>00433 {
<a name="l00434"></a>00434   <span class="keyword">public</span>:
<a name="l00435"></a><a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">00435</a>     <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> {
<a name="l00436"></a><a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">00436</a>         <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">AddrMd_Offset</a>,
<a name="l00437"></a><a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7">00437</a>         <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a5022dc23a05dbe57bdc4560d313322f7">AddrMd_PreIndex</a>,
<a name="l00438"></a><a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">00438</a>         <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">AddrMd_PostIndex</a>
<a name="l00439"></a>00439     };
<a name="l00440"></a>00440 
<a name="l00441"></a>00441   <span class="keyword">protected</span>:
<a name="l00442"></a>00442     <a class="code" href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">PairMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00443"></a>00443               uint32_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a56d5e501a666b1f5a3c76d7a7eb9ede3">fp</a>, <span class="keywordtype">bool</span> load, <span class="keywordtype">bool</span> noAlloc, <span class="keywordtype">bool</span> signExt,
<a name="l00444"></a>00444               <span class="keywordtype">bool</span> exclusive, <span class="keywordtype">bool</span> acrel, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,
<a name="l00445"></a>00445               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2);
<a name="l00446"></a>00446 };
<a name="l00447"></a>00447 
<a name="l00448"></a><a class="code" href="classArmISA_1_1BigFpMemImmOp.html">00448</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemImmOp.html">BigFpMemImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450   <span class="keyword">protected</span>:
<a name="l00451"></a>00451     <a class="code" href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">BigFpMemImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00452"></a>00452                   <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);
<a name="l00453"></a>00453 };
<a name="l00454"></a>00454 
<a name="l00455"></a><a class="code" href="classArmISA_1_1BigFpMemPostOp.html">00455</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemPostOp.html">BigFpMemPostOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457   <span class="keyword">protected</span>:
<a name="l00458"></a>00458     <a class="code" href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">BigFpMemPostOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00459"></a>00459                    <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);
<a name="l00460"></a>00460 };
<a name="l00461"></a>00461 
<a name="l00462"></a><a class="code" href="classArmISA_1_1BigFpMemPreOp.html">00462</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemPreOp.html">BigFpMemPreOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00463"></a>00463 {
<a name="l00464"></a>00464   <span class="keyword">protected</span>:
<a name="l00465"></a>00465     <a class="code" href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">BigFpMemPreOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00466"></a>00466                   <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);
<a name="l00467"></a>00467 };
<a name="l00468"></a>00468 
<a name="l00469"></a><a class="code" href="classArmISA_1_1BigFpMemRegOp.html">00469</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemRegOp.html">BigFpMemRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00470"></a>00470 {
<a name="l00471"></a>00471   <span class="keyword">protected</span>:
<a name="l00472"></a>00472     <a class="code" href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">BigFpMemRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00473"></a>00473                   <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>,
<a name="l00474"></a>00474                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>, <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);
<a name="l00475"></a>00475 };
<a name="l00476"></a>00476 
<a name="l00477"></a><a class="code" href="classArmISA_1_1BigFpMemLitOp.html">00477</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1BigFpMemLitOp.html">BigFpMemLitOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00478"></a>00478 {
<a name="l00479"></a>00479   <span class="keyword">protected</span>:
<a name="l00480"></a>00480     <a class="code" href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">BigFpMemLitOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00481"></a>00481                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);
<a name="l00482"></a>00482 };
<a name="l00483"></a>00483 
<a name="l00487"></a><a class="code" href="classArmISA_1_1VldMultOp.html">00487</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldMultOp.html" title="Base classes for microcoded integer memory instructions.">VldMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00488"></a>00488 {
<a name="l00489"></a>00489   <span class="keyword">protected</span>:
<a name="l00490"></a>00490     <a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00491"></a>00491               <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00492"></a>00492               <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);
<a name="l00493"></a>00493 };
<a name="l00494"></a>00494 
<a name="l00495"></a><a class="code" href="classArmISA_1_1VldSingleOp.html">00495</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00496"></a>00496 {
<a name="l00497"></a>00497   <span class="keyword">protected</span>:
<a name="l00498"></a>00498     <a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00499"></a>00499                 <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd,
<a name="l00500"></a>00500                 <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> inc, uint32_t size,
<a name="l00501"></a>00501                 uint32_t align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);
<a name="l00502"></a>00502 };
<a name="l00503"></a>00503 
<a name="l00507"></a><a class="code" href="classArmISA_1_1VstMultOp.html">00507</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstMultOp.html" title="Base class for microcoded integer memory instructions.">VstMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509   <span class="keyword">protected</span>:
<a name="l00510"></a>00510     <a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00511"></a>00511               <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00512"></a>00512               <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);
<a name="l00513"></a>00513 };
<a name="l00514"></a>00514 
<a name="l00515"></a><a class="code" href="classArmISA_1_1VstSingleOp.html">00515</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00516"></a>00516 {
<a name="l00517"></a>00517   <span class="keyword">protected</span>:
<a name="l00518"></a>00518     <a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00519"></a>00519                 <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd,
<a name="l00520"></a>00520                 <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> inc, uint32_t size,
<a name="l00521"></a>00521                 uint32_t align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);
<a name="l00522"></a>00522 };
<a name="l00523"></a>00523 
<a name="l00527"></a><a class="code" href="classArmISA_1_1MacroVFPMemOp.html">00527</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroVFPMemOp.html" title="Base class for microcoded floating point memory instructions.">MacroVFPMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00528"></a>00528 {
<a name="l00529"></a>00529   <span class="keyword">protected</span>:
<a name="l00530"></a>00530     <a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00531"></a>00531                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,
<a name="l00532"></a>00532                   <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>);
<a name="l00533"></a>00533 };
<a name="l00534"></a>00534 
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 
<a name="l00537"></a>00537 <span class="preprocessor">#endif //__ARCH_ARM_INSTS_MACROMEM_HH__</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
