{
    "cells": [
        {
            "attachments": {},
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "# Register abstraction\n",
                "\n",
                "The CoHDL standard library defines an abstraction layer that allows us to describe MMIO register devices as hierarchical structures of Python classes.\n",
                "\n",
                "These structures can be connected to interfaces such as AXI (Wishbone or Avalon should also be possible but are not implemented yet) or exported to a [SystemRDL](https://github.com/SystemRDL) file for documentation.\n"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 1,
            "metadata": {},
            "outputs": [],
            "source": [
                "# This codeblock defines an AxiBaseEntity. It connect AXI-lite signals\n",
                "# to a register map defined in the abstract method gen_addr_map.\n",
                "# \n",
                "# The examples below inherit from this Entity and overload gen_addr_map.\n",
                "#\n",
                "# The introduced library abstracts interface specific operations.\n",
                "# This means, that you could implement a WishboneBaseEntity or an AvalonBaseEntity\n",
                "# and reuse all examples unchanged.\n",
                "\n",
                "from __future__ import annotations\n",
                "\n",
                "import cohdl\n",
                "from cohdl import Port, Bit, BitVector, Signal, Unsigned, Null, Full\n",
                "from cohdl import std\n",
                "from cohdl.std.axi import axi4_light as axi\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "from typing import Annotated as Ann\n",
                "from typing import Self\n",
                "\n",
                "class AxiBaseEntity(cohdl.Entity):\n",
                "    clk = Port.input(Bit)\n",
                "    reset = Port.input(Bit)\n",
                "\n",
                "    axi_awaddr = Port.input(Unsigned[32])\n",
                "    axi_awprot = Port.input(Unsigned[3])\n",
                "    axi_awvalid = Port.input(Bit)\n",
                "    axi_awready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_wdata = Port.input(BitVector[32])\n",
                "    axi_wstrb = Port.input(BitVector[4])\n",
                "    axi_wvalid = Port.input(Bit)\n",
                "    axi_wready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_bresp = Port.output(BitVector[2], default=Null)\n",
                "    axi_bvalid = Port.output(Bit, default=Null)\n",
                "    axi_bready = Port.input(Bit)\n",
                "\n",
                "    axi_araddr = Port.input(Unsigned[32])\n",
                "    axi_arprot = Port.input(Unsigned[3])\n",
                "    axi_arvalid = Port.input(Bit)\n",
                "    axi_arready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_rdata = Port.output(BitVector[32], default=Null)\n",
                "    axi_rresp = Port.output(BitVector[2], default=Null)\n",
                "    axi_rvalid = Port.output(Bit, default=Null)\n",
                "    axi_rready = Port.input(Bit)\n",
                "\n",
                "    def architecture(self):\n",
                "        clk = std.Clock(self.clk)\n",
                "        reset = std.Reset(self.reset)\n",
                "\n",
                "        axi_con = axi.Axi4Light(\n",
                "            clk=clk,\n",
                "            reset=reset,\n",
                "            wraddr=axi.Axi4Light.WrAddr(\n",
                "                valid=self.axi_awvalid,\n",
                "                ready=self.axi_awready,\n",
                "                awaddr=self.axi_awaddr,\n",
                "                awprot=self.axi_awprot,\n",
                "            ),\n",
                "            wrdata=axi.Axi4Light.WrData(\n",
                "                valid=self.axi_wvalid,\n",
                "                ready=self.axi_wready,\n",
                "                wdata=self.axi_wdata,\n",
                "                wstrb=self.axi_wstrb,\n",
                "            ),\n",
                "            wrresp=axi.Axi4Light.WrResp(\n",
                "                valid=self.axi_bvalid,\n",
                "                ready=self.axi_bready,\n",
                "                bresp=self.axi_bresp,\n",
                "            ),\n",
                "            rdaddr=axi.Axi4Light.RdAddr(\n",
                "                valid=self.axi_arvalid,\n",
                "                ready=self.axi_arready,\n",
                "                araddr=self.axi_araddr,\n",
                "                arprot=self.axi_arprot,\n",
                "            ),\n",
                "            rddata=axi.Axi4Light.RdData(\n",
                "                valid=self.axi_rvalid,\n",
                "                ready=self.axi_rready,\n",
                "                rdata=self.axi_rdata,\n",
                "                rresp=self.axi_rresp,\n",
                "            ),\n",
                "        )\n",
                "\n",
                "        # connect the AXI signals to the address map\n",
                "        # defined in the exampled derived below\n",
                "        axi_con.connect_addr_map(self.gen_addr_map())\n",
                "    \n",
                "    def gen_addr_map(self) -> reg32.AddrMap:\n",
                "        # Inherit from AxiBaseEntity and override this method\n",
                "        # to define an address map to connect to the AXI interface.\n",
                "        raise NotImplementedError()"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## AddrMap and Memory\n",
                "\n",
                "Every register map consists of one class derived from `reg32.AddrMap`. The register layout is defined using type annotations.\n",
                "\n",
                "In the following example an `ExampleAddrMap`, containing two memory regions is defined. The magic method `_config_` is called each time the class is instantiated. It is used to configure additional parameters of the memories."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 2,
            "metadata": {},
            "outputs": [
                {
                    "name": "stdout",
                    "output_type": "stream",
                    "text": [
                        "library ieee;\n",
                        "use ieee.std_logic_1164.all;\n",
                        "use ieee.numeric_std.all;\n",
                        "\n",
                        "\n",
                        "entity ExampleEntity is\n",
                        "  port (\n",
                        "    clk : in std_logic;\n",
                        "    reset : in std_logic;\n",
                        "    axi_awaddr : in unsigned(31 downto 0);\n",
                        "    axi_awprot : in unsigned(2 downto 0);\n",
                        "    axi_awvalid : in std_logic;\n",
                        "    axi_awready : out std_logic;\n",
                        "    axi_wdata : in std_logic_vector(31 downto 0);\n",
                        "    axi_wstrb : in std_logic_vector(3 downto 0);\n",
                        "    axi_wvalid : in std_logic;\n",
                        "    axi_wready : out std_logic;\n",
                        "    axi_bresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_bvalid : out std_logic;\n",
                        "    axi_bready : in std_logic;\n",
                        "    axi_araddr : in unsigned(31 downto 0);\n",
                        "    axi_arprot : in unsigned(2 downto 0);\n",
                        "    axi_arvalid : in std_logic;\n",
                        "    axi_arready : out std_logic;\n",
                        "    axi_rdata : out std_logic_vector(31 downto 0);\n",
                        "    axi_rresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_rvalid : out std_logic;\n",
                        "    axi_rready : in std_logic\n",
                        "    );\n",
                        "end ExampleEntity;\n",
                        "\n",
                        "\n",
                        "architecture arch_ExampleEntity of ExampleEntity is\n",
                        "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
                        "  begin\n",
                        "    if inp then\n",
                        "      return('1');\n",
                        "    else\n",
                        "      return('0');\n",
                        "    end if;\n",
                        "  end function cohdl_bool_to_std_logic;\n",
                        "  signal buffer_axi_awready : std_logic := '0';\n",
                        "  signal buffer_axi_wready : std_logic := '0';\n",
                        "  signal buffer_axi_bresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_bvalid : std_logic := '0';\n",
                        "  signal buffer_axi_arready : std_logic := '0';\n",
                        "  signal buffer_axi_rdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
                        "  signal buffer_axi_rresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_rvalid : std_logic := '0';\n",
                        "  signal sig : std_logic := '0';\n",
                        "  signal addr : unsigned(12 downto 0);\n",
                        "  signal sig1 : unsigned(31 downto 0);\n",
                        "  type array_type is array(0 to 1023) of std_logic_vector(31 downto 0);\n",
                        "  signal bits : array_type := ( 0 => \"00000000000000000000000000000000\", 1 => \"00000000000000000000000000000001\", 2 => \"00000000000000000000000000000010\", 3 => \"00000000000000000000000000000011\", 4 => \"00000000000000000000000000000100\", 5 => \"00000000000000000000000000000101\", 6 => \"00000000000000000000000000000110\", 7 => \"00000000000000000000000000000111\", 8 => \"00000000000000000000000000001000\", 9 => \"00000000000000000000000000001001\", 10 => \"00000000000000000000000000001010\", 11 => \"00000000000000000000000000001011\", 12 => \"00000000000000000000000000001100\", 13 => \"00000000000000000000000000001101\", 14 => \"00000000000000000000000000001110\", 15 => \"00000000000000000000000000001111\", 16 => \"00000000000000000000000000010000\", 17 => \"00000000000000000000000000010001\", 18 => \"00000000000000000000000000010010\", 19 => \"00000000000000000000000000010011\", 20 => \"00000000000000000000000000010100\", 21 => \"00000000000000000000000000010101\", 22 => \"00000000000000000000000000010110\", 23 => \"00000000000000000000000000010111\", 24 => \"00000000000000000000000000011000\", 25 => \"00000000000000000000000000011001\", 26 => \"00000000000000000000000000011010\", 27 => \"00000000000000000000000000011011\", 28 => \"00000000000000000000000000011100\", 29 => \"00000000000000000000000000011101\", 30 => \"00000000000000000000000000011110\", 31 => \"00000000000000000000000000011111\", 32 => \"00000000000000000000000000100000\", 33 => \"00000000000000000000000000100001\", 34 => \"00000000000000000000000000100010\", 35 => \"00000000000000000000000000100011\", 36 => \"00000000000000000000000000100100\", 37 => \"00000000000000000000000000100101\", 38 => \"00000000000000000000000000100110\", 39 => \"00000000000000000000000000100111\", 40 => \"00000000000000000000000000101000\", 41 => \"00000000000000000000000000101001\", 42 => \"00000000000000000000000000101010\", 43 => \"00000000000000000000000000101011\", 44 => \"00000000000000000000000000101100\", 45 => \"00000000000000000000000000101101\", 46 => \"00000000000000000000000000101110\", 47 => \"00000000000000000000000000101111\", 48 => \"00000000000000000000000000110000\", 49 => \"00000000000000000000000000110001\", 50 => \"00000000000000000000000000110010\", 51 => \"00000000000000000000000000110011\", 52 => \"00000000000000000000000000110100\", 53 => \"00000000000000000000000000110101\", 54 => \"00000000000000000000000000110110\", 55 => \"00000000000000000000000000110111\", 56 => \"00000000000000000000000000111000\", 57 => \"00000000000000000000000000111001\", 58 => \"00000000000000000000000000111010\", 59 => \"00000000000000000000000000111011\", 60 => \"00000000000000000000000000111100\", 61 => \"00000000000000000000000000111101\", 62 => \"00000000000000000000000000111110\", 63 => \"00000000000000000000000000111111\", 64 => \"00000000000000000000000001000000\", 65 => \"00000000000000000000000001000001\", 66 => \"00000000000000000000000001000010\", 67 => \"00000000000000000000000001000011\", 68 => \"00000000000000000000000001000100\", 69 => \"00000000000000000000000001000101\", 70 => \"00000000000000000000000001000110\", 71 => \"00000000000000000000000001000111\", 72 => \"00000000000000000000000001001000\", 73 => \"00000000000000000000000001001001\", 74 => \"00000000000000000000000001001010\", 75 => \"00000000000000000000000001001011\", 76 => \"00000000000000000000000001001100\", 77 => \"00000000000000000000000001001101\", 78 => \"00000000000000000000000001001110\", 79 => \"00000000000000000000000001001111\", 80 => \"00000000000000000000000001010000\", 81 => \"00000000000000000000000001010001\", 82 => \"00000000000000000000000001010010\", 83 => \"00000000000000000000000001010011\", 84 => \"00000000000000000000000001010100\", 85 => \"00000000000000000000000001010101\", 86 => \"00000000000000000000000001010110\", 87 => \"00000000000000000000000001010111\", 88 => \"00000000000000000000000001011000\", 89 => \"00000000000000000000000001011001\", 90 => \"00000000000000000000000001011010\", 91 => \"00000000000000000000000001011011\", 92 => \"00000000000000000000000001011100\", 93 => \"00000000000000000000000001011101\", 94 => \"00000000000000000000000001011110\", 95 => \"00000000000000000000000001011111\", 96 => \"00000000000000000000000001100000\", 97 => \"00000000000000000000000001100001\", 98 => \"00000000000000000000000001100010\", 99 => \"00000000000000000000000001100011\", 100 => \"00000000000000000000000001100100\", 101 => \"00000000000000000000000001100101\", 102 => \"00000000000000000000000001100110\", 103 => \"00000000000000000000000001100111\", 104 => \"00000000000000000000000001101000\", 105 => \"00000000000000000000000001101001\", 106 => \"00000000000000000000000001101010\", 107 => \"00000000000000000000000001101011\", 108 => \"00000000000000000000000001101100\", 109 => \"00000000000000000000000001101101\", 110 => \"00000000000000000000000001101110\", 111 => \"00000000000000000000000001101111\", 112 => \"00000000000000000000000001110000\", 113 => \"00000000000000000000000001110001\", 114 => \"00000000000000000000000001110010\", 115 => \"00000000000000000000000001110011\", 116 => \"00000000000000000000000001110100\", 117 => \"00000000000000000000000001110101\", 118 => \"00000000000000000000000001110110\", 119 => \"00000000000000000000000001110111\", 120 => \"00000000000000000000000001111000\", 121 => \"00000000000000000000000001111001\", 122 => \"00000000000000000000000001111010\", 123 => \"00000000000000000000000001111011\", 124 => \"00000000000000000000000001111100\", 125 => \"00000000000000000000000001111101\", 126 => \"00000000000000000000000001111110\", 127 => \"00000000000000000000000001111111\", 128 => \"00000000000000000000000010000000\", 129 => \"00000000000000000000000010000001\", 130 => \"00000000000000000000000010000010\", 131 => \"00000000000000000000000010000011\", 132 => \"00000000000000000000000010000100\", 133 => \"00000000000000000000000010000101\", 134 => \"00000000000000000000000010000110\", 135 => \"00000000000000000000000010000111\", 136 => \"00000000000000000000000010001000\", 137 => \"00000000000000000000000010001001\", 138 => \"00000000000000000000000010001010\", 139 => \"00000000000000000000000010001011\", 140 => \"00000000000000000000000010001100\", 141 => \"00000000000000000000000010001101\", 142 => \"00000000000000000000000010001110\", 143 => \"00000000000000000000000010001111\", 144 => \"00000000000000000000000010010000\", 145 => \"00000000000000000000000010010001\", 146 => \"00000000000000000000000010010010\", 147 => \"00000000000000000000000010010011\", 148 => \"00000000000000000000000010010100\", 149 => \"00000000000000000000000010010101\", 150 => \"00000000000000000000000010010110\", 151 => \"00000000000000000000000010010111\", 152 => \"00000000000000000000000010011000\", 153 => \"00000000000000000000000010011001\", 154 => \"00000000000000000000000010011010\", 155 => \"00000000000000000000000010011011\", 156 => \"00000000000000000000000010011100\", 157 => \"00000000000000000000000010011101\", 158 => \"00000000000000000000000010011110\", 159 => \"00000000000000000000000010011111\", 160 => \"00000000000000000000000010100000\", 161 => \"00000000000000000000000010100001\", 162 => \"00000000000000000000000010100010\", 163 => \"00000000000000000000000010100011\", 164 => \"00000000000000000000000010100100\", 165 => \"00000000000000000000000010100101\", 166 => \"00000000000000000000000010100110\", 167 => \"00000000000000000000000010100111\", 168 => \"00000000000000000000000010101000\", 169 => \"00000000000000000000000010101001\", 170 => \"00000000000000000000000010101010\", 171 => \"00000000000000000000000010101011\", 172 => \"00000000000000000000000010101100\", 173 => \"00000000000000000000000010101101\", 174 => \"00000000000000000000000010101110\", 175 => \"00000000000000000000000010101111\", 176 => \"00000000000000000000000010110000\", 177 => \"00000000000000000000000010110001\", 178 => \"00000000000000000000000010110010\", 179 => \"00000000000000000000000010110011\", 180 => \"00000000000000000000000010110100\", 181 => \"00000000000000000000000010110101\", 182 => \"00000000000000000000000010110110\", 183 => \"00000000000000000000000010110111\", 184 => \"00000000000000000000000010111000\", 185 => \"00000000000000000000000010111001\", 186 => \"00000000000000000000000010111010\", 187 => \"00000000000000000000000010111011\", 188 => \"00000000000000000000000010111100\", 189 => \"00000000000000000000000010111101\", 190 => \"00000000000000000000000010111110\", 191 => \"00000000000000000000000010111111\", 192 => \"00000000000000000000000011000000\", 193 => \"00000000000000000000000011000001\", 194 => \"00000000000000000000000011000010\", 195 => \"00000000000000000000000011000011\", 196 => \"00000000000000000000000011000100\", 197 => \"00000000000000000000000011000101\", 198 => \"00000000000000000000000011000110\", 199 => \"00000000000000000000000011000111\", 200 => \"00000000000000000000000011001000\", 201 => \"00000000000000000000000011001001\", 202 => \"00000000000000000000000011001010\", 203 => \"00000000000000000000000011001011\", 204 => \"00000000000000000000000011001100\", 205 => \"00000000000000000000000011001101\", 206 => \"00000000000000000000000011001110\", 207 => \"00000000000000000000000011001111\", 208 => \"00000000000000000000000011010000\", 209 => \"00000000000000000000000011010001\", 210 => \"00000000000000000000000011010010\", 211 => \"00000000000000000000000011010011\", 212 => \"00000000000000000000000011010100\", 213 => \"00000000000000000000000011010101\", 214 => \"00000000000000000000000011010110\", 215 => \"00000000000000000000000011010111\", 216 => \"00000000000000000000000011011000\", 217 => \"00000000000000000000000011011001\", 218 => \"00000000000000000000000011011010\", 219 => \"00000000000000000000000011011011\", 220 => \"00000000000000000000000011011100\", 221 => \"00000000000000000000000011011101\", 222 => \"00000000000000000000000011011110\", 223 => \"00000000000000000000000011011111\", 224 => \"00000000000000000000000011100000\", 225 => \"00000000000000000000000011100001\", 226 => \"00000000000000000000000011100010\", 227 => \"00000000000000000000000011100011\", 228 => \"00000000000000000000000011100100\", 229 => \"00000000000000000000000011100101\", 230 => \"00000000000000000000000011100110\", 231 => \"00000000000000000000000011100111\", 232 => \"00000000000000000000000011101000\", 233 => \"00000000000000000000000011101001\", 234 => \"00000000000000000000000011101010\", 235 => \"00000000000000000000000011101011\", 236 => \"00000000000000000000000011101100\", 237 => \"00000000000000000000000011101101\", 238 => \"00000000000000000000000011101110\", 239 => \"00000000000000000000000011101111\", 240 => \"00000000000000000000000011110000\", 241 => \"00000000000000000000000011110001\", 242 => \"00000000000000000000000011110010\", 243 => \"00000000000000000000000011110011\", 244 => \"00000000000000000000000011110100\", 245 => \"00000000000000000000000011110101\", 246 => \"00000000000000000000000011110110\", 247 => \"00000000000000000000000011110111\", 248 => \"00000000000000000000000011111000\", 249 => \"00000000000000000000000011111001\", 250 => \"00000000000000000000000011111010\", 251 => \"00000000000000000000000011111011\", 252 => \"00000000000000000000000011111100\", 253 => \"00000000000000000000000011111101\", 254 => \"00000000000000000000000011111110\", 255 => \"00000000000000000000000011111111\", 256 => \"00000000000000000000000100000000\", 257 => \"00000000000000000000000100000001\", 258 => \"00000000000000000000000100000010\", 259 => \"00000000000000000000000100000011\", 260 => \"00000000000000000000000100000100\", 261 => \"00000000000000000000000100000101\", 262 => \"00000000000000000000000100000110\", 263 => \"00000000000000000000000100000111\", 264 => \"00000000000000000000000100001000\", 265 => \"00000000000000000000000100001001\", 266 => \"00000000000000000000000100001010\", 267 => \"00000000000000000000000100001011\", 268 => \"00000000000000000000000100001100\", 269 => \"00000000000000000000000100001101\", 270 => \"00000000000000000000000100001110\", 271 => \"00000000000000000000000100001111\", 272 => \"00000000000000000000000100010000\", 273 => \"00000000000000000000000100010001\", 274 => \"00000000000000000000000100010010\", 275 => \"00000000000000000000000100010011\", 276 => \"00000000000000000000000100010100\", 277 => \"00000000000000000000000100010101\", 278 => \"00000000000000000000000100010110\", 279 => \"00000000000000000000000100010111\", 280 => \"00000000000000000000000100011000\", 281 => \"00000000000000000000000100011001\", 282 => \"00000000000000000000000100011010\", 283 => \"00000000000000000000000100011011\", 284 => \"00000000000000000000000100011100\", 285 => \"00000000000000000000000100011101\", 286 => \"00000000000000000000000100011110\", 287 => \"00000000000000000000000100011111\", 288 => \"00000000000000000000000100100000\", 289 => \"00000000000000000000000100100001\", 290 => \"00000000000000000000000100100010\", 291 => \"00000000000000000000000100100011\", 292 => \"00000000000000000000000100100100\", 293 => \"00000000000000000000000100100101\", 294 => \"00000000000000000000000100100110\", 295 => \"00000000000000000000000100100111\", 296 => \"00000000000000000000000100101000\", 297 => \"00000000000000000000000100101001\", 298 => \"00000000000000000000000100101010\", 299 => \"00000000000000000000000100101011\", 300 => \"00000000000000000000000100101100\", 301 => \"00000000000000000000000100101101\", 302 => \"00000000000000000000000100101110\", 303 => \"00000000000000000000000100101111\", 304 => \"00000000000000000000000100110000\", 305 => \"00000000000000000000000100110001\", 306 => \"00000000000000000000000100110010\", 307 => \"00000000000000000000000100110011\", 308 => \"00000000000000000000000100110100\", 309 => \"00000000000000000000000100110101\", 310 => \"00000000000000000000000100110110\", 311 => \"00000000000000000000000100110111\", 312 => \"00000000000000000000000100111000\", 313 => \"00000000000000000000000100111001\", 314 => \"00000000000000000000000100111010\", 315 => \"00000000000000000000000100111011\", 316 => \"00000000000000000000000100111100\", 317 => \"00000000000000000000000100111101\", 318 => \"00000000000000000000000100111110\", 319 => \"00000000000000000000000100111111\", 320 => \"00000000000000000000000101000000\", 321 => \"00000000000000000000000101000001\", 322 => \"00000000000000000000000101000010\", 323 => \"00000000000000000000000101000011\", 324 => \"00000000000000000000000101000100\", 325 => \"00000000000000000000000101000101\", 326 => \"00000000000000000000000101000110\", 327 => \"00000000000000000000000101000111\", 328 => \"00000000000000000000000101001000\", 329 => \"00000000000000000000000101001001\", 330 => \"00000000000000000000000101001010\", 331 => \"00000000000000000000000101001011\", 332 => \"00000000000000000000000101001100\", 333 => \"00000000000000000000000101001101\", 334 => \"00000000000000000000000101001110\", 335 => \"00000000000000000000000101001111\", 336 => \"00000000000000000000000101010000\", 337 => \"00000000000000000000000101010001\", 338 => \"00000000000000000000000101010010\", 339 => \"00000000000000000000000101010011\", 340 => \"00000000000000000000000101010100\", 341 => \"00000000000000000000000101010101\", 342 => \"00000000000000000000000101010110\", 343 => \"00000000000000000000000101010111\", 344 => \"00000000000000000000000101011000\", 345 => \"00000000000000000000000101011001\", 346 => \"00000000000000000000000101011010\", 347 => \"00000000000000000000000101011011\", 348 => \"00000000000000000000000101011100\", 349 => \"00000000000000000000000101011101\", 350 => \"00000000000000000000000101011110\", 351 => \"00000000000000000000000101011111\", 352 => \"00000000000000000000000101100000\", 353 => \"00000000000000000000000101100001\", 354 => \"00000000000000000000000101100010\", 355 => \"00000000000000000000000101100011\", 356 => \"00000000000000000000000101100100\", 357 => \"00000000000000000000000101100101\", 358 => \"00000000000000000000000101100110\", 359 => \"00000000000000000000000101100111\", 360 => \"00000000000000000000000101101000\", 361 => \"00000000000000000000000101101001\", 362 => \"00000000000000000000000101101010\", 363 => \"00000000000000000000000101101011\", 364 => \"00000000000000000000000101101100\", 365 => \"00000000000000000000000101101101\", 366 => \"00000000000000000000000101101110\", 367 => \"00000000000000000000000101101111\", 368 => \"00000000000000000000000101110000\", 369 => \"00000000000000000000000101110001\", 370 => \"00000000000000000000000101110010\", 371 => \"00000000000000000000000101110011\", 372 => \"00000000000000000000000101110100\", 373 => \"00000000000000000000000101110101\", 374 => \"00000000000000000000000101110110\", 375 => \"00000000000000000000000101110111\", 376 => \"00000000000000000000000101111000\", 377 => \"00000000000000000000000101111001\", 378 => \"00000000000000000000000101111010\", 379 => \"00000000000000000000000101111011\", 380 => \"00000000000000000000000101111100\", 381 => \"00000000000000000000000101111101\", 382 => \"00000000000000000000000101111110\", 383 => \"00000000000000000000000101111111\", 384 => \"00000000000000000000000110000000\", 385 => \"00000000000000000000000110000001\", 386 => \"00000000000000000000000110000010\", 387 => \"00000000000000000000000110000011\", 388 => \"00000000000000000000000110000100\", 389 => \"00000000000000000000000110000101\", 390 => \"00000000000000000000000110000110\", 391 => \"00000000000000000000000110000111\", 392 => \"00000000000000000000000110001000\", 393 => \"00000000000000000000000110001001\", 394 => \"00000000000000000000000110001010\", 395 => \"00000000000000000000000110001011\", 396 => \"00000000000000000000000110001100\", 397 => \"00000000000000000000000110001101\", 398 => \"00000000000000000000000110001110\", 399 => \"00000000000000000000000110001111\", 400 => \"00000000000000000000000110010000\", 401 => \"00000000000000000000000110010001\", 402 => \"00000000000000000000000110010010\", 403 => \"00000000000000000000000110010011\", 404 => \"00000000000000000000000110010100\", 405 => \"00000000000000000000000110010101\", 406 => \"00000000000000000000000110010110\", 407 => \"00000000000000000000000110010111\", 408 => \"00000000000000000000000110011000\", 409 => \"00000000000000000000000110011001\", 410 => \"00000000000000000000000110011010\", 411 => \"00000000000000000000000110011011\", 412 => \"00000000000000000000000110011100\", 413 => \"00000000000000000000000110011101\", 414 => \"00000000000000000000000110011110\", 415 => \"00000000000000000000000110011111\", 416 => \"00000000000000000000000110100000\", 417 => \"00000000000000000000000110100001\", 418 => \"00000000000000000000000110100010\", 419 => \"00000000000000000000000110100011\", 420 => \"00000000000000000000000110100100\", 421 => \"00000000000000000000000110100101\", 422 => \"00000000000000000000000110100110\", 423 => \"00000000000000000000000110100111\", 424 => \"00000000000000000000000110101000\", 425 => \"00000000000000000000000110101001\", 426 => \"00000000000000000000000110101010\", 427 => \"00000000000000000000000110101011\", 428 => \"00000000000000000000000110101100\", 429 => \"00000000000000000000000110101101\", 430 => \"00000000000000000000000110101110\", 431 => \"00000000000000000000000110101111\", 432 => \"00000000000000000000000110110000\", 433 => \"00000000000000000000000110110001\", 434 => \"00000000000000000000000110110010\", 435 => \"00000000000000000000000110110011\", 436 => \"00000000000000000000000110110100\", 437 => \"00000000000000000000000110110101\", 438 => \"00000000000000000000000110110110\", 439 => \"00000000000000000000000110110111\", 440 => \"00000000000000000000000110111000\", 441 => \"00000000000000000000000110111001\", 442 => \"00000000000000000000000110111010\", 443 => \"00000000000000000000000110111011\", 444 => \"00000000000000000000000110111100\", 445 => \"00000000000000000000000110111101\", 446 => \"00000000000000000000000110111110\", 447 => \"00000000000000000000000110111111\", 448 => \"00000000000000000000000111000000\", 449 => \"00000000000000000000000111000001\", 450 => \"00000000000000000000000111000010\", 451 => \"00000000000000000000000111000011\", 452 => \"00000000000000000000000111000100\", 453 => \"00000000000000000000000111000101\", 454 => \"00000000000000000000000111000110\", 455 => \"00000000000000000000000111000111\", 456 => \"00000000000000000000000111001000\", 457 => \"00000000000000000000000111001001\", 458 => \"00000000000000000000000111001010\", 459 => \"00000000000000000000000111001011\", 460 => \"00000000000000000000000111001100\", 461 => \"00000000000000000000000111001101\", 462 => \"00000000000000000000000111001110\", 463 => \"00000000000000000000000111001111\", 464 => \"00000000000000000000000111010000\", 465 => \"00000000000000000000000111010001\", 466 => \"00000000000000000000000111010010\", 467 => \"00000000000000000000000111010011\", 468 => \"00000000000000000000000111010100\", 469 => \"00000000000000000000000111010101\", 470 => \"00000000000000000000000111010110\", 471 => \"00000000000000000000000111010111\", 472 => \"00000000000000000000000111011000\", 473 => \"00000000000000000000000111011001\", 474 => \"00000000000000000000000111011010\", 475 => \"00000000000000000000000111011011\", 476 => \"00000000000000000000000111011100\", 477 => \"00000000000000000000000111011101\", 478 => \"00000000000000000000000111011110\", 479 => \"00000000000000000000000111011111\", 480 => \"00000000000000000000000111100000\", 481 => \"00000000000000000000000111100001\", 482 => \"00000000000000000000000111100010\", 483 => \"00000000000000000000000111100011\", 484 => \"00000000000000000000000111100100\", 485 => \"00000000000000000000000111100101\", 486 => \"00000000000000000000000111100110\", 487 => \"00000000000000000000000111100111\", 488 => \"00000000000000000000000111101000\", 489 => \"00000000000000000000000111101001\", 490 => \"00000000000000000000000111101010\", 491 => \"00000000000000000000000111101011\", 492 => \"00000000000000000000000111101100\", 493 => \"00000000000000000000000111101101\", 494 => \"00000000000000000000000111101110\", 495 => \"00000000000000000000000111101111\", 496 => \"00000000000000000000000111110000\", 497 => \"00000000000000000000000111110001\", 498 => \"00000000000000000000000111110010\", 499 => \"00000000000000000000000111110011\", 500 => \"00000000000000000000000111110100\", 501 => \"00000000000000000000000111110101\", 502 => \"00000000000000000000000111110110\", 503 => \"00000000000000000000000111110111\", 504 => \"00000000000000000000000111111000\", 505 => \"00000000000000000000000111111001\", 506 => \"00000000000000000000000111111010\", 507 => \"00000000000000000000000111111011\", 508 => \"00000000000000000000000111111100\", 509 => \"00000000000000000000000111111101\", 510 => \"00000000000000000000000111111110\", 511 => \"00000000000000000000000111111111\", 512 => \"00000000000000000000001000000000\", 513 => \"00000000000000000000001000000001\", 514 => \"00000000000000000000001000000010\", 515 => \"00000000000000000000001000000011\", 516 => \"00000000000000000000001000000100\", 517 => \"00000000000000000000001000000101\", 518 => \"00000000000000000000001000000110\", 519 => \"00000000000000000000001000000111\", 520 => \"00000000000000000000001000001000\", 521 => \"00000000000000000000001000001001\", 522 => \"00000000000000000000001000001010\", 523 => \"00000000000000000000001000001011\", 524 => \"00000000000000000000001000001100\", 525 => \"00000000000000000000001000001101\", 526 => \"00000000000000000000001000001110\", 527 => \"00000000000000000000001000001111\", 528 => \"00000000000000000000001000010000\", 529 => \"00000000000000000000001000010001\", 530 => \"00000000000000000000001000010010\", 531 => \"00000000000000000000001000010011\", 532 => \"00000000000000000000001000010100\", 533 => \"00000000000000000000001000010101\", 534 => \"00000000000000000000001000010110\", 535 => \"00000000000000000000001000010111\", 536 => \"00000000000000000000001000011000\", 537 => \"00000000000000000000001000011001\", 538 => \"00000000000000000000001000011010\", 539 => \"00000000000000000000001000011011\", 540 => \"00000000000000000000001000011100\", 541 => \"00000000000000000000001000011101\", 542 => \"00000000000000000000001000011110\", 543 => \"00000000000000000000001000011111\", 544 => \"00000000000000000000001000100000\", 545 => \"00000000000000000000001000100001\", 546 => \"00000000000000000000001000100010\", 547 => \"00000000000000000000001000100011\", 548 => \"00000000000000000000001000100100\", 549 => \"00000000000000000000001000100101\", 550 => \"00000000000000000000001000100110\", 551 => \"00000000000000000000001000100111\", 552 => \"00000000000000000000001000101000\", 553 => \"00000000000000000000001000101001\", 554 => \"00000000000000000000001000101010\", 555 => \"00000000000000000000001000101011\", 556 => \"00000000000000000000001000101100\", 557 => \"00000000000000000000001000101101\", 558 => \"00000000000000000000001000101110\", 559 => \"00000000000000000000001000101111\", 560 => \"00000000000000000000001000110000\", 561 => \"00000000000000000000001000110001\", 562 => \"00000000000000000000001000110010\", 563 => \"00000000000000000000001000110011\", 564 => \"00000000000000000000001000110100\", 565 => \"00000000000000000000001000110101\", 566 => \"00000000000000000000001000110110\", 567 => \"00000000000000000000001000110111\", 568 => \"00000000000000000000001000111000\", 569 => \"00000000000000000000001000111001\", 570 => \"00000000000000000000001000111010\", 571 => \"00000000000000000000001000111011\", 572 => \"00000000000000000000001000111100\", 573 => \"00000000000000000000001000111101\", 574 => \"00000000000000000000001000111110\", 575 => \"00000000000000000000001000111111\", 576 => \"00000000000000000000001001000000\", 577 => \"00000000000000000000001001000001\", 578 => \"00000000000000000000001001000010\", 579 => \"00000000000000000000001001000011\", 580 => \"00000000000000000000001001000100\", 581 => \"00000000000000000000001001000101\", 582 => \"00000000000000000000001001000110\", 583 => \"00000000000000000000001001000111\", 584 => \"00000000000000000000001001001000\", 585 => \"00000000000000000000001001001001\", 586 => \"00000000000000000000001001001010\", 587 => \"00000000000000000000001001001011\", 588 => \"00000000000000000000001001001100\", 589 => \"00000000000000000000001001001101\", 590 => \"00000000000000000000001001001110\", 591 => \"00000000000000000000001001001111\", 592 => \"00000000000000000000001001010000\", 593 => \"00000000000000000000001001010001\", 594 => \"00000000000000000000001001010010\", 595 => \"00000000000000000000001001010011\", 596 => \"00000000000000000000001001010100\", 597 => \"00000000000000000000001001010101\", 598 => \"00000000000000000000001001010110\", 599 => \"00000000000000000000001001010111\", 600 => \"00000000000000000000001001011000\", 601 => \"00000000000000000000001001011001\", 602 => \"00000000000000000000001001011010\", 603 => \"00000000000000000000001001011011\", 604 => \"00000000000000000000001001011100\", 605 => \"00000000000000000000001001011101\", 606 => \"00000000000000000000001001011110\", 607 => \"00000000000000000000001001011111\", 608 => \"00000000000000000000001001100000\", 609 => \"00000000000000000000001001100001\", 610 => \"00000000000000000000001001100010\", 611 => \"00000000000000000000001001100011\", 612 => \"00000000000000000000001001100100\", 613 => \"00000000000000000000001001100101\", 614 => \"00000000000000000000001001100110\", 615 => \"00000000000000000000001001100111\", 616 => \"00000000000000000000001001101000\", 617 => \"00000000000000000000001001101001\", 618 => \"00000000000000000000001001101010\", 619 => \"00000000000000000000001001101011\", 620 => \"00000000000000000000001001101100\", 621 => \"00000000000000000000001001101101\", 622 => \"00000000000000000000001001101110\", 623 => \"00000000000000000000001001101111\", 624 => \"00000000000000000000001001110000\", 625 => \"00000000000000000000001001110001\", 626 => \"00000000000000000000001001110010\", 627 => \"00000000000000000000001001110011\", 628 => \"00000000000000000000001001110100\", 629 => \"00000000000000000000001001110101\", 630 => \"00000000000000000000001001110110\", 631 => \"00000000000000000000001001110111\", 632 => \"00000000000000000000001001111000\", 633 => \"00000000000000000000001001111001\", 634 => \"00000000000000000000001001111010\", 635 => \"00000000000000000000001001111011\", 636 => \"00000000000000000000001001111100\", 637 => \"00000000000000000000001001111101\", 638 => \"00000000000000000000001001111110\", 639 => \"00000000000000000000001001111111\", 640 => \"00000000000000000000001010000000\", 641 => \"00000000000000000000001010000001\", 642 => \"00000000000000000000001010000010\", 643 => \"00000000000000000000001010000011\", 644 => \"00000000000000000000001010000100\", 645 => \"00000000000000000000001010000101\", 646 => \"00000000000000000000001010000110\", 647 => \"00000000000000000000001010000111\", 648 => \"00000000000000000000001010001000\", 649 => \"00000000000000000000001010001001\", 650 => \"00000000000000000000001010001010\", 651 => \"00000000000000000000001010001011\", 652 => \"00000000000000000000001010001100\", 653 => \"00000000000000000000001010001101\", 654 => \"00000000000000000000001010001110\", 655 => \"00000000000000000000001010001111\", 656 => \"00000000000000000000001010010000\", 657 => \"00000000000000000000001010010001\", 658 => \"00000000000000000000001010010010\", 659 => \"00000000000000000000001010010011\", 660 => \"00000000000000000000001010010100\", 661 => \"00000000000000000000001010010101\", 662 => \"00000000000000000000001010010110\", 663 => \"00000000000000000000001010010111\", 664 => \"00000000000000000000001010011000\", 665 => \"00000000000000000000001010011001\", 666 => \"00000000000000000000001010011010\", 667 => \"00000000000000000000001010011011\", 668 => \"00000000000000000000001010011100\", 669 => \"00000000000000000000001010011101\", 670 => \"00000000000000000000001010011110\", 671 => \"00000000000000000000001010011111\", 672 => \"00000000000000000000001010100000\", 673 => \"00000000000000000000001010100001\", 674 => \"00000000000000000000001010100010\", 675 => \"00000000000000000000001010100011\", 676 => \"00000000000000000000001010100100\", 677 => \"00000000000000000000001010100101\", 678 => \"00000000000000000000001010100110\", 679 => \"00000000000000000000001010100111\", 680 => \"00000000000000000000001010101000\", 681 => \"00000000000000000000001010101001\", 682 => \"00000000000000000000001010101010\", 683 => \"00000000000000000000001010101011\", 684 => \"00000000000000000000001010101100\", 685 => \"00000000000000000000001010101101\", 686 => \"00000000000000000000001010101110\", 687 => \"00000000000000000000001010101111\", 688 => \"00000000000000000000001010110000\", 689 => \"00000000000000000000001010110001\", 690 => \"00000000000000000000001010110010\", 691 => \"00000000000000000000001010110011\", 692 => \"00000000000000000000001010110100\", 693 => \"00000000000000000000001010110101\", 694 => \"00000000000000000000001010110110\", 695 => \"00000000000000000000001010110111\", 696 => \"00000000000000000000001010111000\", 697 => \"00000000000000000000001010111001\", 698 => \"00000000000000000000001010111010\", 699 => \"00000000000000000000001010111011\", 700 => \"00000000000000000000001010111100\", 701 => \"00000000000000000000001010111101\", 702 => \"00000000000000000000001010111110\", 703 => \"00000000000000000000001010111111\", 704 => \"00000000000000000000001011000000\", 705 => \"00000000000000000000001011000001\", 706 => \"00000000000000000000001011000010\", 707 => \"00000000000000000000001011000011\", 708 => \"00000000000000000000001011000100\", 709 => \"00000000000000000000001011000101\", 710 => \"00000000000000000000001011000110\", 711 => \"00000000000000000000001011000111\", 712 => \"00000000000000000000001011001000\", 713 => \"00000000000000000000001011001001\", 714 => \"00000000000000000000001011001010\", 715 => \"00000000000000000000001011001011\", 716 => \"00000000000000000000001011001100\", 717 => \"00000000000000000000001011001101\", 718 => \"00000000000000000000001011001110\", 719 => \"00000000000000000000001011001111\", 720 => \"00000000000000000000001011010000\", 721 => \"00000000000000000000001011010001\", 722 => \"00000000000000000000001011010010\", 723 => \"00000000000000000000001011010011\", 724 => \"00000000000000000000001011010100\", 725 => \"00000000000000000000001011010101\", 726 => \"00000000000000000000001011010110\", 727 => \"00000000000000000000001011010111\", 728 => \"00000000000000000000001011011000\", 729 => \"00000000000000000000001011011001\", 730 => \"00000000000000000000001011011010\", 731 => \"00000000000000000000001011011011\", 732 => \"00000000000000000000001011011100\", 733 => \"00000000000000000000001011011101\", 734 => \"00000000000000000000001011011110\", 735 => \"00000000000000000000001011011111\", 736 => \"00000000000000000000001011100000\", 737 => \"00000000000000000000001011100001\", 738 => \"00000000000000000000001011100010\", 739 => \"00000000000000000000001011100011\", 740 => \"00000000000000000000001011100100\", 741 => \"00000000000000000000001011100101\", 742 => \"00000000000000000000001011100110\", 743 => \"00000000000000000000001011100111\", 744 => \"00000000000000000000001011101000\", 745 => \"00000000000000000000001011101001\", 746 => \"00000000000000000000001011101010\", 747 => \"00000000000000000000001011101011\", 748 => \"00000000000000000000001011101100\", 749 => \"00000000000000000000001011101101\", 750 => \"00000000000000000000001011101110\", 751 => \"00000000000000000000001011101111\", 752 => \"00000000000000000000001011110000\", 753 => \"00000000000000000000001011110001\", 754 => \"00000000000000000000001011110010\", 755 => \"00000000000000000000001011110011\", 756 => \"00000000000000000000001011110100\", 757 => \"00000000000000000000001011110101\", 758 => \"00000000000000000000001011110110\", 759 => \"00000000000000000000001011110111\", 760 => \"00000000000000000000001011111000\", 761 => \"00000000000000000000001011111001\", 762 => \"00000000000000000000001011111010\", 763 => \"00000000000000000000001011111011\", 764 => \"00000000000000000000001011111100\", 765 => \"00000000000000000000001011111101\", 766 => \"00000000000000000000001011111110\", 767 => \"00000000000000000000001011111111\", 768 => \"00000000000000000000001100000000\", 769 => \"00000000000000000000001100000001\", 770 => \"00000000000000000000001100000010\", 771 => \"00000000000000000000001100000011\", 772 => \"00000000000000000000001100000100\", 773 => \"00000000000000000000001100000101\", 774 => \"00000000000000000000001100000110\", 775 => \"00000000000000000000001100000111\", 776 => \"00000000000000000000001100001000\", 777 => \"00000000000000000000001100001001\", 778 => \"00000000000000000000001100001010\", 779 => \"00000000000000000000001100001011\", 780 => \"00000000000000000000001100001100\", 781 => \"00000000000000000000001100001101\", 782 => \"00000000000000000000001100001110\", 783 => \"00000000000000000000001100001111\", 784 => \"00000000000000000000001100010000\", 785 => \"00000000000000000000001100010001\", 786 => \"00000000000000000000001100010010\", 787 => \"00000000000000000000001100010011\", 788 => \"00000000000000000000001100010100\", 789 => \"00000000000000000000001100010101\", 790 => \"00000000000000000000001100010110\", 791 => \"00000000000000000000001100010111\", 792 => \"00000000000000000000001100011000\", 793 => \"00000000000000000000001100011001\", 794 => \"00000000000000000000001100011010\", 795 => \"00000000000000000000001100011011\", 796 => \"00000000000000000000001100011100\", 797 => \"00000000000000000000001100011101\", 798 => \"00000000000000000000001100011110\", 799 => \"00000000000000000000001100011111\", 800 => \"00000000000000000000001100100000\", 801 => \"00000000000000000000001100100001\", 802 => \"00000000000000000000001100100010\", 803 => \"00000000000000000000001100100011\", 804 => \"00000000000000000000001100100100\", 805 => \"00000000000000000000001100100101\", 806 => \"00000000000000000000001100100110\", 807 => \"00000000000000000000001100100111\", 808 => \"00000000000000000000001100101000\", 809 => \"00000000000000000000001100101001\", 810 => \"00000000000000000000001100101010\", 811 => \"00000000000000000000001100101011\", 812 => \"00000000000000000000001100101100\", 813 => \"00000000000000000000001100101101\", 814 => \"00000000000000000000001100101110\", 815 => \"00000000000000000000001100101111\", 816 => \"00000000000000000000001100110000\", 817 => \"00000000000000000000001100110001\", 818 => \"00000000000000000000001100110010\", 819 => \"00000000000000000000001100110011\", 820 => \"00000000000000000000001100110100\", 821 => \"00000000000000000000001100110101\", 822 => \"00000000000000000000001100110110\", 823 => \"00000000000000000000001100110111\", 824 => \"00000000000000000000001100111000\", 825 => \"00000000000000000000001100111001\", 826 => \"00000000000000000000001100111010\", 827 => \"00000000000000000000001100111011\", 828 => \"00000000000000000000001100111100\", 829 => \"00000000000000000000001100111101\", 830 => \"00000000000000000000001100111110\", 831 => \"00000000000000000000001100111111\", 832 => \"00000000000000000000001101000000\", 833 => \"00000000000000000000001101000001\", 834 => \"00000000000000000000001101000010\", 835 => \"00000000000000000000001101000011\", 836 => \"00000000000000000000001101000100\", 837 => \"00000000000000000000001101000101\", 838 => \"00000000000000000000001101000110\", 839 => \"00000000000000000000001101000111\", 840 => \"00000000000000000000001101001000\", 841 => \"00000000000000000000001101001001\", 842 => \"00000000000000000000001101001010\", 843 => \"00000000000000000000001101001011\", 844 => \"00000000000000000000001101001100\", 845 => \"00000000000000000000001101001101\", 846 => \"00000000000000000000001101001110\", 847 => \"00000000000000000000001101001111\", 848 => \"00000000000000000000001101010000\", 849 => \"00000000000000000000001101010001\", 850 => \"00000000000000000000001101010010\", 851 => \"00000000000000000000001101010011\", 852 => \"00000000000000000000001101010100\", 853 => \"00000000000000000000001101010101\", 854 => \"00000000000000000000001101010110\", 855 => \"00000000000000000000001101010111\", 856 => \"00000000000000000000001101011000\", 857 => \"00000000000000000000001101011001\", 858 => \"00000000000000000000001101011010\", 859 => \"00000000000000000000001101011011\", 860 => \"00000000000000000000001101011100\", 861 => \"00000000000000000000001101011101\", 862 => \"00000000000000000000001101011110\", 863 => \"00000000000000000000001101011111\", 864 => \"00000000000000000000001101100000\", 865 => \"00000000000000000000001101100001\", 866 => \"00000000000000000000001101100010\", 867 => \"00000000000000000000001101100011\", 868 => \"00000000000000000000001101100100\", 869 => \"00000000000000000000001101100101\", 870 => \"00000000000000000000001101100110\", 871 => \"00000000000000000000001101100111\", 872 => \"00000000000000000000001101101000\", 873 => \"00000000000000000000001101101001\", 874 => \"00000000000000000000001101101010\", 875 => \"00000000000000000000001101101011\", 876 => \"00000000000000000000001101101100\", 877 => \"00000000000000000000001101101101\", 878 => \"00000000000000000000001101101110\", 879 => \"00000000000000000000001101101111\", 880 => \"00000000000000000000001101110000\", 881 => \"00000000000000000000001101110001\", 882 => \"00000000000000000000001101110010\", 883 => \"00000000000000000000001101110011\", 884 => \"00000000000000000000001101110100\", 885 => \"00000000000000000000001101110101\", 886 => \"00000000000000000000001101110110\", 887 => \"00000000000000000000001101110111\", 888 => \"00000000000000000000001101111000\", 889 => \"00000000000000000000001101111001\", 890 => \"00000000000000000000001101111010\", 891 => \"00000000000000000000001101111011\", 892 => \"00000000000000000000001101111100\", 893 => \"00000000000000000000001101111101\", 894 => \"00000000000000000000001101111110\", 895 => \"00000000000000000000001101111111\", 896 => \"00000000000000000000001110000000\", 897 => \"00000000000000000000001110000001\", 898 => \"00000000000000000000001110000010\", 899 => \"00000000000000000000001110000011\", 900 => \"00000000000000000000001110000100\", 901 => \"00000000000000000000001110000101\", 902 => \"00000000000000000000001110000110\", 903 => \"00000000000000000000001110000111\", 904 => \"00000000000000000000001110001000\", 905 => \"00000000000000000000001110001001\", 906 => \"00000000000000000000001110001010\", 907 => \"00000000000000000000001110001011\", 908 => \"00000000000000000000001110001100\", 909 => \"00000000000000000000001110001101\", 910 => \"00000000000000000000001110001110\", 911 => \"00000000000000000000001110001111\", 912 => \"00000000000000000000001110010000\", 913 => \"00000000000000000000001110010001\", 914 => \"00000000000000000000001110010010\", 915 => \"00000000000000000000001110010011\", 916 => \"00000000000000000000001110010100\", 917 => \"00000000000000000000001110010101\", 918 => \"00000000000000000000001110010110\", 919 => \"00000000000000000000001110010111\", 920 => \"00000000000000000000001110011000\", 921 => \"00000000000000000000001110011001\", 922 => \"00000000000000000000001110011010\", 923 => \"00000000000000000000001110011011\", 924 => \"00000000000000000000001110011100\", 925 => \"00000000000000000000001110011101\", 926 => \"00000000000000000000001110011110\", 927 => \"00000000000000000000001110011111\", 928 => \"00000000000000000000001110100000\", 929 => \"00000000000000000000001110100001\", 930 => \"00000000000000000000001110100010\", 931 => \"00000000000000000000001110100011\", 932 => \"00000000000000000000001110100100\", 933 => \"00000000000000000000001110100101\", 934 => \"00000000000000000000001110100110\", 935 => \"00000000000000000000001110100111\", 936 => \"00000000000000000000001110101000\", 937 => \"00000000000000000000001110101001\", 938 => \"00000000000000000000001110101010\", 939 => \"00000000000000000000001110101011\", 940 => \"00000000000000000000001110101100\", 941 => \"00000000000000000000001110101101\", 942 => \"00000000000000000000001110101110\", 943 => \"00000000000000000000001110101111\", 944 => \"00000000000000000000001110110000\", 945 => \"00000000000000000000001110110001\", 946 => \"00000000000000000000001110110010\", 947 => \"00000000000000000000001110110011\", 948 => \"00000000000000000000001110110100\", 949 => \"00000000000000000000001110110101\", 950 => \"00000000000000000000001110110110\", 951 => \"00000000000000000000001110110111\", 952 => \"00000000000000000000001110111000\", 953 => \"00000000000000000000001110111001\", 954 => \"00000000000000000000001110111010\", 955 => \"00000000000000000000001110111011\", 956 => \"00000000000000000000001110111100\", 957 => \"00000000000000000000001110111101\", 958 => \"00000000000000000000001110111110\", 959 => \"00000000000000000000001110111111\", 960 => \"00000000000000000000001111000000\", 961 => \"00000000000000000000001111000001\", 962 => \"00000000000000000000001111000010\", 963 => \"00000000000000000000001111000011\", 964 => \"00000000000000000000001111000100\", 965 => \"00000000000000000000001111000101\", 966 => \"00000000000000000000001111000110\", 967 => \"00000000000000000000001111000111\", 968 => \"00000000000000000000001111001000\", 969 => \"00000000000000000000001111001001\", 970 => \"00000000000000000000001111001010\", 971 => \"00000000000000000000001111001011\", 972 => \"00000000000000000000001111001100\", 973 => \"00000000000000000000001111001101\", 974 => \"00000000000000000000001111001110\", 975 => \"00000000000000000000001111001111\", 976 => \"00000000000000000000001111010000\", 977 => \"00000000000000000000001111010001\", 978 => \"00000000000000000000001111010010\", 979 => \"00000000000000000000001111010011\", 980 => \"00000000000000000000001111010100\", 981 => \"00000000000000000000001111010101\", 982 => \"00000000000000000000001111010110\", 983 => \"00000000000000000000001111010111\", 984 => \"00000000000000000000001111011000\", 985 => \"00000000000000000000001111011001\", 986 => \"00000000000000000000001111011010\", 987 => \"00000000000000000000001111011011\", 988 => \"00000000000000000000001111011100\", 989 => \"00000000000000000000001111011101\", 990 => \"00000000000000000000001111011110\", 991 => \"00000000000000000000001111011111\", 992 => \"00000000000000000000001111100000\", 993 => \"00000000000000000000001111100001\", 994 => \"00000000000000000000001111100010\", 995 => \"00000000000000000000001111100011\", 996 => \"00000000000000000000001111100100\", 997 => \"00000000000000000000001111100101\", 998 => \"00000000000000000000001111100110\", 999 => \"00000000000000000000001111100111\", 1000 => \"00000000000000000000001111101000\", 1001 => \"00000000000000000000001111101001\", 1002 => \"00000000000000000000001111101010\", 1003 => \"00000000000000000000001111101011\", 1004 => \"00000000000000000000001111101100\", 1005 => \"00000000000000000000001111101101\", 1006 => \"00000000000000000000001111101110\", 1007 => \"00000000000000000000001111101111\", 1008 => \"00000000000000000000001111110000\", 1009 => \"00000000000000000000001111110001\", 1010 => \"00000000000000000000001111110010\", 1011 => \"00000000000000000000001111110011\", 1012 => \"00000000000000000000001111110100\", 1013 => \"00000000000000000000001111110101\", 1014 => \"00000000000000000000001111110110\", 1015 => \"00000000000000000000001111110111\", 1016 => \"00000000000000000000001111111000\", 1017 => \"00000000000000000000001111111001\", 1018 => \"00000000000000000000001111111010\", 1019 => \"00000000000000000000001111111011\", 1020 => \"00000000000000000000001111111100\", 1021 => \"00000000000000000000001111111101\", 1022 => \"00000000000000000000001111111110\", 1023 => \"00000000000000000000001111111111\" );\n",
                        "  signal sig2 : std_logic := '0';\n",
                        "  signal addr1 : unsigned(12 downto 0);\n",
                        "  signal val : std_logic_vector(31 downto 0);\n",
                        "  signal data : unsigned(31 downto 0);\n",
                        "  signal sig3 : std_logic := '0';\n",
                        "  signal addr2 : unsigned(11 downto 0);\n",
                        "  signal sig4 : unsigned(31 downto 0);\n",
                        "  type array_type1 is array(0 to 511) of std_logic_vector(31 downto 0);\n",
                        "  signal bits1 : array_type1 := ( 0 => \"11111111111111111111111111111111\", 1 => \"11111111111111111111111111111111\", 2 => \"11111111111111111111111111111111\", 3 => \"11111111111111111111111111111111\", 4 => \"11111111111111111111111111111111\", 5 => \"11111111111111111111111111111111\", 6 => \"11111111111111111111111111111111\", 7 => \"11111111111111111111111111111111\", 8 => \"11111111111111111111111111111111\", 9 => \"11111111111111111111111111111111\", 10 => \"11111111111111111111111111111111\", 11 => \"11111111111111111111111111111111\", 12 => \"11111111111111111111111111111111\", 13 => \"11111111111111111111111111111111\", 14 => \"11111111111111111111111111111111\", 15 => \"11111111111111111111111111111111\", 16 => \"11111111111111111111111111111111\", 17 => \"11111111111111111111111111111111\", 18 => \"11111111111111111111111111111111\", 19 => \"11111111111111111111111111111111\", 20 => \"11111111111111111111111111111111\", 21 => \"11111111111111111111111111111111\", 22 => \"11111111111111111111111111111111\", 23 => \"11111111111111111111111111111111\", 24 => \"11111111111111111111111111111111\", 25 => \"11111111111111111111111111111111\", 26 => \"11111111111111111111111111111111\", 27 => \"11111111111111111111111111111111\", 28 => \"11111111111111111111111111111111\", 29 => \"11111111111111111111111111111111\", 30 => \"11111111111111111111111111111111\", 31 => \"11111111111111111111111111111111\", 32 => \"11111111111111111111111111111111\", 33 => \"11111111111111111111111111111111\", 34 => \"11111111111111111111111111111111\", 35 => \"11111111111111111111111111111111\", 36 => \"11111111111111111111111111111111\", 37 => \"11111111111111111111111111111111\", 38 => \"11111111111111111111111111111111\", 39 => \"11111111111111111111111111111111\", 40 => \"11111111111111111111111111111111\", 41 => \"11111111111111111111111111111111\", 42 => \"11111111111111111111111111111111\", 43 => \"11111111111111111111111111111111\", 44 => \"11111111111111111111111111111111\", 45 => \"11111111111111111111111111111111\", 46 => \"11111111111111111111111111111111\", 47 => \"11111111111111111111111111111111\", 48 => \"11111111111111111111111111111111\", 49 => \"11111111111111111111111111111111\", 50 => \"11111111111111111111111111111111\", 51 => \"11111111111111111111111111111111\", 52 => \"11111111111111111111111111111111\", 53 => \"11111111111111111111111111111111\", 54 => \"11111111111111111111111111111111\", 55 => \"11111111111111111111111111111111\", 56 => \"11111111111111111111111111111111\", 57 => \"11111111111111111111111111111111\", 58 => \"11111111111111111111111111111111\", 59 => \"11111111111111111111111111111111\", 60 => \"11111111111111111111111111111111\", 61 => \"11111111111111111111111111111111\", 62 => \"11111111111111111111111111111111\", 63 => \"11111111111111111111111111111111\", 64 => \"11111111111111111111111111111111\", 65 => \"11111111111111111111111111111111\", 66 => \"11111111111111111111111111111111\", 67 => \"11111111111111111111111111111111\", 68 => \"11111111111111111111111111111111\", 69 => \"11111111111111111111111111111111\", 70 => \"11111111111111111111111111111111\", 71 => \"11111111111111111111111111111111\", 72 => \"11111111111111111111111111111111\", 73 => \"11111111111111111111111111111111\", 74 => \"11111111111111111111111111111111\", 75 => \"11111111111111111111111111111111\", 76 => \"11111111111111111111111111111111\", 77 => \"11111111111111111111111111111111\", 78 => \"11111111111111111111111111111111\", 79 => \"11111111111111111111111111111111\", 80 => \"11111111111111111111111111111111\", 81 => \"11111111111111111111111111111111\", 82 => \"11111111111111111111111111111111\", 83 => \"11111111111111111111111111111111\", 84 => \"11111111111111111111111111111111\", 85 => \"11111111111111111111111111111111\", 86 => \"11111111111111111111111111111111\", 87 => \"11111111111111111111111111111111\", 88 => \"11111111111111111111111111111111\", 89 => \"11111111111111111111111111111111\", 90 => \"11111111111111111111111111111111\", 91 => \"11111111111111111111111111111111\", 92 => \"11111111111111111111111111111111\", 93 => \"11111111111111111111111111111111\", 94 => \"11111111111111111111111111111111\", 95 => \"11111111111111111111111111111111\", 96 => \"11111111111111111111111111111111\", 97 => \"11111111111111111111111111111111\", 98 => \"11111111111111111111111111111111\", 99 => \"11111111111111111111111111111111\", 100 => \"11111111111111111111111111111111\", 101 => \"11111111111111111111111111111111\", 102 => \"11111111111111111111111111111111\", 103 => \"11111111111111111111111111111111\", 104 => \"11111111111111111111111111111111\", 105 => \"11111111111111111111111111111111\", 106 => \"11111111111111111111111111111111\", 107 => \"11111111111111111111111111111111\", 108 => \"11111111111111111111111111111111\", 109 => \"11111111111111111111111111111111\", 110 => \"11111111111111111111111111111111\", 111 => \"11111111111111111111111111111111\", 112 => \"11111111111111111111111111111111\", 113 => \"11111111111111111111111111111111\", 114 => \"11111111111111111111111111111111\", 115 => \"11111111111111111111111111111111\", 116 => \"11111111111111111111111111111111\", 117 => \"11111111111111111111111111111111\", 118 => \"11111111111111111111111111111111\", 119 => \"11111111111111111111111111111111\", 120 => \"11111111111111111111111111111111\", 121 => \"11111111111111111111111111111111\", 122 => \"11111111111111111111111111111111\", 123 => \"11111111111111111111111111111111\", 124 => \"11111111111111111111111111111111\", 125 => \"11111111111111111111111111111111\", 126 => \"11111111111111111111111111111111\", 127 => \"11111111111111111111111111111111\", 128 => \"11111111111111111111111111111111\", 129 => \"11111111111111111111111111111111\", 130 => \"11111111111111111111111111111111\", 131 => \"11111111111111111111111111111111\", 132 => \"11111111111111111111111111111111\", 133 => \"11111111111111111111111111111111\", 134 => \"11111111111111111111111111111111\", 135 => \"11111111111111111111111111111111\", 136 => \"11111111111111111111111111111111\", 137 => \"11111111111111111111111111111111\", 138 => \"11111111111111111111111111111111\", 139 => \"11111111111111111111111111111111\", 140 => \"11111111111111111111111111111111\", 141 => \"11111111111111111111111111111111\", 142 => \"11111111111111111111111111111111\", 143 => \"11111111111111111111111111111111\", 144 => \"11111111111111111111111111111111\", 145 => \"11111111111111111111111111111111\", 146 => \"11111111111111111111111111111111\", 147 => \"11111111111111111111111111111111\", 148 => \"11111111111111111111111111111111\", 149 => \"11111111111111111111111111111111\", 150 => \"11111111111111111111111111111111\", 151 => \"11111111111111111111111111111111\", 152 => \"11111111111111111111111111111111\", 153 => \"11111111111111111111111111111111\", 154 => \"11111111111111111111111111111111\", 155 => \"11111111111111111111111111111111\", 156 => \"11111111111111111111111111111111\", 157 => \"11111111111111111111111111111111\", 158 => \"11111111111111111111111111111111\", 159 => \"11111111111111111111111111111111\", 160 => \"11111111111111111111111111111111\", 161 => \"11111111111111111111111111111111\", 162 => \"11111111111111111111111111111111\", 163 => \"11111111111111111111111111111111\", 164 => \"11111111111111111111111111111111\", 165 => \"11111111111111111111111111111111\", 166 => \"11111111111111111111111111111111\", 167 => \"11111111111111111111111111111111\", 168 => \"11111111111111111111111111111111\", 169 => \"11111111111111111111111111111111\", 170 => \"11111111111111111111111111111111\", 171 => \"11111111111111111111111111111111\", 172 => \"11111111111111111111111111111111\", 173 => \"11111111111111111111111111111111\", 174 => \"11111111111111111111111111111111\", 175 => \"11111111111111111111111111111111\", 176 => \"11111111111111111111111111111111\", 177 => \"11111111111111111111111111111111\", 178 => \"11111111111111111111111111111111\", 179 => \"11111111111111111111111111111111\", 180 => \"11111111111111111111111111111111\", 181 => \"11111111111111111111111111111111\", 182 => \"11111111111111111111111111111111\", 183 => \"11111111111111111111111111111111\", 184 => \"11111111111111111111111111111111\", 185 => \"11111111111111111111111111111111\", 186 => \"11111111111111111111111111111111\", 187 => \"11111111111111111111111111111111\", 188 => \"11111111111111111111111111111111\", 189 => \"11111111111111111111111111111111\", 190 => \"11111111111111111111111111111111\", 191 => \"11111111111111111111111111111111\", 192 => \"11111111111111111111111111111111\", 193 => \"11111111111111111111111111111111\", 194 => \"11111111111111111111111111111111\", 195 => \"11111111111111111111111111111111\", 196 => \"11111111111111111111111111111111\", 197 => \"11111111111111111111111111111111\", 198 => \"11111111111111111111111111111111\", 199 => \"11111111111111111111111111111111\", 200 => \"11111111111111111111111111111111\", 201 => \"11111111111111111111111111111111\", 202 => \"11111111111111111111111111111111\", 203 => \"11111111111111111111111111111111\", 204 => \"11111111111111111111111111111111\", 205 => \"11111111111111111111111111111111\", 206 => \"11111111111111111111111111111111\", 207 => \"11111111111111111111111111111111\", 208 => \"11111111111111111111111111111111\", 209 => \"11111111111111111111111111111111\", 210 => \"11111111111111111111111111111111\", 211 => \"11111111111111111111111111111111\", 212 => \"11111111111111111111111111111111\", 213 => \"11111111111111111111111111111111\", 214 => \"11111111111111111111111111111111\", 215 => \"11111111111111111111111111111111\", 216 => \"11111111111111111111111111111111\", 217 => \"11111111111111111111111111111111\", 218 => \"11111111111111111111111111111111\", 219 => \"11111111111111111111111111111111\", 220 => \"11111111111111111111111111111111\", 221 => \"11111111111111111111111111111111\", 222 => \"11111111111111111111111111111111\", 223 => \"11111111111111111111111111111111\", 224 => \"11111111111111111111111111111111\", 225 => \"11111111111111111111111111111111\", 226 => \"11111111111111111111111111111111\", 227 => \"11111111111111111111111111111111\", 228 => \"11111111111111111111111111111111\", 229 => \"11111111111111111111111111111111\", 230 => \"11111111111111111111111111111111\", 231 => \"11111111111111111111111111111111\", 232 => \"11111111111111111111111111111111\", 233 => \"11111111111111111111111111111111\", 234 => \"11111111111111111111111111111111\", 235 => \"11111111111111111111111111111111\", 236 => \"11111111111111111111111111111111\", 237 => \"11111111111111111111111111111111\", 238 => \"11111111111111111111111111111111\", 239 => \"11111111111111111111111111111111\", 240 => \"11111111111111111111111111111111\", 241 => \"11111111111111111111111111111111\", 242 => \"11111111111111111111111111111111\", 243 => \"11111111111111111111111111111111\", 244 => \"11111111111111111111111111111111\", 245 => \"11111111111111111111111111111111\", 246 => \"11111111111111111111111111111111\", 247 => \"11111111111111111111111111111111\", 248 => \"11111111111111111111111111111111\", 249 => \"11111111111111111111111111111111\", 250 => \"11111111111111111111111111111111\", 251 => \"11111111111111111111111111111111\", 252 => \"11111111111111111111111111111111\", 253 => \"11111111111111111111111111111111\", 254 => \"11111111111111111111111111111111\", 255 => \"11111111111111111111111111111111\", 256 => \"11111111111111111111111111111111\", 257 => \"11111111111111111111111111111111\", 258 => \"11111111111111111111111111111111\", 259 => \"11111111111111111111111111111111\", 260 => \"11111111111111111111111111111111\", 261 => \"11111111111111111111111111111111\", 262 => \"11111111111111111111111111111111\", 263 => \"11111111111111111111111111111111\", 264 => \"11111111111111111111111111111111\", 265 => \"11111111111111111111111111111111\", 266 => \"11111111111111111111111111111111\", 267 => \"11111111111111111111111111111111\", 268 => \"11111111111111111111111111111111\", 269 => \"11111111111111111111111111111111\", 270 => \"11111111111111111111111111111111\", 271 => \"11111111111111111111111111111111\", 272 => \"11111111111111111111111111111111\", 273 => \"11111111111111111111111111111111\", 274 => \"11111111111111111111111111111111\", 275 => \"11111111111111111111111111111111\", 276 => \"11111111111111111111111111111111\", 277 => \"11111111111111111111111111111111\", 278 => \"11111111111111111111111111111111\", 279 => \"11111111111111111111111111111111\", 280 => \"11111111111111111111111111111111\", 281 => \"11111111111111111111111111111111\", 282 => \"11111111111111111111111111111111\", 283 => \"11111111111111111111111111111111\", 284 => \"11111111111111111111111111111111\", 285 => \"11111111111111111111111111111111\", 286 => \"11111111111111111111111111111111\", 287 => \"11111111111111111111111111111111\", 288 => \"11111111111111111111111111111111\", 289 => \"11111111111111111111111111111111\", 290 => \"11111111111111111111111111111111\", 291 => \"11111111111111111111111111111111\", 292 => \"11111111111111111111111111111111\", 293 => \"11111111111111111111111111111111\", 294 => \"11111111111111111111111111111111\", 295 => \"11111111111111111111111111111111\", 296 => \"11111111111111111111111111111111\", 297 => \"11111111111111111111111111111111\", 298 => \"11111111111111111111111111111111\", 299 => \"11111111111111111111111111111111\", 300 => \"11111111111111111111111111111111\", 301 => \"11111111111111111111111111111111\", 302 => \"11111111111111111111111111111111\", 303 => \"11111111111111111111111111111111\", 304 => \"11111111111111111111111111111111\", 305 => \"11111111111111111111111111111111\", 306 => \"11111111111111111111111111111111\", 307 => \"11111111111111111111111111111111\", 308 => \"11111111111111111111111111111111\", 309 => \"11111111111111111111111111111111\", 310 => \"11111111111111111111111111111111\", 311 => \"11111111111111111111111111111111\", 312 => \"11111111111111111111111111111111\", 313 => \"11111111111111111111111111111111\", 314 => \"11111111111111111111111111111111\", 315 => \"11111111111111111111111111111111\", 316 => \"11111111111111111111111111111111\", 317 => \"11111111111111111111111111111111\", 318 => \"11111111111111111111111111111111\", 319 => \"11111111111111111111111111111111\", 320 => \"11111111111111111111111111111111\", 321 => \"11111111111111111111111111111111\", 322 => \"11111111111111111111111111111111\", 323 => \"11111111111111111111111111111111\", 324 => \"11111111111111111111111111111111\", 325 => \"11111111111111111111111111111111\", 326 => \"11111111111111111111111111111111\", 327 => \"11111111111111111111111111111111\", 328 => \"11111111111111111111111111111111\", 329 => \"11111111111111111111111111111111\", 330 => \"11111111111111111111111111111111\", 331 => \"11111111111111111111111111111111\", 332 => \"11111111111111111111111111111111\", 333 => \"11111111111111111111111111111111\", 334 => \"11111111111111111111111111111111\", 335 => \"11111111111111111111111111111111\", 336 => \"11111111111111111111111111111111\", 337 => \"11111111111111111111111111111111\", 338 => \"11111111111111111111111111111111\", 339 => \"11111111111111111111111111111111\", 340 => \"11111111111111111111111111111111\", 341 => \"11111111111111111111111111111111\", 342 => \"11111111111111111111111111111111\", 343 => \"11111111111111111111111111111111\", 344 => \"11111111111111111111111111111111\", 345 => \"11111111111111111111111111111111\", 346 => \"11111111111111111111111111111111\", 347 => \"11111111111111111111111111111111\", 348 => \"11111111111111111111111111111111\", 349 => \"11111111111111111111111111111111\", 350 => \"11111111111111111111111111111111\", 351 => \"11111111111111111111111111111111\", 352 => \"11111111111111111111111111111111\", 353 => \"11111111111111111111111111111111\", 354 => \"11111111111111111111111111111111\", 355 => \"11111111111111111111111111111111\", 356 => \"11111111111111111111111111111111\", 357 => \"11111111111111111111111111111111\", 358 => \"11111111111111111111111111111111\", 359 => \"11111111111111111111111111111111\", 360 => \"11111111111111111111111111111111\", 361 => \"11111111111111111111111111111111\", 362 => \"11111111111111111111111111111111\", 363 => \"11111111111111111111111111111111\", 364 => \"11111111111111111111111111111111\", 365 => \"11111111111111111111111111111111\", 366 => \"11111111111111111111111111111111\", 367 => \"11111111111111111111111111111111\", 368 => \"11111111111111111111111111111111\", 369 => \"11111111111111111111111111111111\", 370 => \"11111111111111111111111111111111\", 371 => \"11111111111111111111111111111111\", 372 => \"11111111111111111111111111111111\", 373 => \"11111111111111111111111111111111\", 374 => \"11111111111111111111111111111111\", 375 => \"11111111111111111111111111111111\", 376 => \"11111111111111111111111111111111\", 377 => \"11111111111111111111111111111111\", 378 => \"11111111111111111111111111111111\", 379 => \"11111111111111111111111111111111\", 380 => \"11111111111111111111111111111111\", 381 => \"11111111111111111111111111111111\", 382 => \"11111111111111111111111111111111\", 383 => \"11111111111111111111111111111111\", 384 => \"11111111111111111111111111111111\", 385 => \"11111111111111111111111111111111\", 386 => \"11111111111111111111111111111111\", 387 => \"11111111111111111111111111111111\", 388 => \"11111111111111111111111111111111\", 389 => \"11111111111111111111111111111111\", 390 => \"11111111111111111111111111111111\", 391 => \"11111111111111111111111111111111\", 392 => \"11111111111111111111111111111111\", 393 => \"11111111111111111111111111111111\", 394 => \"11111111111111111111111111111111\", 395 => \"11111111111111111111111111111111\", 396 => \"11111111111111111111111111111111\", 397 => \"11111111111111111111111111111111\", 398 => \"11111111111111111111111111111111\", 399 => \"11111111111111111111111111111111\", 400 => \"11111111111111111111111111111111\", 401 => \"11111111111111111111111111111111\", 402 => \"11111111111111111111111111111111\", 403 => \"11111111111111111111111111111111\", 404 => \"11111111111111111111111111111111\", 405 => \"11111111111111111111111111111111\", 406 => \"11111111111111111111111111111111\", 407 => \"11111111111111111111111111111111\", 408 => \"11111111111111111111111111111111\", 409 => \"11111111111111111111111111111111\", 410 => \"11111111111111111111111111111111\", 411 => \"11111111111111111111111111111111\", 412 => \"11111111111111111111111111111111\", 413 => \"11111111111111111111111111111111\", 414 => \"11111111111111111111111111111111\", 415 => \"11111111111111111111111111111111\", 416 => \"11111111111111111111111111111111\", 417 => \"11111111111111111111111111111111\", 418 => \"11111111111111111111111111111111\", 419 => \"11111111111111111111111111111111\", 420 => \"11111111111111111111111111111111\", 421 => \"11111111111111111111111111111111\", 422 => \"11111111111111111111111111111111\", 423 => \"11111111111111111111111111111111\", 424 => \"11111111111111111111111111111111\", 425 => \"11111111111111111111111111111111\", 426 => \"11111111111111111111111111111111\", 427 => \"11111111111111111111111111111111\", 428 => \"11111111111111111111111111111111\", 429 => \"11111111111111111111111111111111\", 430 => \"11111111111111111111111111111111\", 431 => \"11111111111111111111111111111111\", 432 => \"11111111111111111111111111111111\", 433 => \"11111111111111111111111111111111\", 434 => \"11111111111111111111111111111111\", 435 => \"11111111111111111111111111111111\", 436 => \"11111111111111111111111111111111\", 437 => \"11111111111111111111111111111111\", 438 => \"11111111111111111111111111111111\", 439 => \"11111111111111111111111111111111\", 440 => \"11111111111111111111111111111111\", 441 => \"11111111111111111111111111111111\", 442 => \"11111111111111111111111111111111\", 443 => \"11111111111111111111111111111111\", 444 => \"11111111111111111111111111111111\", 445 => \"11111111111111111111111111111111\", 446 => \"11111111111111111111111111111111\", 447 => \"11111111111111111111111111111111\", 448 => \"11111111111111111111111111111111\", 449 => \"11111111111111111111111111111111\", 450 => \"11111111111111111111111111111111\", 451 => \"11111111111111111111111111111111\", 452 => \"11111111111111111111111111111111\", 453 => \"11111111111111111111111111111111\", 454 => \"11111111111111111111111111111111\", 455 => \"11111111111111111111111111111111\", 456 => \"11111111111111111111111111111111\", 457 => \"11111111111111111111111111111111\", 458 => \"11111111111111111111111111111111\", 459 => \"11111111111111111111111111111111\", 460 => \"11111111111111111111111111111111\", 461 => \"11111111111111111111111111111111\", 462 => \"11111111111111111111111111111111\", 463 => \"11111111111111111111111111111111\", 464 => \"11111111111111111111111111111111\", 465 => \"11111111111111111111111111111111\", 466 => \"11111111111111111111111111111111\", 467 => \"11111111111111111111111111111111\", 468 => \"11111111111111111111111111111111\", 469 => \"11111111111111111111111111111111\", 470 => \"11111111111111111111111111111111\", 471 => \"11111111111111111111111111111111\", 472 => \"11111111111111111111111111111111\", 473 => \"11111111111111111111111111111111\", 474 => \"11111111111111111111111111111111\", 475 => \"11111111111111111111111111111111\", 476 => \"11111111111111111111111111111111\", 477 => \"11111111111111111111111111111111\", 478 => \"11111111111111111111111111111111\", 479 => \"11111111111111111111111111111111\", 480 => \"11111111111111111111111111111111\", 481 => \"11111111111111111111111111111111\", 482 => \"11111111111111111111111111111111\", 483 => \"11111111111111111111111111111111\", 484 => \"11111111111111111111111111111111\", 485 => \"11111111111111111111111111111111\", 486 => \"11111111111111111111111111111111\", 487 => \"11111111111111111111111111111111\", 488 => \"11111111111111111111111111111111\", 489 => \"11111111111111111111111111111111\", 490 => \"11111111111111111111111111111111\", 491 => \"11111111111111111111111111111111\", 492 => \"11111111111111111111111111111111\", 493 => \"11111111111111111111111111111111\", 494 => \"11111111111111111111111111111111\", 495 => \"11111111111111111111111111111111\", 496 => \"11111111111111111111111111111111\", 497 => \"11111111111111111111111111111111\", 498 => \"11111111111111111111111111111111\", 499 => \"11111111111111111111111111111111\", 500 => \"11111111111111111111111111111111\", 501 => \"11111111111111111111111111111111\", 502 => \"11111111111111111111111111111111\", 503 => \"11111111111111111111111111111111\", 504 => \"11111111111111111111111111111111\", 505 => \"11111111111111111111111111111111\", 506 => \"11111111111111111111111111111111\", 507 => \"11111111111111111111111111111111\", 508 => \"11111111111111111111111111111111\", 509 => \"11111111111111111111111111111111\", 510 => \"11111111111111111111111111111111\", 511 => \"11111111111111111111111111111111\" );\n",
                        "  signal sig5 : std_logic := '0';\n",
                        "  signal addr3 : unsigned(11 downto 0);\n",
                        "  signal val1 : std_logic_vector(31 downto 0);\n",
                        "  signal data1 : unsigned(31 downto 0);\n",
                        "  type state_proc_read is (state_0, state_1, state_2, state_3, state_4, state_5, state_6);\n",
                        "  signal s_proc_read : state_proc_read := state_0;\n",
                        "  type state_proc_write is (state_0, state_1, state_2);\n",
                        "  signal s_proc_write : state_proc_write := state_0;\n",
                        "  signal addr4 : unsigned(31 downto 0);\n",
                        "  signal prot : unsigned(2 downto 0);\n",
                        "  signal data2 : std_logic_vector(31 downto 0);\n",
                        "  signal strb : std_logic_vector(3 downto 0);\n",
                        "begin\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (buffer assignment)\n",
                        "  axi_awready <= buffer_axi_awready;\n",
                        "  axi_wready <= buffer_axi_wready;\n",
                        "  axi_bresp <= buffer_axi_bresp;\n",
                        "  axi_bvalid <= buffer_axi_bvalid;\n",
                        "  axi_arready <= buffer_axi_arready;\n",
                        "  axi_rdata <= buffer_axi_rdata;\n",
                        "  axi_rresp <= buffer_axi_rresp;\n",
                        "  axi_rvalid <= buffer_axi_rvalid;\n",
                        "  \n",
                        "\n",
                        "  impl_read_memory: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable index : std_logic_vector(10 downto 0);\n",
                        "    variable temp1 : unsigned(10 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig = '1';\n",
                        "        if temp then\n",
                        "          index := std_logic_vector(unsigned(addr(12 downto 2)));\n",
                        "          temp1 := unsigned(index);\n",
                        "          sig1 <= unsigned(bits(to_integer(temp1)));\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_write_memory: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable val2 : std_logic_vector(10 downto 0);\n",
                        "    variable index : unsigned(10 downto 0);\n",
                        "    variable temp1 : unsigned(10 downto 0);\n",
                        "    variable temp2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : std_logic_vector(31 downto 0);\n",
                        "    variable temp5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp6 : unsigned(10 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig2 = '1';\n",
                        "        if temp then\n",
                        "          val2 := std_logic_vector(unsigned(addr1(12 downto 2)));\n",
                        "          index := unsigned(val2);\n",
                        "          temp1 := index;\n",
                        "          temp2 := not (val);\n",
                        "          temp3 := (bits(to_integer(temp1))) and (temp2);\n",
                        "          temp4 := (std_logic_vector(data)) and (val);\n",
                        "          temp5 := (temp3) or (temp4);\n",
                        "          temp6 := index;\n",
                        "          bits(to_integer(temp6)) <= temp5;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_read_memory1: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable index : std_logic_vector(9 downto 0);\n",
                        "    variable temp1 : unsigned(9 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig3 = '1';\n",
                        "        if temp then\n",
                        "          index := std_logic_vector(unsigned(addr2(11 downto 2)));\n",
                        "          temp1 := unsigned(index);\n",
                        "          sig4 <= unsigned(bits1(to_integer(temp1)));\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_write_memory1: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable val2 : std_logic_vector(9 downto 0);\n",
                        "    variable index : unsigned(9 downto 0);\n",
                        "    variable temp1 : unsigned(9 downto 0);\n",
                        "    variable temp2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : std_logic_vector(31 downto 0);\n",
                        "    variable temp5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp6 : unsigned(9 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig5 = '1';\n",
                        "        if temp then\n",
                        "          val2 := std_logic_vector(unsigned(addr3(11 downto 2)));\n",
                        "          index := unsigned(val2);\n",
                        "          temp1 := index;\n",
                        "          temp2 := not (val1);\n",
                        "          temp3 := (bits1(to_integer(temp1))) and (temp2);\n",
                        "          temp4 := (std_logic_vector(data1)) and (val1);\n",
                        "          temp5 := (temp3) or (temp4);\n",
                        "          temp6 := index;\n",
                        "          bits1(to_integer(temp6)) <= temp5;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  proc_read: process(clk)\n",
                        "    variable data3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp : boolean;\n",
                        "    variable addr5 : unsigned(31 downto 0);\n",
                        "    variable temp1 : boolean;\n",
                        "    variable addr6 : unsigned(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_read <= state_0;\n",
                        "        buffer_axi_arready <= '0';\n",
                        "        sig <= '0';\n",
                        "        sig3 <= '0';\n",
                        "        buffer_axi_rdata <= \"00000000000000000000000000000000\";\n",
                        "        buffer_axi_rresp <= \"00\";\n",
                        "        buffer_axi_rvalid <= '0';\n",
                        "      else\n",
                        "        sig <= '0';\n",
                        "        sig3 <= '0';\n",
                        "        case s_proc_read is\n",
                        "          when state_0 =>\n",
                        "            s_proc_read <= state_1;\n",
                        "            buffer_axi_arready <= '1';\n",
                        "          when state_1 =>\n",
                        "            if axi_arvalid = '1' then\n",
                        "              buffer_axi_arready <= '0';\n",
                        "              data3 := \"00000000000000000000000000000000\";\n",
                        "              temp := (unsigned(axi_araddr(31 downto 12)) = 0);\n",
                        "              if temp then\n",
                        "                s_proc_read <= state_2;\n",
                        "                addr5 := (axi_araddr) - (0);\n",
                        "                addr <= unsigned(std_logic_vector(unsigned(addr5(12 downto 0))));\n",
                        "                sig <= '1';\n",
                        "              else\n",
                        "                temp1 := (unsigned(axi_araddr(31 downto 11)) = 4);\n",
                        "                if temp1 then\n",
                        "                  s_proc_read <= state_4;\n",
                        "                  addr6 := (axi_araddr) - (8192);\n",
                        "                  addr2 <= unsigned(std_logic_vector(unsigned(addr6(11 downto 0))));\n",
                        "                  sig3 <= '1';\n",
                        "                else\n",
                        "                  s_proc_read <= state_6;\n",
                        "                  buffer_axi_rdata <= data3;\n",
                        "                  buffer_axi_rresp <= \"00\";\n",
                        "                  buffer_axi_rvalid <= '1';\n",
                        "                end if;\n",
                        "              end if;\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            s_proc_read <= state_3;\n",
                        "          when state_3 =>\n",
                        "            s_proc_read <= state_6;\n",
                        "            data3 := std_logic_vector(sig1);\n",
                        "            buffer_axi_rdata <= data3;\n",
                        "            buffer_axi_rresp <= \"00\";\n",
                        "            buffer_axi_rvalid <= '1';\n",
                        "          when state_4 =>\n",
                        "            s_proc_read <= state_5;\n",
                        "          when state_5 =>\n",
                        "            s_proc_read <= state_6;\n",
                        "            data3 := std_logic_vector(sig4);\n",
                        "            buffer_axi_rdata <= data3;\n",
                        "            buffer_axi_rresp <= \"00\";\n",
                        "            buffer_axi_rvalid <= '1';\n",
                        "          when state_6 =>\n",
                        "            if axi_rready = '1' then\n",
                        "              buffer_axi_rvalid <= '0';\n",
                        "              s_proc_read <= state_1;\n",
                        "              buffer_axi_arready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  proc_write: process(clk)\n",
                        "    variable var : std_logic;\n",
                        "    variable var1 : std_logic;\n",
                        "    variable temp : std_logic;\n",
                        "    variable temp1 : boolean;\n",
                        "    variable alias1 : unsigned(31 downto 0);\n",
                        "    variable temp2 : std_logic;\n",
                        "    variable temp3 : boolean;\n",
                        "    variable alias2 : std_logic_vector(31 downto 0);\n",
                        "    variable alias3 : std_logic_vector(3 downto 0);\n",
                        "    variable temp4 : std_logic;\n",
                        "    variable temp5 : std_logic;\n",
                        "    variable temp6 : std_logic;\n",
                        "    variable temp7 : std_logic;\n",
                        "    variable temp8 : std_logic;\n",
                        "    variable temp9 : boolean;\n",
                        "    variable temp10 : std_logic_vector(1 downto 0);\n",
                        "    variable temp11 : std_logic_vector(3 downto 0);\n",
                        "    variable first : std_logic_vector(7 downto 0);\n",
                        "    variable temp12 : std_logic_vector(1 downto 0);\n",
                        "    variable temp13 : std_logic_vector(3 downto 0);\n",
                        "    variable first1 : std_logic_vector(7 downto 0);\n",
                        "    variable temp14 : std_logic_vector(1 downto 0);\n",
                        "    variable temp15 : std_logic_vector(3 downto 0);\n",
                        "    variable first2 : std_logic_vector(7 downto 0);\n",
                        "    variable temp16 : std_logic_vector(1 downto 0);\n",
                        "    variable temp17 : std_logic_vector(3 downto 0);\n",
                        "    variable first3 : std_logic_vector(7 downto 0);\n",
                        "    variable first4 : std_logic_vector(15 downto 0);\n",
                        "    variable temp18 : std_logic_vector(15 downto 0);\n",
                        "    variable first5 : std_logic_vector(31 downto 0);\n",
                        "    variable val2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp19 : boolean;\n",
                        "    variable addr5 : unsigned(31 downto 0);\n",
                        "    variable temp20 : std_logic_vector(31 downto 0);\n",
                        "    variable temp21 : std_logic_vector(31 downto 0);\n",
                        "    variable temp22 : std_logic_vector(31 downto 0);\n",
                        "    variable temp23 : std_logic_vector(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_write <= state_0;\n",
                        "        buffer_axi_awready <= '0';\n",
                        "        buffer_axi_wready <= '0';\n",
                        "        sig5 <= '0';\n",
                        "        buffer_axi_bresp <= \"00\";\n",
                        "        buffer_axi_bvalid <= '0';\n",
                        "      else\n",
                        "        sig5 <= '0';\n",
                        "        case s_proc_write is\n",
                        "          when state_0 =>\n",
                        "            s_proc_write <= state_1;\n",
                        "            var := '0';\n",
                        "            var1 := '0';\n",
                        "            buffer_axi_awready <= '1';\n",
                        "            buffer_axi_wready <= '1';\n",
                        "          when state_1 =>\n",
                        "            temp := not (var);\n",
                        "            temp1 := temp = '1';\n",
                        "            if temp1 then\n",
                        "              alias1 := axi_awaddr;\n",
                        "              addr4 <= axi_awaddr;\n",
                        "              prot <= axi_awprot;\n",
                        "            end if;\n",
                        "            temp2 := not (var1);\n",
                        "            temp3 := temp2 = '1';\n",
                        "            if temp3 then\n",
                        "              alias2 := axi_wdata;\n",
                        "              data2 <= axi_wdata;\n",
                        "              alias3 := axi_wstrb;\n",
                        "              strb <= axi_wstrb;\n",
                        "            end if;\n",
                        "            temp4 := (var) or (axi_awvalid);\n",
                        "            var := temp4;\n",
                        "            temp5 := (var1) or (axi_wvalid);\n",
                        "            var1 := temp5;\n",
                        "            temp6 := not (var);\n",
                        "            buffer_axi_awready <= temp6;\n",
                        "            temp7 := not (var1);\n",
                        "            buffer_axi_wready <= temp7;\n",
                        "            temp8 := (var) and (var1);\n",
                        "            temp9 := temp8 = '1';\n",
                        "            if temp9 then\n",
                        "              s_proc_write <= state_2;\n",
                        "              temp10 := (alias3(0)) & (alias3(0));\n",
                        "              temp11 := (temp10) & (temp10);\n",
                        "              first := (temp11) & (temp11);\n",
                        "              temp12 := (alias3(1)) & (alias3(1));\n",
                        "              temp13 := (temp12) & (temp12);\n",
                        "              first1 := (temp13) & (temp13);\n",
                        "              temp14 := (alias3(2)) & (alias3(2));\n",
                        "              temp15 := (temp14) & (temp14);\n",
                        "              first2 := (temp15) & (temp15);\n",
                        "              temp16 := (alias3(3)) & (alias3(3));\n",
                        "              temp17 := (temp16) & (temp16);\n",
                        "              first3 := (temp17) & (temp17);\n",
                        "              first4 := (first3) & (first2);\n",
                        "              temp18 := (first1) & (first);\n",
                        "              first5 := (first4) & (temp18);\n",
                        "              val2 := first5;\n",
                        "              temp19 := (unsigned(alias1(31 downto 11)) = 4);\n",
                        "              if temp19 then\n",
                        "                addr5 := (alias1) - (8192);\n",
                        "                temp20 := not (val2);\n",
                        "                temp21 := (\"00000000000000000000000000000000\") and (temp20);\n",
                        "                temp22 := (\"11111111111111111111111111111111\") and (val2);\n",
                        "                temp23 := (temp21) or (temp22);\n",
                        "                val1 <= temp23;\n",
                        "                addr3 <= unsigned(std_logic_vector(unsigned(addr5(11 downto 0))));\n",
                        "                data1 <= unsigned(alias2);\n",
                        "                sig5 <= '1';\n",
                        "              end if;\n",
                        "              buffer_axi_bresp <= \"00\";\n",
                        "              buffer_axi_bvalid <= '1';\n",
                        "            else\n",
                        "              s_proc_write <= state_1;\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            if axi_bready = '1' then\n",
                        "              buffer_axi_bvalid <= '0';\n",
                        "              s_proc_write <= state_1;\n",
                        "              var := '0';\n",
                        "              var1 := '0';\n",
                        "              buffer_axi_awready <= '1';\n",
                        "              buffer_axi_wready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "end architecture arch_ExampleEntity;\n"
                    ]
                }
            ],
            "source": [
                "from __future__ import annotations\n",
                "\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class ExampleAddrMap(reg32.AddrMap):\n",
                "    # Type annotations of AddrMap define the address layout.\n",
                "    # ExampleAddrMap contains two memory blocks.\n",
                "\n",
                "    ro_memory: reg32.RoMemory[0x0000:0x1000]    # read-only block of 0x1000 bytes at address 0x0000\n",
                "    wr_memory: reg32.Memory[0x2000:0x2800]      # writable block of 0x800 bytes at address 0x2000\n",
                "\n",
                "    def _config_(self):\n",
                "        # An optional _config_ method is used to pass additional parameters\n",
                "        # to register objects.\n",
                "        \n",
                "        # Populate read only memory with incrementing unsigned values.\n",
                "        # _config_ is executed as normal Python code\n",
                "        # so configurations could also be loaded from the file system.\n",
                "        self.ro_memory._config_(initial=[Unsigned[32](nr) for nr in range(0x1000//4)])\n",
                "\n",
                "        # Define initial state of writable memory as all ones.\n",
                "        # Set `noreset` to True so the memory keeps its content\n",
                "        # when the axi interface is reset.\n",
                "        self.wr_memory._config_(initial=Full, noreset=True)\n",
                "\n",
                "class ExampleEntity(AxiBaseEntity):\n",
                "    # ExampleEntity is derived from the previously defined AxiBaseEntity.\n",
                "    # Overloads `gen_addr_map` connect the register implementation to AXI.\n",
                "    def gen_addr_map(self):\n",
                "        return ExampleAddrMap()\n",
                "\n",
                "print(std.VhdlCompiler.to_string(ExampleEntity))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## Registers with user defined logic\n",
                "\n",
                "In the previous example we defined two memory regions using the predefined types `reg32.Memory` and `reg32.RoMemory`. It is also possible to create custom register types with user defined behavior. The most convenient way to do this, is to inherit from `reg32.Register`. `reg32.Register` represents a single register word of 32 Bits. Similar to the overall layout of the address map, the registers structure is defined using type annotations (of `reg32.*Field`).\n"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 3,
            "metadata": {},
            "outputs": [
                {
                    "name": "stdout",
                    "output_type": "stream",
                    "text": [
                        "library ieee;\n",
                        "use ieee.std_logic_1164.all;\n",
                        "use ieee.numeric_std.all;\n",
                        "\n",
                        "\n",
                        "entity ExampleEntity is\n",
                        "  port (\n",
                        "    clk : in std_logic;\n",
                        "    reset : in std_logic;\n",
                        "    axi_awaddr : in unsigned(31 downto 0);\n",
                        "    axi_awprot : in unsigned(2 downto 0);\n",
                        "    axi_awvalid : in std_logic;\n",
                        "    axi_awready : out std_logic;\n",
                        "    axi_wdata : in std_logic_vector(31 downto 0);\n",
                        "    axi_wstrb : in std_logic_vector(3 downto 0);\n",
                        "    axi_wvalid : in std_logic;\n",
                        "    axi_wready : out std_logic;\n",
                        "    axi_bresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_bvalid : out std_logic;\n",
                        "    axi_bready : in std_logic;\n",
                        "    axi_araddr : in unsigned(31 downto 0);\n",
                        "    axi_arprot : in unsigned(2 downto 0);\n",
                        "    axi_arvalid : in std_logic;\n",
                        "    axi_arready : out std_logic;\n",
                        "    axi_rdata : out std_logic_vector(31 downto 0);\n",
                        "    axi_rresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_rvalid : out std_logic;\n",
                        "    axi_rready : in std_logic\n",
                        "    );\n",
                        "end ExampleEntity;\n",
                        "\n",
                        "\n",
                        "architecture arch_ExampleEntity of ExampleEntity is\n",
                        "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
                        "  begin\n",
                        "    if inp then\n",
                        "      return('1');\n",
                        "    else\n",
                        "      return('0');\n",
                        "    end if;\n",
                        "  end function cohdl_bool_to_std_logic;\n",
                        "  signal buffer_axi_awready : std_logic := '0';\n",
                        "  signal buffer_axi_wready : std_logic := '0';\n",
                        "  signal buffer_axi_bresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_bvalid : std_logic := '0';\n",
                        "  signal buffer_axi_arready : std_logic := '0';\n",
                        "  signal buffer_axi_rdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
                        "  signal buffer_axi_rresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_rvalid : std_logic := '0';\n",
                        "  signal inp : std_logic_vector(7 downto 0);\n",
                        "  signal inp1 : std_logic_vector(7 downto 0);\n",
                        "  signal other : std_logic_vector(7 downto 0);\n",
                        "  signal inp2 : std_logic_vector(7 downto 0);\n",
                        "  signal inp3 : std_logic_vector(7 downto 0);\n",
                        "  signal inp4 : std_logic_vector(7 downto 0);\n",
                        "  signal other1 : std_logic_vector(7 downto 0);\n",
                        "  signal inp5 : std_logic_vector(7 downto 0);\n",
                        "  signal inp6 : std_logic_vector(7 downto 0);\n",
                        "  signal inp7 : std_logic_vector(7 downto 0);\n",
                        "  signal other2 : std_logic_vector(7 downto 0);\n",
                        "  signal inp8 : std_logic_vector(7 downto 0);\n",
                        "  type state_proc_read is (state_0, state_1, state_2);\n",
                        "  signal s_proc_read : state_proc_read := state_0;\n",
                        "  type state_proc_write is (state_0, state_1, state_2);\n",
                        "  signal s_proc_write : state_proc_write := state_0;\n",
                        "  signal addr : unsigned(31 downto 0);\n",
                        "  signal prot : unsigned(2 downto 0);\n",
                        "  signal data : std_logic_vector(31 downto 0);\n",
                        "  signal strb : std_logic_vector(3 downto 0);\n",
                        "begin\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (buffer assignment)\n",
                        "  axi_awready <= buffer_axi_awready;\n",
                        "  axi_wready <= buffer_axi_wready;\n",
                        "  axi_bresp <= buffer_axi_bresp;\n",
                        "  axi_bvalid <= buffer_axi_bvalid;\n",
                        "  axi_arready <= buffer_axi_arready;\n",
                        "  axi_rdata <= buffer_axi_rdata;\n",
                        "  axi_rresp <= buffer_axi_rresp;\n",
                        "  axi_rvalid <= buffer_axi_rvalid;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other <= (inp) or (inp1);\n",
                        "  inp2 <= other;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other1 <= (inp3) or (inp4);\n",
                        "  inp5 <= other1;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other2 <= (inp6) or (inp7);\n",
                        "  inp8 <= other2;\n",
                        "  \n",
                        "\n",
                        "  proc_read: process(clk)\n",
                        "    variable data1 : std_logic_vector(31 downto 0);\n",
                        "    variable temp : boolean;\n",
                        "    variable temp1 : std_logic_vector(7 downto 0);\n",
                        "    variable temp2 : std_logic_vector(7 downto 0);\n",
                        "    variable first : std_logic_vector(7 downto 0);\n",
                        "    variable first1 : std_logic_vector(15 downto 0);\n",
                        "    variable temp3 : std_logic_vector(15 downto 0);\n",
                        "    variable first2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : boolean;\n",
                        "    variable temp5 : std_logic_vector(7 downto 0);\n",
                        "    variable temp6 : std_logic_vector(7 downto 0);\n",
                        "    variable first3 : std_logic_vector(7 downto 0);\n",
                        "    variable first4 : std_logic_vector(15 downto 0);\n",
                        "    variable temp7 : std_logic_vector(15 downto 0);\n",
                        "    variable first5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp8 : boolean;\n",
                        "    variable temp9 : std_logic_vector(7 downto 0);\n",
                        "    variable temp10 : std_logic_vector(7 downto 0);\n",
                        "    variable first6 : std_logic_vector(7 downto 0);\n",
                        "    variable first7 : std_logic_vector(15 downto 0);\n",
                        "    variable temp11 : std_logic_vector(15 downto 0);\n",
                        "    variable first8 : std_logic_vector(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_read <= state_0;\n",
                        "        buffer_axi_arready <= '0';\n",
                        "        buffer_axi_rdata <= \"00000000000000000000000000000000\";\n",
                        "        buffer_axi_rresp <= \"00\";\n",
                        "        buffer_axi_rvalid <= '0';\n",
                        "      else\n",
                        "        case s_proc_read is\n",
                        "          when state_0 =>\n",
                        "            s_proc_read <= state_1;\n",
                        "            buffer_axi_arready <= '1';\n",
                        "          when state_1 =>\n",
                        "            if axi_arvalid = '1' then\n",
                        "              s_proc_read <= state_2;\n",
                        "              buffer_axi_arready <= '0';\n",
                        "              data1 := \"00000000000000000000000000000000\";\n",
                        "              temp := (unsigned(axi_araddr(31 downto 2)) = 0);\n",
                        "              if temp then\n",
                        "                temp1 := inp;\n",
                        "                temp2 := inp1;\n",
                        "                first := inp2;\n",
                        "                first1 := (first) & (\"00000000\");\n",
                        "                temp3 := (temp2) & (temp1);\n",
                        "                first2 := (first1) & (temp3);\n",
                        "                data1 := first2;\n",
                        "              else\n",
                        "                temp4 := (unsigned(axi_araddr(31 downto 2)) = 4);\n",
                        "                if temp4 then\n",
                        "                  temp5 := inp3;\n",
                        "                  temp6 := inp4;\n",
                        "                  first3 := inp5;\n",
                        "                  first4 := (first3) & (\"00000000\");\n",
                        "                  temp7 := (temp6) & (temp5);\n",
                        "                  first5 := (first4) & (temp7);\n",
                        "                  data1 := first5;\n",
                        "                else\n",
                        "                  temp8 := (unsigned(axi_araddr(31 downto 2)) = 5);\n",
                        "                  if temp8 then\n",
                        "                    temp9 := inp6;\n",
                        "                    temp10 := inp7;\n",
                        "                    first6 := inp8;\n",
                        "                    first7 := (first6) & (\"00000000\");\n",
                        "                    temp11 := (temp10) & (temp9);\n",
                        "                    first8 := (first7) & (temp11);\n",
                        "                    data1 := first8;\n",
                        "                  end if;\n",
                        "                end if;\n",
                        "              end if;\n",
                        "              buffer_axi_rdata <= data1;\n",
                        "              buffer_axi_rresp <= \"00\";\n",
                        "              buffer_axi_rvalid <= '1';\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            if axi_rready = '1' then\n",
                        "              buffer_axi_rvalid <= '0';\n",
                        "              s_proc_read <= state_1;\n",
                        "              buffer_axi_arready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  proc_write: process(clk)\n",
                        "    variable var : std_logic;\n",
                        "    variable var1 : std_logic;\n",
                        "    variable temp : std_logic;\n",
                        "    variable temp1 : boolean;\n",
                        "    variable alias1 : unsigned(31 downto 0);\n",
                        "    variable temp2 : std_logic;\n",
                        "    variable temp3 : boolean;\n",
                        "    variable alias2 : std_logic_vector(31 downto 0);\n",
                        "    variable alias3 : std_logic_vector(3 downto 0);\n",
                        "    variable temp4 : std_logic;\n",
                        "    variable temp5 : std_logic;\n",
                        "    variable temp6 : std_logic;\n",
                        "    variable temp7 : std_logic;\n",
                        "    variable temp8 : std_logic;\n",
                        "    variable temp9 : boolean;\n",
                        "    variable temp10 : std_logic_vector(1 downto 0);\n",
                        "    variable temp11 : std_logic_vector(3 downto 0);\n",
                        "    variable first : std_logic_vector(7 downto 0);\n",
                        "    variable temp12 : std_logic_vector(1 downto 0);\n",
                        "    variable temp13 : std_logic_vector(3 downto 0);\n",
                        "    variable first1 : std_logic_vector(7 downto 0);\n",
                        "    variable temp14 : std_logic_vector(1 downto 0);\n",
                        "    variable temp15 : std_logic_vector(3 downto 0);\n",
                        "    variable first2 : std_logic_vector(7 downto 0);\n",
                        "    variable temp16 : std_logic_vector(1 downto 0);\n",
                        "    variable temp17 : std_logic_vector(3 downto 0);\n",
                        "    variable first3 : std_logic_vector(7 downto 0);\n",
                        "    variable first4 : std_logic_vector(15 downto 0);\n",
                        "    variable temp18 : std_logic_vector(15 downto 0);\n",
                        "    variable first5 : std_logic_vector(31 downto 0);\n",
                        "    variable val : std_logic_vector(31 downto 0);\n",
                        "    variable temp19 : boolean;\n",
                        "    variable temp20 : boolean;\n",
                        "    variable temp21 : boolean;\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_write <= state_0;\n",
                        "        buffer_axi_awready <= '0';\n",
                        "        buffer_axi_wready <= '0';\n",
                        "        buffer_axi_bresp <= \"00\";\n",
                        "        buffer_axi_bvalid <= '0';\n",
                        "      else\n",
                        "        case s_proc_write is\n",
                        "          when state_0 =>\n",
                        "            s_proc_write <= state_1;\n",
                        "            var := '0';\n",
                        "            var1 := '0';\n",
                        "            buffer_axi_awready <= '1';\n",
                        "            buffer_axi_wready <= '1';\n",
                        "          when state_1 =>\n",
                        "            temp := not (var);\n",
                        "            temp1 := temp = '1';\n",
                        "            if temp1 then\n",
                        "              alias1 := axi_awaddr;\n",
                        "              addr <= axi_awaddr;\n",
                        "              prot <= axi_awprot;\n",
                        "            end if;\n",
                        "            temp2 := not (var1);\n",
                        "            temp3 := temp2 = '1';\n",
                        "            if temp3 then\n",
                        "              alias2 := axi_wdata;\n",
                        "              data <= axi_wdata;\n",
                        "              alias3 := axi_wstrb;\n",
                        "              strb <= axi_wstrb;\n",
                        "            end if;\n",
                        "            temp4 := (var) or (axi_awvalid);\n",
                        "            var := temp4;\n",
                        "            temp5 := (var1) or (axi_wvalid);\n",
                        "            var1 := temp5;\n",
                        "            temp6 := not (var);\n",
                        "            buffer_axi_awready <= temp6;\n",
                        "            temp7 := not (var1);\n",
                        "            buffer_axi_wready <= temp7;\n",
                        "            temp8 := (var) and (var1);\n",
                        "            temp9 := temp8 = '1';\n",
                        "            if temp9 then\n",
                        "              s_proc_write <= state_2;\n",
                        "              temp10 := (alias3(0)) & (alias3(0));\n",
                        "              temp11 := (temp10) & (temp10);\n",
                        "              first := (temp11) & (temp11);\n",
                        "              temp12 := (alias3(1)) & (alias3(1));\n",
                        "              temp13 := (temp12) & (temp12);\n",
                        "              first1 := (temp13) & (temp13);\n",
                        "              temp14 := (alias3(2)) & (alias3(2));\n",
                        "              temp15 := (temp14) & (temp14);\n",
                        "              first2 := (temp15) & (temp15);\n",
                        "              temp16 := (alias3(3)) & (alias3(3));\n",
                        "              temp17 := (temp16) & (temp16);\n",
                        "              first3 := (temp17) & (temp17);\n",
                        "              first4 := (first3) & (first2);\n",
                        "              temp18 := (first1) & (first);\n",
                        "              first5 := (first4) & (temp18);\n",
                        "              val := first5;\n",
                        "              temp19 := (unsigned(alias1(31 downto 2)) = 0);\n",
                        "              if temp19 then\n",
                        "                inp <= std_logic_vector(alias2(7 downto 0));\n",
                        "                inp1 <= std_logic_vector(alias2(15 downto 8));\n",
                        "              else\n",
                        "                temp20 := (unsigned(alias1(31 downto 2)) = 4);\n",
                        "                if temp20 then\n",
                        "                  inp3 <= std_logic_vector(alias2(7 downto 0));\n",
                        "                  inp4 <= std_logic_vector(alias2(15 downto 8));\n",
                        "                else\n",
                        "                  temp21 := (unsigned(alias1(31 downto 2)) = 5);\n",
                        "                  if temp21 then\n",
                        "                    inp6 <= std_logic_vector(alias2(7 downto 0));\n",
                        "                    inp7 <= std_logic_vector(alias2(15 downto 8));\n",
                        "                  end if;\n",
                        "                end if;\n",
                        "              end if;\n",
                        "              buffer_axi_bresp <= \"00\";\n",
                        "              buffer_axi_bvalid <= '1';\n",
                        "            else\n",
                        "              s_proc_write <= state_1;\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            if axi_bready = '1' then\n",
                        "              buffer_axi_bvalid <= '0';\n",
                        "              s_proc_write <= state_1;\n",
                        "              var := '0';\n",
                        "              var1 := '0';\n",
                        "              buffer_axi_awready <= '1';\n",
                        "              buffer_axi_wready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "end architecture arch_ExampleEntity;\n"
                    ]
                }
            ],
            "source": [
                "from __future__ import annotations\n",
                "\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class RegOr(reg32.Register):\n",
                "    # Type annotations of Register define the layout of the register.\n",
                "\n",
                "    # MemFields keep their value after each write operation.\n",
                "    inp_a: reg32.MemField[7:0]\n",
                "    inp_b: reg32.MemField[15:8]\n",
                "\n",
                "    # Normal fields are not automatically assigned new values.\n",
                "    # User logic like the following _impl_concurrent_ function\n",
                "    # can set their value.\n",
                "    output: reg32.Field[31:24]\n",
                "\n",
                "    # When _impl_concurrent_ is defined it is evaluated in a\n",
                "    # std.concurrent context. This example performs an or operation\n",
                "    # of the two input fields an assigns the result to the output.\n",
                "    def _impl_concurrent_(self) -> None:\n",
                "        self.output <<= self.inp_a.val() | self.inp_b.val()\n",
                "\n",
                "class AddrMap(reg32.AddrMap):\n",
                "    # this AddrMap contains three instances of RegOr\n",
                "    # at the memory offsets 0x00, 0x10 and 0x14\n",
                "\n",
                "    reg_0: RegOr[0x00]\n",
                "    reg_1: RegOr[0x10]\n",
                "    reg_2: RegOr[0x14]\n",
                "\n",
                "class ExampleEntity(AxiBaseEntity):\n",
                "    def gen_addr_map(self):\n",
                "        return AddrMap()\n",
                "\n",
                "print(std.VhdlCompiler.to_string(ExampleEntity))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## SystemRDL\n",
                "\n",
                "It is possible, to export design documentation in the SystemRDL format. The document contains\n",
                "\n",
                "* the layout of the register device\n",
                "* Python doc strings\n",
                "* meta data added using typing.Annotated\n",
                "\n",
                "The last example in this notebook contains a more complex example and shows, how to further process SystemRDL to HTML."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 4,
            "metadata": {},
            "outputs": [
                {
                    "name": "stdout",
                    "output_type": "stream",
                    "text": [
                        "addrmap SystemRdlExample {\n",
                        "  name = \"SystemRdlExample\";\n",
                        "  desc = \"This address map contains multiple binary registers\n",
                        "    and is documented in Python.\";\n",
                        "  default regwidth = 32;\n",
                        "  \n",
                        "  \n",
                        "  reg {\n",
                        "    desc = \"The doc strings of register objects are added to the SystemRDL documentation.\n",
                        "\n",
                        "    This register is a generalization of the previous RegOr. The binary operation\n",
                        "    it performs is defined at compile time in _config_.\";\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_a [7:0];\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_b [15:8];\n",
                        "    \n",
                        "    field {\n",
                        "      desc = \"this text describes the output field\";\n",
                        "      sw = r;\n",
                        "    } output [31:24];\n",
                        "  } reg_or @ 0x0;\n",
                        "  \n",
                        "  \n",
                        "  reg {\n",
                        "    desc = \"The doc strings of register objects are added to the SystemRDL documentation.\n",
                        "\n",
                        "    This register is a generalization of the previous RegOr. The binary operation\n",
                        "    it performs is defined at compile time in _config_.\";\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_a [7:0];\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_b [15:8];\n",
                        "    \n",
                        "    field {\n",
                        "      desc = \"this text describes the output field\";\n",
                        "      sw = r;\n",
                        "    } output [31:24];\n",
                        "  } reg_xor @ 0x10;\n",
                        "  \n",
                        "  \n",
                        "  reg {\n",
                        "    desc = \"The doc strings of register objects are added to the SystemRDL documentation.\n",
                        "\n",
                        "    This register is a generalization of the previous RegOr. The binary operation\n",
                        "    it performs is defined at compile time in _config_.\";\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_a [7:0];\n",
                        "    \n",
                        "    field {\n",
                        "    } inp_b [15:8];\n",
                        "    \n",
                        "    field {\n",
                        "      desc = \"this text describes the output field\";\n",
                        "      sw = r;\n",
                        "    } output [31:24];\n",
                        "  } reg_and @ 0x14;\n",
                        "  \n",
                        "};\n"
                    ]
                }
            ],
            "source": [
                "from cohdl.std.reg import to_system_rdl\n",
                "\n",
                "class RegBinOp(reg32.Register):\n",
                "    \"\"\"\n",
                "    The doc strings of register objects are added to the SystemRDL documentation.\n",
                "\n",
                "    This register is a generalization of the previous RegOr. The binary operation\n",
                "    it performs is defined at compile time in _config_.\n",
                "    \"\"\"\n",
                "\n",
                "    inp_a: reg32.MemField[7:0]\n",
                "    inp_b: reg32.MemField[15:8]\n",
                "\n",
                "    # The declaration of register objects can be wrapped in a typing.Annotated object.\n",
                "    # This has no effect on the generated VHDL but the metadata (in this case the\n",
                "    # read-only memory attribute and a info string)\n",
                "    # will show up in the generated SystemRDL documentation.\n",
                "    output: Ann[reg32.Field[31:24], reg32.Access.r, \"this text describes the output field\"]\n",
                "\n",
                "    def _config_(self, operation):\n",
                "        # the optional config method is used to define the type of\n",
                "        # operation performed by this register\n",
                "        self.op = operation\n",
                "\n",
                "    def _impl_concurrent_(self) -> None:\n",
                "        self.output <<= self.op(self.inp_a.val(), self.inp_b.val())\n",
                "\n",
                "class SystemRdlExample(reg32.AddrMap):\n",
                "    \"\"\"\n",
                "    This address map contains multiple binary registers\n",
                "    and is documented in Python.\n",
                "    \"\"\"\n",
                "\n",
                "    # this AddrMap contains three instances of RegOr\n",
                "    # at the memory offsets 0x00, 0x10 and 0x14\n",
                "\n",
                "    reg_or: RegBinOp[0x00]\n",
                "    reg_xor: RegBinOp[0x10]\n",
                "    reg_and: RegBinOp[0x14]\n",
                "\n",
                "    def _config_(self):\n",
                "        self.reg_or._config_(lambda a, b: a|b)\n",
                "        self.reg_xor._config_(lambda a, b: a^b)\n",
                "        self.reg_and._config_(lambda a, b: a&b)\n",
                "\n",
                "# generate SystemRDL documentation\n",
                "print(to_system_rdl(SystemRdlExample()))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## RegFiles\n",
                "\n",
                "`RegFiles` are collections of register objects, they contain `RegisterObjects` (like `reg32.Register`) or nested `RegFiles`. `AddrMap` is just a special case of a `RegFile` with the ability to connect to bus interfaces."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 5,
            "metadata": {},
            "outputs": [],
            "source": [
                "class ClkDevice(reg32.RegFile, word_count=2):\n",
                "    \"\"\"\n",
                "    Defines a counter, that is incremented synchronous to the\n",
                "    bus clock. The counter value can be used as an accurate time source.\n",
                "    \"\"\"\n",
                "\n",
                "    class Ctrl(reg32.Register):\n",
                "        \"\"\"\n",
                "        contains the control parameters of the clock device\n",
                "        \"\"\"\n",
                "\n",
                "        enable: Ann[reg32.MemField[0, Null], \"set this field to '1' to start the clock\"]\n",
                "        prescaler: Ann[reg32.MemUField[31:16, 1], \"prescaler factor\"]\n",
                "\n",
                "    ctrl: Ctrl[0]\n",
                "    count: reg32.UWord[4]\n",
                "    \n",
                "    def _config_(self):\n",
                "        self._counter = Signal[Unsigned[32]](0)\n",
                "    \n",
                "    def _impl_sequential_(self) -> None:\n",
                "        # _impl_sequential_ is similar to _impl_concurrent_\n",
                "        # it is evaluated in its own sequential context and inherits\n",
                "        # clock/reset from the bus interface\n",
                "\n",
                "        if self.ctrl.enable:\n",
                "            if self._counter >= self.ctrl.prescaler.val():\n",
                "                self.count <<= self.count.raw + 1\n",
                "                self._counter <<= 0\n",
                "            else:\n",
                "                self._counter <<= self._counter + 1"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 6,
            "metadata": {},
            "outputs": [],
            "source": [
                "class RgbPwm(reg32.Register):\n",
                "    \"\"\"\n",
                "    controls the brightness of the three color channels of an rgb LED\n",
                "    \"\"\"\n",
                "\n",
                "    r: Ann[reg32.MemUField[7:0, 0], \"controls strength of color red\"]\n",
                "    g: Ann[reg32.MemUField[15:8, 0], \"controls strength of color green\"]\n",
                "    b: Ann[reg32.MemUField[23:16, 0], \"controls strength of color blue\"]\n",
                "    \n",
                "    def _config_(self, out_rgb: Signal[BitVector[3]]):\n",
                "        self._out = out_rgb\n",
                "        self._full_cnt = Signal[Unsigned[16]](0)\n",
                "        self._cnt = self._full_cnt.msb(8).unsigned\n",
                "    \n",
                "    def _impl_sequential_(self):\n",
                "        self._full_cnt <<= self._full_cnt + 1\n",
                "        self._out[0] <<= self._cnt < self.r.val()\n",
                "        self._out[1] <<= self._cnt < self.g.val()\n",
                "        self._out[2] <<= self._cnt < self.b.val()"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 7,
            "metadata": {},
            "outputs": [],
            "source": [
                "class SlowTask(reg32.Register):\n",
                "    \"\"\"\n",
                "    Example for a register that performs a slow task.\n",
                "    Write '1' to 'flag' to start the task. This bit will be cleared\n",
                "    automatically once the task is done and the register is ready\n",
                "    to process more data.\n",
                "    \"\"\"\n",
                "\n",
                "    input: Ann[reg32.MemField[15:0], \"input data of the operations\"]\n",
                "    flag: Ann[reg32.FlagField[16], \"write '1' to start operation\"]\n",
                "    \n",
                "    async def _impl_sequential_(self):\n",
                "        # wait util '1' is written to bit 16 of this register\n",
                "        # `flag` will read as '1' until it is explicitly cleared\n",
                "        await self.flag.is_set()\n",
                "\n",
                "        # perform some long running task\n",
                "        counter = Signal[Unsigned[16]](self.input.val())\n",
                "        while counter:\n",
                "            counter <<= counter - 1\n",
                "        \n",
                "        # clear the flag bit to indicate, that the register\n",
                "        # is not longer busy\n",
                "        self.flag.clear()\n",
                "    \n",
                "    async def _impl_sequential_(self):\n",
                "        # equivalent to previous function but using\n",
                "        # async with to wait-for and clear the flag\n",
                "\n",
                "        async with self.flag:\n",
                "            counter = Signal[Unsigned[16]](self.input.val())\n",
                "\n",
                "            while counter:\n",
                "                counter <<= counter - 1"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 8,
            "metadata": {},
            "outputs": [],
            "source": [
                "class Notifications(reg32.Register):\n",
                "    \"\"\"\n",
                "    This register demonstrates, how notification types can be used to react to\n",
                "    register reads/writes. The fields `read_count` and `write_count` are incremented\n",
                "    every time the respective operation is performed on the register.\n",
                "    `data` is a normal register field that can be read and written.\n",
                "    \"\"\"\n",
                "\n",
                "    data: reg32.MemField[15:0, Null]\n",
                "    read_count: Ann[reg32.UField[23:16, 0], reg32.Access.r, \"incremented each time the register is read\"]\n",
                "    write_count: Ann[reg32.UField[31:24, 0], reg32.Access.r, \"incremented each time the register is written\"]\n",
                "\n",
                "    notify_read: reg32.PushOnNotify.Read\n",
                "    notify_write: reg32.PushOnNotify.Write\n",
                "\n",
                "    def _impl_sequential_(self):\n",
                "        if self.notify_read:\n",
                "            # self.rd_notification is true for one clock cycle after each\n",
                "            # read from the current register\n",
                "            self.read_count <<= self.read_count.val() + 1\n",
                "        if self.notify_write:\n",
                "            # self.wr_notification is true for one clock cycle after each\n",
                "            # write to the current register\n",
                "            self.write_count <<= self.write_count.val() + 1\n"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## customizing read and write behavior\n",
                "\n",
                "It is also possible to define the register behavior inline by overriding the methods `_on_read_` and `_on_write_` (with `def` or `async def` functions).\n",
                "These methods are called in the context of the corresponding memory interface transaction. If they are defined as coroutines stretching multiple clock ticks, the response will be delayed.\n",
                "\n",
                "### `_on_write_`\n",
                "\n",
                "* is called for each write access to the register\n",
                "* receives the incoming data parsed into an instance of Self as its only argument\n",
                "* returns an instance of Self, this value is used to update the MemFields/FlagFields of the register. For registers without such fields the return value is ignored an can be set to None.\n",
                "* the default version of this function returns the incoming data unchanged\n",
                "\n",
                "### `_on_read_`\n",
                "\n",
                "* is called for each read access to the register\n",
                "* returns an instance of Self, this value is serialized and sent back in the read response\n",
                "* the default version of this function returns `self`"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 9,
            "metadata": {},
            "outputs": [],
            "source": [
                "class CustomizedRegister(reg32.Register):\n",
                "    \"\"\"\n",
                "    This register demonstrates an alternative way to implement read/write behavior\n",
                "    of register types. It overloads the methods _on_read_ and _on_write_\n",
                "    to inject code into the bus transaction itself.\n",
                "\n",
                "    _on_write_ is called for every write access to the current register address.\n",
                "    The received data is converted to in instance of Self and used as the single argument.\n",
                "    The returned value is used to update MemFields and FlagFields.\n",
                "\n",
                "    _on_read_ is called for every read access to the current register address.\n",
                "    It takes no arguments. The returned value - an instance of Self - is converted\n",
                "    to a 32-Bit vector and passed to the read response.\n",
                "    \"\"\"\n",
                "\n",
                "    field_a: reg32.MemField[7:0]\n",
                "    field_b: reg32.MemField[15:8]\n",
                "\n",
                "    output: reg32.Field[31:24]\n",
                "\n",
                "    def _config_(self):\n",
                "        self._wr_count = Signal[Unsigned[8]](Null, name=\"wr_count\")\n",
                "        self._rd_count = Signal[Unsigned[8]](Null, name=\"rd_count\")\n",
                "\n",
                "    async def _on_write_(self: Self, data: Self) -> Self | None:\n",
                "        self._wr_count <<= self._wr_count + 1\n",
                "\n",
                "        # The call operator of registers returns a copy of the register.\n",
                "        # All fields specified in the argument list are replaced with\n",
                "        # the given value.\n",
                "\n",
                "        # Here we are returning a copy of data with the value of field_a\n",
                "        # inverted for demonstration purposes\n",
                "        return data(\n",
                "            field_a=~data.field_a.val()\n",
                "        )\n",
                "\n",
                "    async def _on_read_(self: Self) -> Self:\n",
                "        self._rd_count <<= self._rd_count + 1\n",
                "        \n",
                "        # The read operation returns the access counters in field_a\n",
                "        # and field_b.\n",
                "        # Output is the result of an or operation of the previously inverted\n",
                "        # field_a and field_b.\n",
                "        return self(\n",
                "            field_a=self._wr_count,\n",
                "            field_b=self._rd_count,\n",
                "            output=self.field_a.val()|self.field_b.val()\n",
                "        )"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": 10,
            "metadata": {},
            "outputs": [
                {
                    "name": "stdout",
                    "output_type": "stream",
                    "text": [
                        "\u001b[0mlibrary ieee;\n",
                        "use ieee.std_logic_1164.all;\n",
                        "use ieee.numeric_std.all;\n",
                        "\n",
                        "\n",
                        "entity FullEntity is\n",
                        "  port (\n",
                        "    clk : in std_logic;\n",
                        "    reset : in std_logic;\n",
                        "    axi_awaddr : in unsigned(31 downto 0);\n",
                        "    axi_awprot : in unsigned(2 downto 0);\n",
                        "    axi_awvalid : in std_logic;\n",
                        "    axi_awready : out std_logic;\n",
                        "    axi_wdata : in std_logic_vector(31 downto 0);\n",
                        "    axi_wstrb : in std_logic_vector(3 downto 0);\n",
                        "    axi_wvalid : in std_logic;\n",
                        "    axi_wready : out std_logic;\n",
                        "    axi_bresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_bvalid : out std_logic;\n",
                        "    axi_bready : in std_logic;\n",
                        "    axi_araddr : in unsigned(31 downto 0);\n",
                        "    axi_arprot : in unsigned(2 downto 0);\n",
                        "    axi_arvalid : in std_logic;\n",
                        "    axi_arready : out std_logic;\n",
                        "    axi_rdata : out std_logic_vector(31 downto 0);\n",
                        "    axi_rresp : out std_logic_vector(1 downto 0);\n",
                        "    axi_rvalid : out std_logic;\n",
                        "    axi_rready : in std_logic;\n",
                        "    rgb : out std_logic_vector(2 downto 0)\n",
                        "    );\n",
                        "end FullEntity;\n",
                        "\n",
                        "\n",
                        "architecture arch_FullEntity of FullEntity is\n",
                        "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
                        "  begin\n",
                        "    if inp then\n",
                        "      return('1');\n",
                        "    else\n",
                        "      return('0');\n",
                        "    end if;\n",
                        "  end function cohdl_bool_to_std_logic;\n",
                        "  signal buffer_axi_awready : std_logic := '0';\n",
                        "  signal buffer_axi_wready : std_logic := '0';\n",
                        "  signal buffer_axi_bresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_bvalid : std_logic := '0';\n",
                        "  signal buffer_axi_arready : std_logic := '0';\n",
                        "  signal buffer_axi_rdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
                        "  signal buffer_axi_rresp : std_logic_vector(1 downto 0) := \"00\";\n",
                        "  signal buffer_axi_rvalid : std_logic := '0';\n",
                        "  signal buffer_rgb : std_logic_vector(2 downto 0);\n",
                        "  signal inp : std_logic_vector(7 downto 0);\n",
                        "  signal inp1 : std_logic_vector(7 downto 0);\n",
                        "  signal other : std_logic_vector(7 downto 0);\n",
                        "  signal inp2 : std_logic_vector(7 downto 0);\n",
                        "  signal a : std_logic_vector(7 downto 0);\n",
                        "  signal b : std_logic_vector(7 downto 0);\n",
                        "  signal other1 : std_logic_vector(7 downto 0);\n",
                        "  signal inp3 : std_logic_vector(7 downto 0);\n",
                        "  signal a1 : std_logic_vector(7 downto 0);\n",
                        "  signal b1 : std_logic_vector(7 downto 0);\n",
                        "  signal other2 : std_logic_vector(7 downto 0);\n",
                        "  signal inp4 : std_logic_vector(7 downto 0);\n",
                        "  signal a2 : std_logic_vector(7 downto 0);\n",
                        "  signal b2 : std_logic_vector(7 downto 0);\n",
                        "  signal other3 : std_logic_vector(7 downto 0);\n",
                        "  signal inp5 : std_logic_vector(7 downto 0);\n",
                        "  signal sig : unsigned(31 downto 0) := unsigned'(\"00000000000000000000000000000000\");\n",
                        "  signal sig1 : unsigned(31 downto 0) := unsigned'(\"00000000000000000000000000000000\");\n",
                        "  signal inp6 : std_logic := '0';\n",
                        "  signal inp7 : unsigned(15 downto 0) := unsigned'(\"0000000000000001\");\n",
                        "  signal sig2 : unsigned(15 downto 0) := unsigned'(\"0000000000000000\");\n",
                        "  signal inp8 : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  signal inp9 : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  signal inp10 : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  type state_impl_sequential is (state_0, state_1);\n",
                        "  signal s_impl_sequential : state_impl_sequential := state_0;\n",
                        "  signal sync_flag_1_rx : std_logic := '0';\n",
                        "  signal sync_flag_1_tx : std_logic := '0';\n",
                        "  signal sig3 : unsigned(15 downto 0);\n",
                        "  signal inp11 : std_logic_vector(15 downto 0);\n",
                        "  signal inp12 : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  signal inp13 : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  signal sig4 : std_logic := '0';\n",
                        "  signal sig5 : std_logic := '0';\n",
                        "  signal sig6 : std_logic := '0';\n",
                        "  signal addr : unsigned(8 downto 0);\n",
                        "  signal sig7 : unsigned(31 downto 0);\n",
                        "  type array_type is array(0 to 63) of std_logic_vector(31 downto 0);\n",
                        "  signal bits : array_type := ( 0 => \"00000000000000000000000000000000\", 1 => \"00000000000000000000000000000001\", 2 => \"00000000000000000000000000000010\", 3 => \"00000000000000000000000000000011\", 4 => \"00000000000000000000000000000100\", 5 => \"00000000000000000000000000000101\", 6 => \"00000000000000000000000000000110\", 7 => \"00000000000000000000000000000111\", 8 => \"00000000000000000000000000001000\", 9 => \"00000000000000000000000000001001\", 10 => \"00000000000000000000000000001010\", 11 => \"00000000000000000000000000001011\", 12 => \"00000000000000000000000000001100\", 13 => \"00000000000000000000000000001101\", 14 => \"00000000000000000000000000001110\", 15 => \"00000000000000000000000000001111\", 16 => \"00000000000000000000000000010000\", 17 => \"00000000000000000000000000010001\", 18 => \"00000000000000000000000000010010\", 19 => \"00000000000000000000000000010011\", 20 => \"00000000000000000000000000010100\", 21 => \"00000000000000000000000000010101\", 22 => \"00000000000000000000000000010110\", 23 => \"00000000000000000000000000010111\", 24 => \"00000000000000000000000000011000\", 25 => \"00000000000000000000000000011001\", 26 => \"00000000000000000000000000011010\", 27 => \"00000000000000000000000000011011\", 28 => \"00000000000000000000000000011100\", 29 => \"00000000000000000000000000011101\", 30 => \"00000000000000000000000000011110\", 31 => \"00000000000000000000000000011111\", 32 => \"00000000000000000000000000100000\", 33 => \"00000000000000000000000000100001\", 34 => \"00000000000000000000000000100010\", 35 => \"00000000000000000000000000100011\", 36 => \"00000000000000000000000000100100\", 37 => \"00000000000000000000000000100101\", 38 => \"00000000000000000000000000100110\", 39 => \"00000000000000000000000000100111\", 40 => \"00000000000000000000000000101000\", 41 => \"00000000000000000000000000101001\", 42 => \"00000000000000000000000000101010\", 43 => \"00000000000000000000000000101011\", 44 => \"00000000000000000000000000101100\", 45 => \"00000000000000000000000000101101\", 46 => \"00000000000000000000000000101110\", 47 => \"00000000000000000000000000101111\", 48 => \"00000000000000000000000000110000\", 49 => \"00000000000000000000000000110001\", 50 => \"00000000000000000000000000110010\", 51 => \"00000000000000000000000000110011\", 52 => \"00000000000000000000000000110100\", 53 => \"00000000000000000000000000110101\", 54 => \"00000000000000000000000000110110\", 55 => \"00000000000000000000000000110111\", 56 => \"00000000000000000000000000111000\", 57 => \"00000000000000000000000000111001\", 58 => \"00000000000000000000000000111010\", 59 => \"00000000000000000000000000111011\", 60 => \"00000000000000000000000000111100\", 61 => \"00000000000000000000000000111101\", 62 => \"00000000000000000000000000111110\", 63 => \"00000000000000000000000000111111\" );\n",
                        "  signal sig8 : std_logic := '0';\n",
                        "  signal addr1 : unsigned(8 downto 0);\n",
                        "  signal val : std_logic_vector(31 downto 0);\n",
                        "  signal data : unsigned(31 downto 0);\n",
                        "  signal sig9 : std_logic := '0';\n",
                        "  signal addr2 : unsigned(11 downto 0);\n",
                        "  signal sig10 : unsigned(31 downto 0);\n",
                        "  type array_type1 is array(0 to 511) of std_logic_vector(31 downto 0);\n",
                        "  signal bits1 : array_type1;\n",
                        "  signal sig11 : std_logic := '0';\n",
                        "  signal addr3 : unsigned(11 downto 0);\n",
                        "  signal val1 : std_logic_vector(31 downto 0);\n",
                        "  signal data1 : unsigned(31 downto 0);\n",
                        "  type state_proc_read is (state_0, state_1, state_2, state_3, state_4, state_5, state_6);\n",
                        "  signal s_proc_read : state_proc_read := state_0;\n",
                        "  signal rd_count : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  signal inp14 : std_logic_vector(15 downto 0) := \"0000000000000000\";\n",
                        "  signal sig12 : std_logic_vector(7 downto 0);\n",
                        "  signal sig13 : std_logic_vector(7 downto 0);\n",
                        "  signal wr_count : unsigned(7 downto 0) := unsigned'(\"00000000\");\n",
                        "  type state_proc_write is (state_0, state_1, state_2);\n",
                        "  signal s_proc_write : state_proc_write := state_0;\n",
                        "  signal addr4 : unsigned(31 downto 0);\n",
                        "  signal prot : unsigned(2 downto 0);\n",
                        "  signal data2 : std_logic_vector(31 downto 0);\n",
                        "  signal strb : std_logic_vector(3 downto 0);\n",
                        "begin\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (buffer assignment)\n",
                        "  axi_awready <= buffer_axi_awready;\n",
                        "  axi_wready <= buffer_axi_wready;\n",
                        "  axi_bresp <= buffer_axi_bresp;\n",
                        "  axi_bvalid <= buffer_axi_bvalid;\n",
                        "  axi_arready <= buffer_axi_arready;\n",
                        "  axi_rdata <= buffer_axi_rdata;\n",
                        "  axi_rresp <= buffer_axi_rresp;\n",
                        "  axi_rvalid <= buffer_axi_rvalid;\n",
                        "  rgb <= buffer_rgb;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other <= (inp) or (inp1);\n",
                        "  inp2 <= other;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other1 <= (a) and (b);\n",
                        "  inp3 <= other1;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other2 <= (a1) or (b1);\n",
                        "  inp4 <= other2;\n",
                        "  \n",
                        "  -- CONCURRENT BLOCK (_impl_concurrent_)\n",
                        "  other3 <= (a2) xor (b2);\n",
                        "  inp5 <= other3;\n",
                        "  \n",
                        "\n",
                        "  impl_sequential: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable temp1 : boolean;\n",
                        "    variable src : unsigned(31 downto 0);\n",
                        "    variable temp2 : unsigned(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        sig <= unsigned'(\"00000000000000000000000000000000\");\n",
                        "        sig1 <= unsigned'(\"00000000000000000000000000000000\");\n",
                        "      else\n",
                        "        temp := inp6 = '1';\n",
                        "        if temp then\n",
                        "          temp1 := (sig1 >= inp7);\n",
                        "          if temp1 then\n",
                        "            src := (sig) + (1);\n",
                        "            sig <= src;\n",
                        "            sig1 <= unsigned'(\"00000000000000000000000000000000\");\n",
                        "          else\n",
                        "            temp2 := (sig1) + (1);\n",
                        "            sig1 <= temp2;\n",
                        "          end if;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_sequential1: process(clk)\n",
                        "    variable temp : unsigned(15 downto 0);\n",
                        "    variable temp1 : boolean;\n",
                        "    variable temp2 : boolean;\n",
                        "    variable temp3 : boolean;\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        sig2 <= unsigned'(\"0000000000000000\");\n",
                        "      else\n",
                        "        temp := (sig2) + (1);\n",
                        "        sig2 <= temp;\n",
                        "        temp1 := (unsigned(sig2(15 downto 8)) < inp8);\n",
                        "        buffer_rgb(0) <= cohdl_bool_to_std_logic(temp1);\n",
                        "        temp2 := (unsigned(sig2(15 downto 8)) < inp9);\n",
                        "        buffer_rgb(1) <= cohdl_bool_to_std_logic(temp2);\n",
                        "        temp3 := (unsigned(sig2(15 downto 8)) < inp10);\n",
                        "        buffer_rgb(2) <= cohdl_bool_to_std_logic(temp3);\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_sequential2: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable temp1 : boolean;\n",
                        "    variable temp2 : unsigned(15 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_impl_sequential <= state_0;\n",
                        "        sync_flag_1_rx <= '0';\n",
                        "      else\n",
                        "        case s_impl_sequential is\n",
                        "          when state_0 =>\n",
                        "            temp := (sync_flag_1_tx /= sync_flag_1_rx);\n",
                        "            if temp then\n",
                        "              s_impl_sequential <= state_1;\n",
                        "              sig3 <= unsigned(inp11);\n",
                        "            end if;\n",
                        "          when state_1 =>\n",
                        "            temp1 := (sig3 /= 0);\n",
                        "            if temp1 then\n",
                        "              s_impl_sequential <= state_1;\n",
                        "              temp2 := (sig3) - (1);\n",
                        "              sig3 <= temp2;\n",
                        "            else\n",
                        "              s_impl_sequential <= state_0;\n",
                        "              sync_flag_1_rx <= sync_flag_1_tx;\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_sequential3: process(clk)\n",
                        "    variable other4 : unsigned(7 downto 0);\n",
                        "    variable other5 : unsigned(7 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        inp12 <= unsigned'(\"00000000\");\n",
                        "        inp13 <= unsigned'(\"00000000\");\n",
                        "      else\n",
                        "        if sig4 = '1' then\n",
                        "          other4 := (inp12) + (1);\n",
                        "          inp12 <= other4;\n",
                        "        end if;\n",
                        "        if sig5 = '1' then\n",
                        "          other5 := (inp13) + (1);\n",
                        "          inp13 <= other5;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_read_memory: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable index : std_logic_vector(6 downto 0);\n",
                        "    variable temp1 : unsigned(6 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig6 = '1';\n",
                        "        if temp then\n",
                        "          index := std_logic_vector(unsigned(addr(8 downto 2)));\n",
                        "          temp1 := unsigned(index);\n",
                        "          sig7 <= unsigned(bits(to_integer(temp1)));\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_write_memory: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable val2 : std_logic_vector(6 downto 0);\n",
                        "    variable index : unsigned(6 downto 0);\n",
                        "    variable temp1 : unsigned(6 downto 0);\n",
                        "    variable temp2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : std_logic_vector(31 downto 0);\n",
                        "    variable temp5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp6 : unsigned(6 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig8 = '1';\n",
                        "        if temp then\n",
                        "          val2 := std_logic_vector(unsigned(addr1(8 downto 2)));\n",
                        "          index := unsigned(val2);\n",
                        "          temp1 := index;\n",
                        "          temp2 := not (val);\n",
                        "          temp3 := (bits(to_integer(temp1))) and (temp2);\n",
                        "          temp4 := (std_logic_vector(data)) and (val);\n",
                        "          temp5 := (temp3) or (temp4);\n",
                        "          temp6 := index;\n",
                        "          bits(to_integer(temp6)) <= temp5;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_read_memory1: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable index : std_logic_vector(9 downto 0);\n",
                        "    variable temp1 : unsigned(9 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig9 = '1';\n",
                        "        if temp then\n",
                        "          index := std_logic_vector(unsigned(addr2(11 downto 2)));\n",
                        "          temp1 := unsigned(index);\n",
                        "          sig10 <= unsigned(bits1(to_integer(temp1)));\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  impl_write_memory1: process(clk)\n",
                        "    variable temp : boolean;\n",
                        "    variable val2 : std_logic_vector(9 downto 0);\n",
                        "    variable index : unsigned(9 downto 0);\n",
                        "    variable temp1 : unsigned(9 downto 0);\n",
                        "    variable temp2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : std_logic_vector(31 downto 0);\n",
                        "    variable temp5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp6 : unsigned(9 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "      else\n",
                        "        temp := sig11 = '1';\n",
                        "        if temp then\n",
                        "          val2 := std_logic_vector(unsigned(addr3(11 downto 2)));\n",
                        "          index := unsigned(val2);\n",
                        "          temp1 := index;\n",
                        "          temp2 := not (val1);\n",
                        "          temp3 := (bits1(to_integer(temp1))) and (temp2);\n",
                        "          temp4 := (std_logic_vector(data1)) and (val1);\n",
                        "          temp5 := (temp3) or (temp4);\n",
                        "          temp6 := index;\n",
                        "          bits1(to_integer(temp6)) <= temp5;\n",
                        "        end if;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  proc_read: process(clk)\n",
                        "    variable data3 : std_logic_vector(31 downto 0);\n",
                        "    variable temp : boolean;\n",
                        "    variable temp1 : std_logic_vector(7 downto 0);\n",
                        "    variable temp2 : std_logic_vector(7 downto 0);\n",
                        "    variable first : std_logic_vector(7 downto 0);\n",
                        "    variable first1 : std_logic_vector(15 downto 0);\n",
                        "    variable temp3 : std_logic_vector(15 downto 0);\n",
                        "    variable first2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp4 : boolean;\n",
                        "    variable temp5 : std_logic_vector(7 downto 0);\n",
                        "    variable temp6 : std_logic_vector(7 downto 0);\n",
                        "    variable first3 : std_logic_vector(7 downto 0);\n",
                        "    variable first4 : std_logic_vector(15 downto 0);\n",
                        "    variable temp7 : std_logic_vector(15 downto 0);\n",
                        "    variable first5 : std_logic_vector(31 downto 0);\n",
                        "    variable temp8 : boolean;\n",
                        "    variable temp9 : std_logic_vector(7 downto 0);\n",
                        "    variable temp10 : std_logic_vector(7 downto 0);\n",
                        "    variable first6 : std_logic_vector(7 downto 0);\n",
                        "    variable first7 : std_logic_vector(15 downto 0);\n",
                        "    variable temp11 : std_logic_vector(15 downto 0);\n",
                        "    variable first8 : std_logic_vector(31 downto 0);\n",
                        "    variable temp12 : boolean;\n",
                        "    variable temp13 : std_logic_vector(7 downto 0);\n",
                        "    variable temp14 : std_logic_vector(7 downto 0);\n",
                        "    variable first9 : std_logic_vector(7 downto 0);\n",
                        "    variable first10 : std_logic_vector(15 downto 0);\n",
                        "    variable temp15 : std_logic_vector(15 downto 0);\n",
                        "    variable first11 : std_logic_vector(31 downto 0);\n",
                        "    variable temp16 : boolean;\n",
                        "    variable temp17 : std_logic_vector(1 downto 0);\n",
                        "    variable first12 : std_logic_vector(15 downto 0);\n",
                        "    variable first13 : std_logic_vector(15 downto 0);\n",
                        "    variable temp18 : std_logic_vector(31 downto 0);\n",
                        "    variable temp19 : boolean;\n",
                        "    variable temp20 : boolean;\n",
                        "    variable temp21 : std_logic_vector(7 downto 0);\n",
                        "    variable temp22 : std_logic_vector(7 downto 0);\n",
                        "    variable temp23 : std_logic_vector(7 downto 0);\n",
                        "    variable first14 : std_logic_vector(15 downto 0);\n",
                        "    variable temp24 : std_logic_vector(15 downto 0);\n",
                        "    variable first15 : std_logic_vector(31 downto 0);\n",
                        "    variable temp25 : boolean;\n",
                        "    variable temp26 : std_logic_vector(15 downto 0);\n",
                        "    variable temp27 : boolean;\n",
                        "    variable temp28 : std_logic;\n",
                        "    variable first16 : std_logic_vector(16 downto 0);\n",
                        "    variable temp29 : std_logic_vector(31 downto 0);\n",
                        "    variable temp30 : boolean;\n",
                        "    variable temp31 : std_logic_vector(15 downto 0);\n",
                        "    variable temp32 : std_logic_vector(7 downto 0);\n",
                        "    variable first17 : std_logic_vector(7 downto 0);\n",
                        "    variable first18 : std_logic_vector(23 downto 0);\n",
                        "    variable temp33 : std_logic_vector(31 downto 0);\n",
                        "    variable temp34 : boolean;\n",
                        "    variable temp35 : unsigned(7 downto 0);\n",
                        "    variable value : std_logic_vector(7 downto 0);\n",
                        "    variable inp15 : std_logic_vector(7 downto 0);\n",
                        "    variable inp16 : std_logic_vector(7 downto 0);\n",
                        "    variable temp36 : std_logic_vector(7 downto 0);\n",
                        "    variable temp37 : std_logic_vector(7 downto 0);\n",
                        "    variable first19 : std_logic_vector(7 downto 0);\n",
                        "    variable first20 : std_logic_vector(15 downto 0);\n",
                        "    variable temp38 : std_logic_vector(15 downto 0);\n",
                        "    variable first21 : std_logic_vector(31 downto 0);\n",
                        "    variable temp39 : boolean;\n",
                        "    variable addr5 : unsigned(31 downto 0);\n",
                        "    variable temp40 : boolean;\n",
                        "    variable addr6 : unsigned(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_read <= state_0;\n",
                        "        buffer_axi_arready <= '0';\n",
                        "        buffer_axi_rdata <= \"00000000000000000000000000000000\";\n",
                        "        buffer_axi_rresp <= \"00\";\n",
                        "        buffer_axi_rvalid <= '0';\n",
                        "        sig4 <= '0';\n",
                        "        rd_count <= unsigned'(\"00000000\");\n",
                        "        sig6 <= '0';\n",
                        "        sig9 <= '0';\n",
                        "      else\n",
                        "        sig4 <= '0';\n",
                        "        sig6 <= '0';\n",
                        "        sig9 <= '0';\n",
                        "        case s_proc_read is\n",
                        "          when state_0 =>\n",
                        "            s_proc_read <= state_1;\n",
                        "            buffer_axi_arready <= '1';\n",
                        "          when state_1 =>\n",
                        "            if axi_arvalid = '1' then\n",
                        "              buffer_axi_arready <= '0';\n",
                        "              data3 := \"00000000000000000000000000000000\";\n",
                        "              temp := (unsigned(axi_araddr(31 downto 2)) = 0);\n",
                        "              if temp then\n",
                        "                s_proc_read <= state_6;\n",
                        "                temp1 := inp;\n",
                        "                temp2 := inp1;\n",
                        "                first := inp2;\n",
                        "                first1 := (first) & (\"00000000\");\n",
                        "                temp3 := (temp2) & (temp1);\n",
                        "                first2 := (first1) & (temp3);\n",
                        "                data3 := first2;\n",
                        "                buffer_axi_rdata <= data3;\n",
                        "                buffer_axi_rresp <= \"00\";\n",
                        "                buffer_axi_rvalid <= '1';\n",
                        "              else\n",
                        "                temp4 := (unsigned(axi_araddr(31 downto 2)) = 4);\n",
                        "                if temp4 then\n",
                        "                  s_proc_read <= state_6;\n",
                        "                  temp5 := a;\n",
                        "                  temp6 := b;\n",
                        "                  first3 := inp3;\n",
                        "                  first4 := (first3) & (\"00000000\");\n",
                        "                  temp7 := (temp6) & (temp5);\n",
                        "                  first5 := (first4) & (temp7);\n",
                        "                  data3 := first5;\n",
                        "                  buffer_axi_rdata <= data3;\n",
                        "                  buffer_axi_rresp <= \"00\";\n",
                        "                  buffer_axi_rvalid <= '1';\n",
                        "                else\n",
                        "                  temp8 := (unsigned(axi_araddr(31 downto 2)) = 5);\n",
                        "                  if temp8 then\n",
                        "                    s_proc_read <= state_6;\n",
                        "                    temp9 := a1;\n",
                        "                    temp10 := b1;\n",
                        "                    first6 := inp4;\n",
                        "                    first7 := (first6) & (\"00000000\");\n",
                        "                    temp11 := (temp10) & (temp9);\n",
                        "                    first8 := (first7) & (temp11);\n",
                        "                    data3 := first8;\n",
                        "                    buffer_axi_rdata <= data3;\n",
                        "                    buffer_axi_rresp <= \"00\";\n",
                        "                    buffer_axi_rvalid <= '1';\n",
                        "                  else\n",
                        "                    temp12 := (unsigned(axi_araddr(31 downto 2)) = 6);\n",
                        "                    if temp12 then\n",
                        "                      s_proc_read <= state_6;\n",
                        "                      temp13 := a2;\n",
                        "                      temp14 := b2;\n",
                        "                      first9 := inp5;\n",
                        "                      first10 := (first9) & (\"00000000\");\n",
                        "                      temp15 := (temp14) & (temp13);\n",
                        "                      first11 := (first10) & (temp15);\n",
                        "                      data3 := first11;\n",
                        "                      buffer_axi_rdata <= data3;\n",
                        "                      buffer_axi_rresp <= \"00\";\n",
                        "                      buffer_axi_rvalid <= '1';\n",
                        "                    else\n",
                        "                      temp16 := (unsigned(axi_araddr(31 downto 2)) = 8);\n",
                        "                      if temp16 then\n",
                        "                        s_proc_read <= state_6;\n",
                        "                        temp17 := (inp6) & (inp6);\n",
                        "                        first12 := std_logic_vector(inp7);\n",
                        "                        first13 := (\"000000000000000\") & (std_logic_vector(temp17(0 downto 0)));\n",
                        "                        temp18 := (first12) & (first13);\n",
                        "                        data3 := temp18;\n",
                        "                        buffer_axi_rdata <= data3;\n",
                        "                        buffer_axi_rresp <= \"00\";\n",
                        "                        buffer_axi_rvalid <= '1';\n",
                        "                      else\n",
                        "                        temp19 := (unsigned(axi_araddr(31 downto 2)) = 9);\n",
                        "                        if temp19 then\n",
                        "                          s_proc_read <= state_6;\n",
                        "                          data3 := std_logic_vector(sig);\n",
                        "                          buffer_axi_rdata <= data3;\n",
                        "                          buffer_axi_rresp <= \"00\";\n",
                        "                          buffer_axi_rvalid <= '1';\n",
                        "                        else\n",
                        "                          temp20 := (unsigned(axi_araddr(31 downto 2)) = 12);\n",
                        "                          if temp20 then\n",
                        "                            s_proc_read <= state_6;\n",
                        "                            temp21 := std_logic_vector(inp8);\n",
                        "                            temp22 := std_logic_vector(inp9);\n",
                        "                            temp23 := std_logic_vector(inp10);\n",
                        "                            first14 := (\"00000000\") & (temp23);\n",
                        "                            temp24 := (temp22) & (temp21);\n",
                        "                            first15 := (first14) & (temp24);\n",
                        "                            data3 := first15;\n",
                        "                            buffer_axi_rdata <= data3;\n",
                        "                            buffer_axi_rresp <= \"00\";\n",
                        "                            buffer_axi_rvalid <= '1';\n",
                        "                          else\n",
                        "                            temp25 := (unsigned(axi_araddr(31 downto 2)) = 16);\n",
                        "                            if temp25 then\n",
                        "                              s_proc_read <= state_6;\n",
                        "                              temp26 := inp11;\n",
                        "                              temp27 := (sync_flag_1_tx /= sync_flag_1_rx);\n",
                        "                              temp28 := cohdl_bool_to_std_logic(temp27);\n",
                        "                              first16 := (temp28) & (temp26);\n",
                        "                              temp29 := (\"000000000000000\") & (first16);\n",
                        "                              data3 := temp29;\n",
                        "                              buffer_axi_rdata <= data3;\n",
                        "                              buffer_axi_rresp <= \"00\";\n",
                        "                              buffer_axi_rvalid <= '1';\n",
                        "                            else\n",
                        "                              temp30 := (unsigned(axi_araddr(31 downto 2)) = 20);\n",
                        "                              if temp30 then\n",
                        "                                s_proc_read <= state_6;\n",
                        "                                sig4 <= '1';\n",
                        "                                temp31 := inp14;\n",
                        "                                temp32 := std_logic_vector(inp12);\n",
                        "                                first17 := std_logic_vector(inp13);\n",
                        "                                first18 := (temp32) & (temp31);\n",
                        "                                temp33 := (first17) & (first18);\n",
                        "                                data3 := temp33;\n",
                        "                                buffer_axi_rdata <= data3;\n",
                        "                                buffer_axi_rresp <= \"00\";\n",
                        "                                buffer_axi_rvalid <= '1';\n",
                        "                              else\n",
                        "                                temp34 := (unsigned(axi_araddr(31 downto 2)) = 24);\n",
                        "                                if temp34 then\n",
                        "                                  s_proc_read <= state_6;\n",
                        "                                  temp35 := (rd_count) + (1);\n",
                        "                                  rd_count <= temp35;\n",
                        "                                  value := (sig12) or (sig13);\n",
                        "                                  inp15 := std_logic_vector(wr_count);\n",
                        "                                  inp16 := std_logic_vector(rd_count);\n",
                        "                                  temp36 := inp15;\n",
                        "                                  temp37 := inp16;\n",
                        "                                  first19 := value;\n",
                        "                                  first20 := (first19) & (\"00000000\");\n",
                        "                                  temp38 := (temp37) & (temp36);\n",
                        "                                  first21 := (first20) & (temp38);\n",
                        "                                  data3 := first21;\n",
                        "                                  buffer_axi_rdata <= data3;\n",
                        "                                  buffer_axi_rresp <= \"00\";\n",
                        "                                  buffer_axi_rvalid <= '1';\n",
                        "                                else\n",
                        "                                  temp39 := (unsigned(axi_araddr(31 downto 8)) = 16);\n",
                        "                                  if temp39 then\n",
                        "                                    s_proc_read <= state_2;\n",
                        "                                    addr5 := (axi_araddr) - (4096);\n",
                        "                                    addr <= unsigned(std_logic_vector(unsigned(addr5(8 downto 0))));\n",
                        "                                    sig6 <= '1';\n",
                        "                                  else\n",
                        "                                    temp40 := (unsigned(axi_araddr(31 downto 11)) = 4);\n",
                        "                                    if temp40 then\n",
                        "                                      s_proc_read <= state_4;\n",
                        "                                      addr6 := (axi_araddr) - (8192);\n",
                        "                                      addr2 <= unsigned(std_logic_vector(unsigned(addr6(11 downto 0))));\n",
                        "                                      sig9 <= '1';\n",
                        "                                    else\n",
                        "                                      s_proc_read <= state_6;\n",
                        "                                      buffer_axi_rdata <= data3;\n",
                        "                                      buffer_axi_rresp <= \"00\";\n",
                        "                                      buffer_axi_rvalid <= '1';\n",
                        "                                    end if;\n",
                        "                                  end if;\n",
                        "                                end if;\n",
                        "                              end if;\n",
                        "                            end if;\n",
                        "                          end if;\n",
                        "                        end if;\n",
                        "                      end if;\n",
                        "                    end if;\n",
                        "                  end if;\n",
                        "                end if;\n",
                        "              end if;\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            s_proc_read <= state_3;\n",
                        "          when state_3 =>\n",
                        "            s_proc_read <= state_6;\n",
                        "            data3 := std_logic_vector(sig7);\n",
                        "            buffer_axi_rdata <= data3;\n",
                        "            buffer_axi_rresp <= \"00\";\n",
                        "            buffer_axi_rvalid <= '1';\n",
                        "          when state_4 =>\n",
                        "            s_proc_read <= state_5;\n",
                        "          when state_5 =>\n",
                        "            s_proc_read <= state_6;\n",
                        "            data3 := std_logic_vector(sig10);\n",
                        "            buffer_axi_rdata <= data3;\n",
                        "            buffer_axi_rresp <= \"00\";\n",
                        "            buffer_axi_rvalid <= '1';\n",
                        "          when state_6 =>\n",
                        "            if axi_rready = '1' then\n",
                        "              buffer_axi_rvalid <= '0';\n",
                        "              s_proc_read <= state_1;\n",
                        "              buffer_axi_arready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "  \n",
                        "\n",
                        "  proc_write: process(clk)\n",
                        "    variable var : std_logic;\n",
                        "    variable var1 : std_logic;\n",
                        "    variable temp : std_logic;\n",
                        "    variable temp1 : boolean;\n",
                        "    variable alias1 : unsigned(31 downto 0);\n",
                        "    variable temp2 : std_logic;\n",
                        "    variable temp3 : boolean;\n",
                        "    variable alias2 : std_logic_vector(31 downto 0);\n",
                        "    variable alias3 : std_logic_vector(3 downto 0);\n",
                        "    variable temp4 : std_logic;\n",
                        "    variable temp5 : std_logic;\n",
                        "    variable temp6 : std_logic;\n",
                        "    variable temp7 : std_logic;\n",
                        "    variable temp8 : std_logic;\n",
                        "    variable temp9 : boolean;\n",
                        "    variable temp10 : std_logic_vector(1 downto 0);\n",
                        "    variable temp11 : std_logic_vector(3 downto 0);\n",
                        "    variable first : std_logic_vector(7 downto 0);\n",
                        "    variable temp12 : std_logic_vector(1 downto 0);\n",
                        "    variable temp13 : std_logic_vector(3 downto 0);\n",
                        "    variable first1 : std_logic_vector(7 downto 0);\n",
                        "    variable temp14 : std_logic_vector(1 downto 0);\n",
                        "    variable temp15 : std_logic_vector(3 downto 0);\n",
                        "    variable first2 : std_logic_vector(7 downto 0);\n",
                        "    variable temp16 : std_logic_vector(1 downto 0);\n",
                        "    variable temp17 : std_logic_vector(3 downto 0);\n",
                        "    variable first3 : std_logic_vector(7 downto 0);\n",
                        "    variable first4 : std_logic_vector(15 downto 0);\n",
                        "    variable temp18 : std_logic_vector(15 downto 0);\n",
                        "    variable first5 : std_logic_vector(31 downto 0);\n",
                        "    variable val2 : std_logic_vector(31 downto 0);\n",
                        "    variable temp19 : boolean;\n",
                        "    variable temp20 : boolean;\n",
                        "    variable temp21 : boolean;\n",
                        "    variable temp22 : boolean;\n",
                        "    variable temp23 : boolean;\n",
                        "    variable temp24 : boolean;\n",
                        "    variable temp25 : boolean;\n",
                        "    variable temp26 : boolean;\n",
                        "    variable temp27 : boolean;\n",
                        "    variable temp28 : std_logic;\n",
                        "    variable temp29 : boolean;\n",
                        "    variable temp30 : boolean;\n",
                        "    variable temp31 : unsigned(7 downto 0);\n",
                        "    variable value : std_logic_vector(7 downto 0);\n",
                        "    variable temp32 : std_logic_vector(7 downto 0);\n",
                        "    variable temp33 : boolean;\n",
                        "    variable addr5 : unsigned(31 downto 0);\n",
                        "    variable temp34 : std_logic_vector(31 downto 0);\n",
                        "    variable temp35 : std_logic_vector(31 downto 0);\n",
                        "    variable temp36 : std_logic_vector(31 downto 0);\n",
                        "    variable temp37 : std_logic_vector(31 downto 0);\n",
                        "  begin\n",
                        "    if rising_edge(clk) then\n",
                        "      if reset = '1' then\n",
                        "        s_proc_write <= state_0;\n",
                        "        buffer_axi_awready <= '0';\n",
                        "        buffer_axi_wready <= '0';\n",
                        "        inp6 <= '0';\n",
                        "        inp7 <= unsigned'(\"0000000000000001\");\n",
                        "        inp8 <= unsigned'(\"00000000\");\n",
                        "        inp9 <= unsigned'(\"00000000\");\n",
                        "        inp10 <= unsigned'(\"00000000\");\n",
                        "        sync_flag_1_tx <= '0';\n",
                        "        sig5 <= '0';\n",
                        "        inp14 <= \"0000000000000000\";\n",
                        "        wr_count <= unsigned'(\"00000000\");\n",
                        "        sig11 <= '0';\n",
                        "        buffer_axi_bresp <= \"00\";\n",
                        "        buffer_axi_bvalid <= '0';\n",
                        "      else\n",
                        "        sig5 <= '0';\n",
                        "        sig11 <= '0';\n",
                        "        case s_proc_write is\n",
                        "          when state_0 =>\n",
                        "            s_proc_write <= state_1;\n",
                        "            var := '0';\n",
                        "            var1 := '0';\n",
                        "            buffer_axi_awready <= '1';\n",
                        "            buffer_axi_wready <= '1';\n",
                        "          when state_1 =>\n",
                        "            temp := not (var);\n",
                        "            temp1 := temp = '1';\n",
                        "            if temp1 then\n",
                        "              alias1 := axi_awaddr;\n",
                        "              addr4 <= axi_awaddr;\n",
                        "              prot <= axi_awprot;\n",
                        "            end if;\n",
                        "            temp2 := not (var1);\n",
                        "            temp3 := temp2 = '1';\n",
                        "            if temp3 then\n",
                        "              alias2 := axi_wdata;\n",
                        "              data2 <= axi_wdata;\n",
                        "              alias3 := axi_wstrb;\n",
                        "              strb <= axi_wstrb;\n",
                        "            end if;\n",
                        "            temp4 := (var) or (axi_awvalid);\n",
                        "            var := temp4;\n",
                        "            temp5 := (var1) or (axi_wvalid);\n",
                        "            var1 := temp5;\n",
                        "            temp6 := not (var);\n",
                        "            buffer_axi_awready <= temp6;\n",
                        "            temp7 := not (var1);\n",
                        "            buffer_axi_wready <= temp7;\n",
                        "            temp8 := (var) and (var1);\n",
                        "            temp9 := temp8 = '1';\n",
                        "            if temp9 then\n",
                        "              s_proc_write <= state_2;\n",
                        "              temp10 := (alias3(0)) & (alias3(0));\n",
                        "              temp11 := (temp10) & (temp10);\n",
                        "              first := (temp11) & (temp11);\n",
                        "              temp12 := (alias3(1)) & (alias3(1));\n",
                        "              temp13 := (temp12) & (temp12);\n",
                        "              first1 := (temp13) & (temp13);\n",
                        "              temp14 := (alias3(2)) & (alias3(2));\n",
                        "              temp15 := (temp14) & (temp14);\n",
                        "              first2 := (temp15) & (temp15);\n",
                        "              temp16 := (alias3(3)) & (alias3(3));\n",
                        "              temp17 := (temp16) & (temp16);\n",
                        "              first3 := (temp17) & (temp17);\n",
                        "              first4 := (first3) & (first2);\n",
                        "              temp18 := (first1) & (first);\n",
                        "              first5 := (first4) & (temp18);\n",
                        "              val2 := first5;\n",
                        "              temp19 := (unsigned(alias1(31 downto 2)) = 0);\n",
                        "              if temp19 then\n",
                        "                inp <= std_logic_vector(alias2(7 downto 0));\n",
                        "                inp1 <= std_logic_vector(alias2(15 downto 8));\n",
                        "              else\n",
                        "                temp20 := (unsigned(alias1(31 downto 2)) = 4);\n",
                        "                if temp20 then\n",
                        "                  a <= std_logic_vector(alias2(7 downto 0));\n",
                        "                  b <= std_logic_vector(alias2(15 downto 8));\n",
                        "                else\n",
                        "                  temp21 := (unsigned(alias1(31 downto 2)) = 5);\n",
                        "                  if temp21 then\n",
                        "                    a1 <= std_logic_vector(alias2(7 downto 0));\n",
                        "                    b1 <= std_logic_vector(alias2(15 downto 8));\n",
                        "                  else\n",
                        "                    temp22 := (unsigned(alias1(31 downto 2)) = 6);\n",
                        "                    if temp22 then\n",
                        "                      a2 <= std_logic_vector(alias2(7 downto 0));\n",
                        "                      b2 <= std_logic_vector(alias2(15 downto 8));\n",
                        "                    else\n",
                        "                      temp23 := (unsigned(alias1(31 downto 2)) = 8);\n",
                        "                      if temp23 then\n",
                        "                        inp6 <= alias2(0);\n",
                        "                        inp7 <= unsigned(std_logic_vector(alias2(31 downto 16)));\n",
                        "                      else\n",
                        "                        temp24 := (unsigned(alias1(31 downto 2)) = 9);\n",
                        "                        if temp24 then\n",
                        "                        else\n",
                        "                          temp25 := (unsigned(alias1(31 downto 2)) = 12);\n",
                        "                          if temp25 then\n",
                        "                            inp8 <= unsigned(std_logic_vector(alias2(7 downto 0)));\n",
                        "                            inp9 <= unsigned(std_logic_vector(alias2(15 downto 8)));\n",
                        "                            inp10 <= unsigned(std_logic_vector(alias2(23 downto 16)));\n",
                        "                          else\n",
                        "                            temp26 := (unsigned(alias1(31 downto 2)) = 16);\n",
                        "                            if temp26 then\n",
                        "                              inp11 <= std_logic_vector(alias2(15 downto 0));\n",
                        "                              temp27 := alias2(16) = '1';\n",
                        "                              if temp27 then\n",
                        "                                temp28 := not (sync_flag_1_rx);\n",
                        "                                sync_flag_1_tx <= temp28;\n",
                        "                              end if;\n",
                        "                            else\n",
                        "                              temp29 := (unsigned(alias1(31 downto 2)) = 20);\n",
                        "                              if temp29 then\n",
                        "                                sig5 <= '1';\n",
                        "                                inp14 <= std_logic_vector(alias2(15 downto 0));\n",
                        "                              else\n",
                        "                                temp30 := (unsigned(alias1(31 downto 2)) = 24);\n",
                        "                                if temp30 then\n",
                        "                                  temp31 := (wr_count) + (1);\n",
                        "                                  wr_count <= temp31;\n",
                        "                                  value := not (std_logic_vector(alias2(7 downto 0)));\n",
                        "                                  temp32 := std_logic_vector(alias2(15 downto 8));\n",
                        "                                  sig12 <= value;\n",
                        "                                  sig13 <= temp32;\n",
                        "                                else\n",
                        "                                  temp33 := (unsigned(alias1(31 downto 11)) = 4);\n",
                        "                                  if temp33 then\n",
                        "                                    addr5 := (alias1) - (8192);\n",
                        "                                    temp34 := not (val2);\n",
                        "                                    temp35 := (\"00000000000000000000000000000000\") and (temp34);\n",
                        "                                    temp36 := (\"11111111111111111111111111111111\") and (val2);\n",
                        "                                    temp37 := (temp35) or (temp36);\n",
                        "                                    val1 <= temp37;\n",
                        "                                    addr3 <= unsigned(std_logic_vector(unsigned(addr5(11 downto 0))));\n",
                        "                                    data1 <= unsigned(alias2);\n",
                        "                                    sig11 <= '1';\n",
                        "                                  end if;\n",
                        "                                end if;\n",
                        "                              end if;\n",
                        "                            end if;\n",
                        "                          end if;\n",
                        "                        end if;\n",
                        "                      end if;\n",
                        "                    end if;\n",
                        "                  end if;\n",
                        "                end if;\n",
                        "              end if;\n",
                        "              buffer_axi_bresp <= \"00\";\n",
                        "              buffer_axi_bvalid <= '1';\n",
                        "            else\n",
                        "              s_proc_write <= state_1;\n",
                        "            end if;\n",
                        "          when state_2 =>\n",
                        "            if axi_bready = '1' then\n",
                        "              buffer_axi_bvalid <= '0';\n",
                        "              s_proc_write <= state_1;\n",
                        "              var := '0';\n",
                        "              var1 := '0';\n",
                        "              buffer_axi_awready <= '1';\n",
                        "              buffer_axi_wready <= '1';\n",
                        "            end if;\n",
                        "          when others =>\n",
                        "            null;\n",
                        "        end case;\n",
                        "      end if;\n",
                        "    end if;\n",
                        "  end process;\n",
                        "end architecture arch_FullEntity;\n"
                    ]
                }
            ],
            "source": [
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class AddrMap(reg32.AddrMap):\n",
                "    \"\"\"\n",
                "    This example address map contains all register types defined in this notebook.\n",
                "\n",
                "    Use std.VhdlCompiler to turn it into synthesizable VHDL.\n",
                "    Use to_systemd_rdl to generate html documentation or C headers.\n",
                "    \"\"\"\n",
                "\n",
                "    reg_or: RegOr[0x00]\n",
                "    \n",
                "    reg_bin_and: Ann[RegBinOp[0x10], \"this is the and operation\"]\n",
                "    reg_bin_or: Ann[RegBinOp[0x14], \"this is the or operation\"]\n",
                "    reg_bin_xor: Ann[RegBinOp[0x18], \"this is the xor operation\"]\n",
                "\n",
                "    clk: ClkDevice[0x20]\n",
                "    rgb: RgbPwm[0x30]\n",
                "    slow: SlowTask[0x40]\n",
                "    notify: Notifications[0x50]\n",
                "    customized: CustomizedRegister[0x60]\n",
                "\n",
                "    ro_memory: reg32.RoMemory[0x1000:0x1100]\n",
                "    rw_memory: reg32.Memory[0x2000:0x2800]\n",
                "\n",
                "    def _config_(self, rgb: Signal[BitVector[3]]):\n",
                "        self.reg_bin_and._config_(lambda a,b: a&b)\n",
                "        self.reg_bin_or._config_(lambda a,b: a|b)\n",
                "        self.reg_bin_xor._config_(lambda a,b: a^b)\n",
                "\n",
                "        self.rgb._config_(rgb)\n",
                "\n",
                "        self.ro_memory._config_([\n",
                "            Unsigned[32](val) for val in range(0x100 // 4)\n",
                "        ])\n",
                "\n",
                "\n",
                "\n",
                "class FullEntity(AxiBaseEntity):\n",
                "    # define an additional port for the PWM modulated RGB output\n",
                "    rgb = Port.output(BitVector[3])\n",
                "\n",
                "    def gen_addr_map(self):\n",
                "        return AddrMap(self.rgb)\n",
                "\n",
                "# generate SystemRDL documentation and write it to a file\n",
                "with open(\"output.rdl\", \"w\") as file:\n",
                "    print(to_system_rdl(AddrMap), file=file)\n",
                "\n",
                "# use peakrdl to generate HTML documentation from SystemRDL\n",
                "!peakrdl html output.rdl -o html_output\n",
                "\n",
                "# turn design into VHDL\n",
                "print(std.VhdlCompiler.to_string(FullEntity))"
            ]
        }
    ],
    "metadata": {
        "kernelspec": {
            "display_name": "venv",
            "language": "python",
            "name": "python3"
        },
        "language_info": {
            "codemirror_mode": {
                "name": "ipython",
                "version": 3
            },
            "file_extension": ".py",
            "mimetype": "text/x-python",
            "name": "python",
            "nbconvert_exporter": "python",
            "pygments_lexer": "ipython3",
            "version": "3.11.4"
        },
        "orig_nbformat": 4,
        "vscode": {
            "interpreter": {
                "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
            }
        }
    },
    "nbformat": 4,
    "nbformat_minor": 2
}
