Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 19 17:48:48 2023
| Host         : VM5818-Ubuntu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              52 |           20 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |              87 |           24 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_211_out      |                                    |                1 |              1 |
|  pdu/my_ded/sw_1_reg[7]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  pdu/my_ded/sw_1_reg[4]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  pdu/my_ded/sw_1_reg[3]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  pdu/my_ded/sw_1_reg[2]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  pdu/my_ded/sw_1_reg[1]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  pdu/my_ded/sw_1_reg[0]_LDC_i_1_n_0 |                              | pdu/my_ded/sw_1_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_71_out       |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_63_out       |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_55_out       |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_47_out       |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_39_out       |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_113_out      |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_reg_015_out      |                                    |                1 |              1 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[0]_LDC_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[1]_LDC_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[1]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[2]_LDC_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[2]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[0]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[3]_LDC_i_1_n_0 |                2 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[3]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[4]_LDC_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[4]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[7]_LDC_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      |                              | pdu/my_ded/sw_1_reg[7]_LDC_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      | pdu/decoder/hex[3]_i_1_n_0   | btn_IBUF                           |                2 |              4 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_cnt0             | btn_IBUF                           |                1 |              4 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_vld0             | btn_IBUF                           |                1 |              8 |
|  clk_IBUF_BUFG                      |                              | btn_IBUF                           |                7 |             16 |
|  clk_IBUF_BUFG                      | pdu/seg/cnt_1ms[0]_i_1_n_0   | btn_IBUF                           |                5 |             18 |
|  clk_IBUF_BUFG                      | pdu/rcv/E[0]                 | btn_IBUF                           |                9 |             21 |
|  clk_IBUF_BUFG                      | pdu/rcv/din_data_reg[4]_0[0] | btn_IBUF                           |                6 |             32 |
|  clk_IBUF_BUFG                      | pdu/my_ded/E[0]              | btn_IBUF                           |               14 |             32 |
+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+


