#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5baa76c9aa80 .scope module, "tb_bldc_registers_lookup_combo" "tb_bldc_registers_lookup_combo" 2 2;
 .timescale -9 -12;
L_0x5baa76cc64d0 .functor BUFZ 8, v0x5baa76cc5cf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5baa76cc56b0_0 .net "T", 31 0, v0x5baa76c86420_0;  1 drivers
v0x5baa76cc5790_0 .var "addr", 0 0;
v0x5baa76cc5830_0 .var "clk", 0 0;
v0x5baa76cc58d0_0 .var/i "d", 31 0;
v0x5baa76cc5970_0 .var "data_in", 31 0;
v0x5baa76cc5a10_0 .net "data_out", 31 0, v0x5baa76cc4ba0_0;  1 drivers
v0x5baa76cc5ab0_0 .net "duty", 7 0, L_0x5baa76c8bd20;  1 drivers
v0x5baa76cc5b80_0 .net "en", 0 0, L_0x5baa76c8bd90;  1 drivers
v0x5baa76cc5c50_0 .var "en_fixed", 0 0;
v0x5baa76cc5cf0_0 .var "onehot_temp", 7 0;
v0x5baa76cc5db0_0 .var "phase_state", 2 0;
v0x5baa76cc5ea0_0 .var "read", 0 0;
v0x5baa76cc5f70_0 .var "rst", 0 0;
v0x5baa76cc6040_0 .var/i "v", 31 0;
v0x5baa76cc60e0_0 .net "vel", 7 0, L_0x5baa76c86280;  1 drivers
v0x5baa76cc61b0_0 .var "vel_fixed", 7 0;
v0x5baa76cc6270_0 .net "vel_onehot", 7 0, L_0x5baa76cc64d0;  1 drivers
v0x5baa76cc6360_0 .var "write", 0 0;
E_0x5baa76c5c420 .event edge, v0x5baa76cc5270_0;
S_0x5baa76c9ac10 .scope module, "lut" "lookup_table" 2 48, 3 1 0, S_0x5baa76c9aa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "vel_onehot";
    .port_info 1 /OUTPUT 32 "T_value";
v0x5baa76c86420_0 .var "T_value", 31 0;
v0x5baa76c864c0_0 .net "vel_onehot", 7 0, L_0x5baa76cc64d0;  alias, 1 drivers
E_0x5baa76c96a90 .event edge, v0x5baa76c864c0_0;
S_0x5baa76cc4720 .scope module, "regs" "bldc_registers" 2 25, 4 1 0, S_0x5baa76c9aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 8 "vel";
    .port_info 8 /OUTPUT 8 "duty";
    .port_info 9 /OUTPUT 1 "en";
    .port_info 10 /INPUT 3 "phase_state";
L_0x5baa76c86280 .functor BUFZ 8, v0x5baa76cc5350_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5baa76c8bd20 .functor BUFZ 8, v0x5baa76cc4db0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5baa76c8bd90 .functor BUFZ 1, v0x5baa76cc4f50_0, C4<0>, C4<0>, C4<0>;
v0x5baa76cc4920_0 .net "addr", 0 0, v0x5baa76cc5790_0;  1 drivers
v0x5baa76cc4a20_0 .net "clk", 0 0, v0x5baa76cc5830_0;  1 drivers
v0x5baa76cc4ae0_0 .net "data_in", 31 0, v0x5baa76cc5970_0;  1 drivers
v0x5baa76cc4ba0_0 .var "data_out", 31 0;
v0x5baa76cc4c80_0 .net "duty", 7 0, L_0x5baa76c8bd20;  alias, 1 drivers
v0x5baa76cc4db0_0 .var "duty_reg", 7 0;
v0x5baa76cc4e90_0 .net "en", 0 0, L_0x5baa76c8bd90;  alias, 1 drivers
v0x5baa76cc4f50_0 .var "en_reg", 0 0;
v0x5baa76cc5010_0 .net "phase_state", 2 0, v0x5baa76cc5db0_0;  1 drivers
v0x5baa76cc50f0_0 .net "read", 0 0, v0x5baa76cc5ea0_0;  1 drivers
v0x5baa76cc51b0_0 .net "rst", 0 0, v0x5baa76cc5f70_0;  1 drivers
v0x5baa76cc5270_0 .net "vel", 7 0, L_0x5baa76c86280;  alias, 1 drivers
v0x5baa76cc5350_0 .var "vel_reg", 7 0;
v0x5baa76cc5430_0 .net "write", 0 0, v0x5baa76cc6360_0;  1 drivers
E_0x5baa76c5c670 .event posedge, v0x5baa76cc51b0_0, v0x5baa76cc4a20_0;
    .scope S_0x5baa76cc4720;
T_0 ;
    %wait E_0x5baa76c5c670;
    %load/vec4 v0x5baa76cc51b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5baa76cc5350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5baa76cc4db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5baa76cc4f50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5baa76cc5430_0;
    %load/vec4 v0x5baa76cc4920_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5baa76cc4ae0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5baa76cc5350_0, 0;
    %load/vec4 v0x5baa76cc4ae0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5baa76cc4db0_0, 0;
    %load/vec4 v0x5baa76cc4ae0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x5baa76cc4f50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5baa76cc4720;
T_1 ;
    %wait E_0x5baa76c5c670;
    %load/vec4 v0x5baa76cc51b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5baa76cc4ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5baa76cc50f0_0;
    %load/vec4 v0x5baa76cc4920_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5baa76cc5350_0;
    %load/vec4 v0x5baa76cc4db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5baa76cc4f50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5baa76cc5010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 11;
    %assign/vec4 v0x5baa76cc4ba0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5baa76c9ac10;
T_2 ;
    %wait E_0x5baa76c96a90;
    %load/vec4 v0x5baa76c864c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 125000, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 62500, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 31250, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 20833, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 15625, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 12500, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 8929, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 7813, 0, 32;
    %store/vec4 v0x5baa76c86420_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5baa76c9aa80;
T_3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5baa76cc61b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5c50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5baa76c9aa80;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x5baa76cc5830_0;
    %inv;
    %store/vec4 v0x5baa76cc5830_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5baa76c9aa80;
T_5 ;
    %wait E_0x5baa76c5c420;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5baa76cc5cf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5baa76cc60e0_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %store/vec4 v0x5baa76cc5cf0_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5baa76c9aa80;
T_6 ;
    %vpi_call 2 64 "$dumpfile", "vcd_results/tb_bldc_registers.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5baa76c9aa80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc6360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76cc5970_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5baa76cc5db0_0, 0, 3;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5f70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76cc58d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5baa76cc58d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76cc5970_0, 0, 32;
    %load/vec4 v0x5baa76cc61b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 8;
    %load/vec4 v0x5baa76cc58d0_0;
    %muli 64, 0, 32;
    %pad/s 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 8;
    %load/vec4 v0x5baa76cc5c50_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc6360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc6360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5ea0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5ea0_0, 0, 1;
    %vpi_call 2 92 "$display", "PWM -> vel = %0d, duty = %0d, T = %0d", v0x5baa76cc60e0_0, v0x5baa76cc5ab0_0, v0x5baa76cc56b0_0 {0 0 0};
    %vpi_call 2 93 "$display", "data_out = %h | vel = %0d, duty = %0d, en = %b", v0x5baa76cc5a10_0, &PV<v0x5baa76cc5a10_0, 24, 8>, &PV<v0x5baa76cc5a10_0, 16, 8>, &PV<v0x5baa76cc5a10_0, 15, 1> {0 0 0};
    %load/vec4 v0x5baa76cc58d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5baa76cc58d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76cc6040_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5baa76cc6040_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5baa76cc5970_0, 0, 32;
    %load/vec4 v0x5baa76cc6040_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 8;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 8;
    %load/vec4 v0x5baa76cc5c50_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5baa76cc5970_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc6360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc6360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5baa76cc5ea0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5baa76cc5ea0_0, 0, 1;
    %vpi_call 2 112 "$display", "FSM -> vel = %0d, duty = %0d, T = %0d", v0x5baa76cc60e0_0, v0x5baa76cc5ab0_0, v0x5baa76cc56b0_0 {0 0 0};
    %vpi_call 2 113 "$display", "data_out = %h | vel = %0d, duty = %0d, en = %b", v0x5baa76cc5a10_0, &PV<v0x5baa76cc5a10_0, 24, 8>, &PV<v0x5baa76cc5a10_0, 16, 8>, &PV<v0x5baa76cc5a10_0, 15, 1> {0 0 0};
    %load/vec4 v0x5baa76cc6040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5baa76cc6040_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %delay 100000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchs/tb_bldc_registers.v";
    "modules/lookup_table.v";
    "modules/bldc_registers.v";
