set a(0-1062) {NAME asn(acc#4(0))#1 TYPE ASSIGN PAR 0-1061 XREFS 24062 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-1065 {}}} SUCCS {{258 0 0-1065 {}}} CYCLES {}}
set a(0-1063) {NAME asn(green_xy(0))#1 TYPE ASSIGN PAR 0-1061 XREFS 24063 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-1065 {}}} SUCCS {{258 0 0-1065 {}}} CYCLES {}}
set a(0-1064) {NAME asn(green_xy(1))#1 TYPE ASSIGN PAR 0-1061 XREFS 24064 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-1065 {}}} SUCCS {{259 0 0-1065 {}}} CYCLES {}}
set a(0-1066) {NAME aif#25:aif:aif:asn(aif#25:land.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24065 LOC {0 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982} PREDS {} SUCCS {{258 0 0-1299 {}}} CYCLES {}}
set a(0-1067) {NAME aif#23:aif:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24066 LOC {0 0.9999999249999982 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {} SUCCS {{258 0 0-1282 {}}} CYCLES {}}
set a(0-1068) {NAME green_xy:asn(green_xy(1).sva#2) TYPE ASSIGN PAR 0-1065 XREFS 24067 LOC {0 0.9999999249999982 2 0.881597797039945 2 0.881597797039945 4 0.19895212997380327} PREDS {} SUCCS {{258 0 0-1267 {}}} CYCLES {}}
set a(0-1069) {NAME green_xy:asn(green_xy(0).sva#2) TYPE ASSIGN PAR 0-1065 XREFS 24068 LOC {0 0.9999999249999982 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {} SUCCS {{258 0 0-1261 {}}} CYCLES {}}
set a(0-1070) {NAME acc:asn(acc#4(0).sva#2) TYPE ASSIGN PAR 0-1065 XREFS 24069 LOC {0 0.9999999249999982 2 0.5923956898098923 2 0.5923956898098923 3 0.332015558300389} PREDS {} SUCCS {{258 0 0-1227 {}}} CYCLES {}}
set a(0-1071) {NAME aif#7:aif:aif:asn(aif#7:land.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24070 LOC {0 0.9999999249999982 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {} SUCCS {{258 0 0-1224 {}}} CYCLES {}}
set a(0-1072) {NAME aif#3:aif:aif:asn(aif#3:land.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24071 LOC {0 0.9999999249999982 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {} SUCCS {{258 0 0-1209 {}}} CYCLES {}}
set a(0-1073) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24072 LOC {0 0.9999999249999982 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {} SUCCS {{258 0 0-1195 {}}} CYCLES {}}
set a(0-1074) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1065 XREFS 24073 LOC {0 0.9999999249999982 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{258 0 0-1173 {}}} CYCLES {}}
set a(0-1075) {NAME asn#117 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24074 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 2 0.43442243586056095} PREDS {} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1065 XREFS 24075 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 2 0.43442243586056095} PREDS {{259 0 0-1075 {}}} SUCCS {{259 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1065 XREFS 24076 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 2 0.43442243586056095} PREDS {{259 0 0-1076 {}}} SUCCS {{258 0 0-1088 {}}} CYCLES {}}
set a(0-1078) {NAME asn#118 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24077 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {} SUCCS {{259 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1065 XREFS 24078 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {{259 0 0-1078 {}}} SUCCS {{259 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1065 XREFS 24079 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {{259 0 0-1079 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1081) {NAME asn#119 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24080 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1065 XREFS 24081 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {{259 0 0-1081 {}}} SUCCS {{258 0 0-1085 {}}} CYCLES {}}
set a(0-1083) {NAME asn#120 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24082 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1065 XREFS 24083 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {{259 0 0-1083 {}}} SUCCS {{259 0 0-1085 {}}} CYCLES {}}
set a(0-1085) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1065 XREFS 24084 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 2 0.2743812068595302} PREDS {{258 0 0-1082 {}} {259 0 0-1084 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 1 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1065 XREFS 24085 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.2556260919275038 2 0.4344222713974083} PREDS {{258 0 0-1080 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {NAME if:slc TYPE READSLICE PAR 0-1065 XREFS 24086 LOC {1 0.16004122900103074 1 0.25562625639065645 1 0.25562625639065645 2 0.43442243586056095} PREDS {{259 0 0-1086 {}}} SUCCS {{259 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1065 XREFS 24087 LOC {1 0.16004122900103074 1 0.25562625639065645 1 0.25562625639065645 1 0.4009600135148086 2 0.579756192984713} PREDS {{258 0 0-1077 {}} {259 0 0-1087 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1089) {NAME asn#121 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24088 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1065 XREFS 24089 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1089 {}}} SUCCS {{259 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {NAME if:not#1 TYPE NOT PAR 0-1065 XREFS 24090 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1090 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1065 XREFS 24091 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1091 {}}} SUCCS {{259 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {NAME if:conc TYPE CONCATENATE PAR 0-1065 XREFS 24092 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1092 {}}} SUCCS {{258 0 0-1101 {}}} CYCLES {}}
set a(0-1094) {NAME asn#122 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24093 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {} SUCCS {{259 0 0-1095 {}}} CYCLES {}}
set a(0-1095) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1065 XREFS 24094 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1094 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {NAME if:not#2 TYPE NOT PAR 0-1065 XREFS 24095 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1095 {}}} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1065 XREFS 24096 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1096 {}}} SUCCS {{258 0 0-1100 {}}} CYCLES {}}
set a(0-1098) {NAME asn#123 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24097 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1065 XREFS 24098 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{259 0 0-1098 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1065 XREFS 24099 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 2 0.40395706009892657} PREDS {{258 0 0-1097 {}} {259 0 0-1099 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1065 XREFS 24100 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.4009600135148086 2 0.579756192984713} PREDS {{258 0 0-1093 {}} {259 0 0-1100 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {NAME if:slc#1 TYPE READSLICE PAR 0-1065 XREFS 24101 LOC {1 0.17579925439498137 1 0.4009601350240034 1 0.4009601350240034 2 0.5797563144939079} PREDS {{259 0 0-1101 {}}} SUCCS {{259 0 0-1103 {}}} CYCLES {}}
set a(0-1103) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1065 XREFS 24102 LOC {1 0.30537510763437775 1 0.4009601350240034 1 0.4009601350240034 1 0.5462938921481555 2 0.7250900716180599} PREDS {{258 0 0-1088 {}} {259 0 0-1102 {}}} SUCCS {{259 0 0-1104 {}} {258 0 0-1108 {}} {258 0 0-1109 {}} {258 0 0-1113 {}}} CYCLES {}}
set a(0-1104) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1065 XREFS 24103 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{259 0 0-1103 {}}} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {NAME if:not#3 TYPE NOT PAR 0-1065 XREFS 24104 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{259 0 0-1104 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1065 XREFS 24105 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{259 0 0-1105 {}}} SUCCS {{259 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1065 XREFS 24106 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{259 0 0-1106 {}}} SUCCS {{258 0 0-1111 {}}} CYCLES {}}
set a(0-1108) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1065 XREFS 24107 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1110 {}}} CYCLES {}}
set a(0-1109) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1065 XREFS 24108 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{258 0 0-1103 {}}} SUCCS {{259 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1065 XREFS 24109 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.7250901931272549} PREDS {{258 0 0-1108 {}} {259 0 0-1109 {}}} SUCCS {{259 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1065 XREFS 24110 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 1 0.6916277707815024 2 0.8704239502514071} PREDS {{258 0 0-1107 {}} {259 0 0-1110 {}}} SUCCS {{259 0 0-1112 {}}} CYCLES {}}
set a(0-1112) {NAME if:slc#2 TYPE READSLICE PAR 0-1065 XREFS 24111 LOC {1 0.5960428649010717 1 0.6916278922906974 1 0.6916278922906974 2 0.8704240717606018} PREDS {{259 0 0-1111 {}}} SUCCS {{258 0 0-1115 {}}} CYCLES {}}
set a(0-1113) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1065 XREFS 24112 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.8704240717606018} PREDS {{258 0 0-1103 {}}} SUCCS {{259 0 0-1114 {}}} CYCLES {}}
set a(0-1114) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1065 XREFS 24113 LOC {1 0.4507089862677247 1 0.6916278922906974 1 0.6916278922906974 2 0.8704240717606018} PREDS {{259 0 0-1113 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if:acc#1 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-1065 XREFS 24114 LOC {1 0.5960428649010717 1 0.6916278922906974 1 0.6916278922906974 1 0.8212035810669411 2 0.9999997605368455} PREDS {{258 0 0-1112 {}} {259 0 0-1114 {}}} SUCCS {{259 0 0-1116 {}} {258 0 0-1119 {}}} CYCLES {}}
set a(0-1116) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1065 XREFS 24115 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 3 0.02364352559108814} PREDS {{259 0 0-1115 {}}} SUCCS {{259 0 0-1117 {}}} CYCLES {}}
set a(0-1117) {NAME if:not TYPE NOT PAR 0-1065 XREFS 24116 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 3 0.02364352559108814} PREDS {{259 0 0-1116 {}}} SUCCS {{259 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {NAME if:xor TYPE XOR PAR 0-1065 XREFS 24117 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 3 0.02364352559108814} PREDS {{259 0 0-1117 {}}} SUCCS {{259 0 0-1119 {}}} CYCLES {}}
set a(0-1119) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-1065 XREFS 24118 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 1 0.9507794343063374 3 0.15321921436733185} PREDS {{258 0 0-1115 {}} {259 0 0-1118 {}}} SUCCS {{258 0 0-1121 {}} {258 0 0-1122 {}} {258 0 0-1123 {}} {258 0 0-1124 {}}} CYCLES {}}
set a(0-1120) {NAME asn#124 TYPE ASSIGN PAR 0-1065 XREFS 24119 LOC {1 0.43030823575770594 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{262 0 0-1303 {}}} SUCCS {{258 0 0-1127 {}} {256 0 0-1303 {}}} CYCLES {}}
set a(0-1121) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1065 XREFS 24120 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{258 0 0-1119 {}}} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-1122) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1065 XREFS 24121 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{258 0 0-1119 {}}} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-1123) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1065 XREFS 24122 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{258 0 0-1119 {}}} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-1124) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1065 XREFS 24123 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{258 0 0-1119 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {NAME or TYPE OR PAR 0-1065 XREFS 24124 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{258 0 0-1123 {}} {258 0 0-1122 {}} {258 0 0-1121 {}} {259 0 0-1124 {}}} SUCCS {{259 0 0-1126 {}}} CYCLES {}}
set a(0-1126) {NAME exs TYPE SIGNEXTEND PAR 0-1065 XREFS 24125 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 3 0.15321937883048448} PREDS {{259 0 0-1125 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1065 XREFS 24126 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 3 0.20243957385255107} PREDS {{258 0 0-1120 {}} {259 0 0-1126 {}}} SUCCS {{258 0 0-1226 {}} {258 0 0-1227 {}}} CYCLES {}}
set a(0-1128) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24127 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1065 XREFS 24128 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1128 {}}} SUCCS {{259 0 0-1130 {}}} CYCLES {}}
set a(0-1130) {NAME asel TYPE SELECT PAR 0-1065 XREFS 24129 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1129 {}}} SUCCS {{146 0 0-1131 {}} {146 0 0-1132 {}} {146 0 0-1133 {}} {146 0 0-1134 {}} {146 0 0-1135 {}} {146 0 0-1136 {}} {146 0 0-1137 {}} {146 0 0-1138 {}} {146 0 0-1139 {}} {146 0 0-1140 {}} {146 0 0-1141 {}} {146 0 0-1142 {}} {146 0 0-1143 {}} {146 0 0-1144 {}} {146 0 0-1145 {}} {146 0 0-1146 {}} {146 0 0-1147 {}} {146 0 0-1148 {}} {146 0 0-1149 {}} {146 0 0-1150 {}} {146 0 0-1151 {}}} CYCLES {}}
set a(0-1131) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24130 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1065 XREFS 24131 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1131 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1133) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24132 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1134 {}}} CYCLES {}}
set a(0-1134) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1065 XREFS 24133 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1133 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1135) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24134 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1136 {}}} CYCLES {}}
set a(0-1136) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1065 XREFS 24135 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1135 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1137) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24136 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1138 {}}} CYCLES {}}
set a(0-1138) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1065 XREFS 24137 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1137 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1139) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24138 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1140 {}}} CYCLES {}}
set a(0-1140) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1065 XREFS 24139 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1139 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1141) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24140 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1142 {}}} CYCLES {}}
set a(0-1142) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1065 XREFS 24141 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1141 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1143) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24142 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1065 XREFS 24143 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1143 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1145) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24144 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1065 XREFS 24145 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1145 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1147) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24146 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1065 XREFS 24147 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1147 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1149) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24148 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}}} SUCCS {{259 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1065 XREFS 24149 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {259 0 0-1149 {}}} SUCCS {{259 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {NAME aif:nor TYPE NOR PAR 0-1065 XREFS 24150 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{146 0 0-1130 {}} {258 0 0-1148 {}} {258 0 0-1146 {}} {258 0 0-1144 {}} {258 0 0-1142 {}} {258 0 0-1140 {}} {258 0 0-1138 {}} {258 0 0-1136 {}} {258 0 0-1134 {}} {258 0 0-1132 {}} {259 0 0-1150 {}}} SUCCS {{258 0 0-1173 {}}} CYCLES {}}
set a(0-1152) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24151 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1153 {}}} CYCLES {}}
set a(0-1153) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1065 XREFS 24152 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1152 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1154) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24153 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1155 {}}} CYCLES {}}
set a(0-1155) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1065 XREFS 24154 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1154 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1156) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24155 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1065 XREFS 24156 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1156 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1158) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24157 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1159 {}}} CYCLES {}}
set a(0-1159) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1065 XREFS 24158 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1158 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1160) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24159 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1065 XREFS 24160 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1160 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1162) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24161 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1065 XREFS 24162 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1162 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1164) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24163 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1065 XREFS 24164 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1164 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1166) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24165 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1065 XREFS 24166 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1166 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1168) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24167 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1065 XREFS 24168 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1168 {}}} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-1170) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24169 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1065 XREFS 24170 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {NAME if#1:nor TYPE NOR PAR 0-1065 XREFS 24171 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{258 0 0-1169 {}} {258 0 0-1167 {}} {258 0 0-1165 {}} {258 0 0-1163 {}} {258 0 0-1161 {}} {258 0 0-1159 {}} {258 0 0-1157 {}} {258 0 0-1155 {}} {258 0 0-1153 {}} {259 0 0-1171 {}}} SUCCS {{259 0 0-1173 {}}} CYCLES {}}
set a(0-1173) {NAME if#1:and TYPE AND PAR 0-1065 XREFS 24172 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{258 0 0-1151 {}} {258 0 0-1074 {}} {259 0 0-1172 {}}} SUCCS {{258 0 0-1175 {}} {258 0 0-1179 {}}} CYCLES {}}
set a(0-1174) {NAME asn#125 TYPE ASSIGN PAR 0-1065 XREFS 24173 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{262 0 0-1304 {}}} SUCCS {{258 0 0-1177 {}} {256 0 0-1304 {}}} CYCLES {}}
set a(0-1175) {NAME not#14 TYPE NOT PAR 0-1065 XREFS 24174 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{258 0 0-1173 {}}} SUCCS {{259 0 0-1176 {}}} CYCLES {}}
set a(0-1176) {NAME exs#3 TYPE SIGNEXTEND PAR 0-1065 XREFS 24175 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1175 {}}} SUCCS {{259 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1065 XREFS 24176 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 3 0.40119722882149245} PREDS {{258 0 0-1174 {}} {259 0 0-1176 {}}} SUCCS {{258 0 0-1240 {}} {258 0 0-1241 {}} {258 0 0-1242 {}} {258 0 0-1243 {}} {258 0 0-1244 {}} {258 0 0-1245 {}} {258 0 0-1246 {}} {258 0 0-1247 {}} {258 0 0-1248 {}} {258 0 0-1249 {}} {258 0 0-1261 {}}} CYCLES {}}
set a(0-1178) {NAME asn#126 TYPE ASSIGN PAR 0-1065 XREFS 24177 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{262 0 0-1305 {}}} SUCCS {{258 0 0-1181 {}} {256 0 0-1305 {}}} CYCLES {}}
set a(0-1179) {NAME not TYPE NOT PAR 0-1065 XREFS 24178 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{258 0 0-1173 {}}} SUCCS {{259 0 0-1180 {}}} CYCLES {}}
set a(0-1180) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1065 XREFS 24179 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 3 0.35197703379942585} PREDS {{259 0 0-1179 {}}} SUCCS {{259 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1065 XREFS 24180 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 3 0.40119722882149245} PREDS {{258 0 0-1178 {}} {259 0 0-1180 {}}} SUCCS {{258 0 0-1230 {}} {258 0 0-1231 {}} {258 0 0-1232 {}} {258 0 0-1233 {}} {258 0 0-1234 {}} {258 0 0-1235 {}} {258 0 0-1236 {}} {258 0 0-1237 {}} {258 0 0-1238 {}} {258 0 0-1239 {}} {258 0 0-1267 {}}} CYCLES {}}
set a(0-1182) {NAME asn#127 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24181 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.6523398163084955} PREDS {} SUCCS {{259 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1065 XREFS 24182 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.6523398163084955} PREDS {{259 0 0-1182 {}}} SUCCS {{259 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#2:acc#2 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-1065 XREFS 24183 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.21485804090830252 1 0.7819155050847392} PREDS {{259 0 0-1183 {}}} SUCCS {{259 0 0-1185 {}}} CYCLES {}}
set a(0-1185) {NAME slc TYPE READSLICE PAR 0-1065 XREFS 24184 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{259 0 0-1184 {}}} SUCCS {{259 0 0-1186 {}} {258 0 0-1194 {}}} CYCLES {}}
set a(0-1186) {NAME asel#1 TYPE SELECT PAR 0-1065 XREFS 24185 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{259 0 0-1185 {}}} SUCCS {{146 0 0-1187 {}} {146 0 0-1188 {}} {146 0 0-1189 {}} {146 0 0-1190 {}} {146 0 0-1191 {}} {146 0 0-1192 {}} {146 0 0-1193 {}}} CYCLES {}}
set a(0-1187) {NAME asn#128 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24186 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{146 0 0-1186 {}}} SUCCS {{259 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {NAME slc(vin)#4 TYPE READSLICE PAR 0-1065 XREFS 24187 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{146 0 0-1186 {}} {259 0 0-1187 {}}} SUCCS {{259 0 0-1189 {}}} CYCLES {}}
set a(0-1189) {NAME aif#1:not#1 TYPE NOT PAR 0-1065 XREFS 24188 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{146 0 0-1186 {}} {259 0 0-1188 {}}} SUCCS {{259 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {NAME aif#1:conc#1 TYPE CONCATENATE PAR 0-1065 XREFS 24189 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.7819156695478917} PREDS {{146 0 0-1186 {}} {259 0 0-1189 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 2 NAME if#2:acc#3 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-1065 XREFS 24190 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.4329423191288353 1 0.9999997833052718} PREDS {{146 0 0-1186 {}} {259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {NAME aif#1:slc TYPE READSLICE PAR 0-1065 XREFS 24191 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{146 0 0-1186 {}} {259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME if#2:not TYPE NOT PAR 0-1065 XREFS 24192 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{146 0 0-1186 {}} {259 0 0-1192 {}}} SUCCS {{258 0 0-1195 {}}} CYCLES {}}
set a(0-1194) {NAME if#2:not#3 TYPE NOT PAR 0-1065 XREFS 24193 LOC {1 0.12957585323939635 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{258 0 0-1185 {}}} SUCCS {{259 0 0-1195 {}}} CYCLES {}}
set a(0-1195) {NAME if#2:and TYPE AND PAR 0-1065 XREFS 24194 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{258 0 0-1193 {}} {258 0 0-1073 {}} {259 0 0-1194 {}}} SUCCS {{259 0 0-1196 {}} {258 0 0-1209 {}}} CYCLES {}}
set a(0-1196) {NAME asel#3 TYPE SELECT PAR 0-1065 XREFS 24195 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{259 0 0-1195 {}}} SUCCS {{146 0 0-1197 {}} {146 0 0-1198 {}} {146 0 0-1199 {}} {130 0 0-1200 {}} {130 0 0-1201 {}}} CYCLES {}}
set a(0-1197) {NAME asn#129 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24196 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{146 0 0-1196 {}}} SUCCS {{259 0 0-1198 {}}} CYCLES {}}
set a(0-1198) {NAME slc(vin)#5 TYPE READSLICE PAR 0-1065 XREFS 24197 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 2 0.20139188003479702} PREDS {{146 0 0-1196 {}} {259 0 0-1197 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 2 NAME if#2:acc#4 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-1065 XREFS 24198 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.6510265745809417 2 0.41947599379217715} PREDS {{146 0 0-1196 {}} {259 0 0-1198 {}}} SUCCS {{259 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {NAME aif#3:slc TYPE READSLICE PAR 0-1065 XREFS 24199 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.41947613548690343} PREDS {{130 0 0-1196 {}} {259 0 0-1199 {}}} SUCCS {{259 0 0-1201 {}} {258 0 0-1208 {}}} CYCLES {}}
set a(0-1201) {NAME aif#3:asel TYPE SELECT PAR 0-1065 XREFS 24200 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.41947613548690343} PREDS {{130 0 0-1196 {}} {259 0 0-1200 {}}} SUCCS {{146 0 0-1202 {}} {146 0 0-1203 {}} {146 0 0-1204 {}} {146 0 0-1205 {}} {146 0 0-1206 {}} {146 0 0-1207 {}}} CYCLES {}}
set a(0-1202) {NAME asn#130 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24201 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.41947613548690343} PREDS {{146 0 0-1201 {}}} SUCCS {{259 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {NAME slc(vin)#6 TYPE READSLICE PAR 0-1065 XREFS 24202 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.41947613548690343} PREDS {{146 0 0-1201 {}} {259 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-1065 XREFS 24203 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.41947613548690343} PREDS {{146 0 0-1201 {}} {259 0 0-1203 {}}} SUCCS {{259 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME aif#3:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1065 XREFS 24204 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 1 0.8255132078073769 2 0.5939626270186125} PREDS {{146 0 0-1201 {}} {259 0 0-1204 {}}} SUCCS {{259 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-1065 XREFS 24205 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{146 0 0-1201 {}} {259 0 0-1205 {}}} SUCCS {{259 0 0-1207 {}}} CYCLES {}}
set a(0-1207) {NAME if#2:not#1 TYPE NOT PAR 0-1065 XREFS 24206 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{146 0 0-1201 {}} {259 0 0-1206 {}}} SUCCS {{258 0 0-1209 {}}} CYCLES {}}
set a(0-1208) {NAME if#2:not#4 TYPE NOT PAR 0-1065 XREFS 24207 LOC {1 0.5657443641436092 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{258 0 0-1200 {}}} SUCCS {{259 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {NAME if#2:and#2 TYPE AND PAR 0-1065 XREFS 24208 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{258 0 0-1195 {}} {258 0 0-1207 {}} {258 0 0-1072 {}} {259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}} {258 0 0-1224 {}}} CYCLES {}}
set a(0-1210) {NAME asel#7 TYPE SELECT PAR 0-1065 XREFS 24209 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{259 0 0-1209 {}}} SUCCS {{146 0 0-1211 {}} {146 0 0-1212 {}} {146 0 0-1213 {}} {130 0 0-1214 {}} {130 0 0-1215 {}}} CYCLES {}}
set a(0-1211) {NAME asn#131 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24210 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{146 0 0-1210 {}}} SUCCS {{259 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {NAME slc(vin)#7 TYPE READSLICE PAR 0-1065 XREFS 24211 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.5939627398490686} PREDS {{146 0 0-1210 {}} {259 0 0-1211 {}}} SUCCS {{259 0 0-1213 {}}} CYCLES {}}
set a(0-1213) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#2:acc#5 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1065 XREFS 24212 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 1 0.9999998121695421 2 0.7684492313807776} PREDS {{146 0 0-1210 {}} {259 0 0-1212 {}}} SUCCS {{259 0 0-1214 {}}} CYCLES {}}
set a(0-1214) {NAME aif#7:slc TYPE READSLICE PAR 0-1065 XREFS 24213 LOC {1 0.9147175728679394 1 0.9999999249999982 1 0.9999999249999982 2 0.7684493442112336} PREDS {{130 0 0-1210 {}} {259 0 0-1213 {}}} SUCCS {{259 0 0-1215 {}} {258 0 0-1223 {}}} CYCLES {}}
set a(0-1215) {NAME aif#7:asel TYPE SELECT PAR 0-1065 XREFS 24214 LOC {1 0.9147175728679394 1 0.9999999249999982 1 0.9999999249999982 2 0.7684493442112336} PREDS {{130 0 0-1210 {}} {259 0 0-1214 {}}} SUCCS {{146 0 0-1216 {}} {146 0 0-1217 {}} {146 0 0-1218 {}} {146 0 0-1219 {}} {146 0 0-1220 {}} {146 0 0-1221 {}} {146 0 0-1222 {}}} CYCLES {}}
set a(0-1216) {NAME asn#132 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24215 LOC {1 0.9147175728679394 2 0.2312692557817314 2 0.2312692557817314 2 0.7684493442112336} PREDS {{146 0 0-1215 {}}} SUCCS {{259 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {NAME slc(vin)#8 TYPE READSLICE PAR 0-1065 XREFS 24216 LOC {1 0.9147175728679394 2 0.2312692557817314 2 0.2312692557817314 2 0.7684493442112336} PREDS {{146 0 0-1215 {}} {259 0 0-1216 {}}} SUCCS {{259 0 0-1218 {}}} CYCLES {}}
set a(0-1218) {NAME aif#7:aif:not#1 TYPE NOT PAR 0-1065 XREFS 24217 LOC {1 0.9147175728679394 2 0.2312692557817314 2 0.2312692557817314 2 0.7684493442112336} PREDS {{146 0 0-1215 {}} {259 0 0-1217 {}}} SUCCS {{259 0 0-1219 {}}} CYCLES {}}
set a(0-1219) {NAME aif#7:aif:conc TYPE CONCATENATE PAR 0-1065 XREFS 24218 LOC {1 0.9147175728679394 2 0.2312692557817314 2 0.2312692557817314 2 0.7684493442112336} PREDS {{146 0 0-1215 {}} {259 0 0-1218 {}}} SUCCS {{259 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 1 NAME aif#7:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-1065 XREFS 24219 LOC {2 0.0 2 0.2312692557817314 2 0.2312692557817314 2 0.46281970716555265 2 0.9999997955950548} PREDS {{146 0 0-1215 {}} {259 0 0-1219 {}}} SUCCS {{259 0 0-1221 {}}} CYCLES {}}
set a(0-1221) {NAME aif#7:aif:slc TYPE READSLICE PAR 0-1065 XREFS 24220 LOC {2 0.23155058078876456 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {{146 0 0-1215 {}} {259 0 0-1220 {}}} SUCCS {{259 0 0-1222 {}}} CYCLES {}}
set a(0-1222) {NAME if#2:not#2 TYPE NOT PAR 0-1065 XREFS 24221 LOC {2 0.23155058078876456 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {{146 0 0-1215 {}} {259 0 0-1221 {}}} SUCCS {{258 0 0-1224 {}}} CYCLES {}}
set a(0-1223) {NAME if#2:not#5 TYPE NOT PAR 0-1065 XREFS 24222 LOC {1 0.9147175728679394 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {{258 0 0-1214 {}}} SUCCS {{259 0 0-1224 {}}} CYCLES {}}
set a(0-1224) {NAME if#2:and#4 TYPE AND PAR 0-1065 XREFS 24223 LOC {2 0.23155058078876456 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {{258 0 0-1209 {}} {258 0 0-1222 {}} {258 0 0-1071 {}} {259 0 0-1223 {}}} SUCCS {{259 0 0-1225 {}} {258 0 0-1227 {}}} CYCLES {}}
set a(0-1225) {NAME sel#2 TYPE SELECT PAR 0-1065 XREFS 24224 LOC {2 0.23155058078876456 2 0.4628198365704959 2 0.4628198365704959 3 0.20243970506099263} PREDS {{259 0 0-1224 {}}} SUCCS {{146 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#2:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-1065 XREFS 24225 LOC {2 0.23155058078876456 2 0.4628198365704959 2 0.4628198365704959 2 0.5923955253467397 3 0.33201539383723633} PREDS {{146 0 0-1225 {}} {258 0 0-1127 {}}} SUCCS {{259 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1065 XREFS 24226 LOC {2 0.36112643402816086 2 0.5923956898098923 2 0.5923956898098923 2 0.6615773790394346 3 0.40119724752993124} PREDS {{258 0 0-1224 {}} {258 0 0-1127 {}} {258 0 0-1070 {}} {259 0 0-1226 {}}} SUCCS {{259 0 0-1228 {}} {258 0 0-1257 {}} {258 0 0-1259 {}} {258 0 0-1263 {}} {258 0 0-1265 {}} {258 0 0-1303 {}}} CYCLES {}}
set a(0-1228) {NAME acc:slc(acc#4(0)) TYPE READSLICE PAR 0-1065 XREFS 24227 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{259 0 0-1227 {}}} SUCCS {{259 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {NAME sel#4 TYPE SELECT PAR 0-1065 XREFS 24228 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{259 0 0-1228 {}}} SUCCS {{146 0 0-1230 {}} {146 0 0-1231 {}} {146 0 0-1232 {}} {146 0 0-1233 {}} {146 0 0-1234 {}} {146 0 0-1235 {}} {146 0 0-1236 {}} {146 0 0-1237 {}} {146 0 0-1238 {}} {146 0 0-1239 {}} {146 0 0-1240 {}} {146 0 0-1241 {}} {146 0 0-1242 {}} {146 0 0-1243 {}} {146 0 0-1244 {}} {146 0 0-1245 {}} {146 0 0-1246 {}} {146 0 0-1247 {}} {146 0 0-1248 {}} {146 0 0-1249 {}} {130 0 0-1250 {}} {130 0 0-1251 {}}} CYCLES {}}
set a(0-1230) {NAME green_xy:slc(green_xy(1)) TYPE READSLICE PAR 0-1065 XREFS 24229 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1231) {NAME green_xy:slc(green_xy(1))#1 TYPE READSLICE PAR 0-1065 XREFS 24230 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1232) {NAME green_xy:slc(green_xy(1))#2 TYPE READSLICE PAR 0-1065 XREFS 24231 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1233) {NAME green_xy:slc(green_xy(1))#3 TYPE READSLICE PAR 0-1065 XREFS 24232 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1234) {NAME green_xy:slc(green_xy(1))#4 TYPE READSLICE PAR 0-1065 XREFS 24233 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1235) {NAME green_xy:slc(green_xy(1))#5 TYPE READSLICE PAR 0-1065 XREFS 24234 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1236) {NAME green_xy:slc(green_xy(1))#6 TYPE READSLICE PAR 0-1065 XREFS 24235 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1237) {NAME green_xy:slc(green_xy(1))#7 TYPE READSLICE PAR 0-1065 XREFS 24236 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1238) {NAME green_xy:slc(green_xy(1))#8 TYPE READSLICE PAR 0-1065 XREFS 24237 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1239) {NAME green_xy:slc(green_xy(1))#9 TYPE READSLICE PAR 0-1065 XREFS 24238 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1181 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1240) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1065 XREFS 24239 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1241) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1065 XREFS 24240 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1242) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1065 XREFS 24241 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1243) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1065 XREFS 24242 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1244) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1065 XREFS 24243 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1245) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1065 XREFS 24244 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1246) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1065 XREFS 24245 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1247) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1065 XREFS 24246 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1248) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1065 XREFS 24247 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1249) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1065 XREFS 24248 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1229 {}} {258 0 0-1177 {}}} SUCCS {{259 0 0-1250 {}}} CYCLES {}}
set a(0-1250) {NAME if#4:if:nor TYPE NOR PAR 0-1065 XREFS 24249 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{130 0 0-1229 {}} {258 0 0-1248 {}} {258 0 0-1247 {}} {258 0 0-1246 {}} {258 0 0-1245 {}} {258 0 0-1244 {}} {258 0 0-1243 {}} {258 0 0-1242 {}} {258 0 0-1241 {}} {258 0 0-1240 {}} {258 0 0-1239 {}} {258 0 0-1238 {}} {258 0 0-1237 {}} {258 0 0-1236 {}} {258 0 0-1235 {}} {258 0 0-1234 {}} {258 0 0-1233 {}} {258 0 0-1232 {}} {258 0 0-1231 {}} {258 0 0-1230 {}} {259 0 0-1249 {}}} SUCCS {{259 0 0-1251 {}} {258 0 0-1256 {}} {258 0 0-1262 {}}} CYCLES {}}
set a(0-1251) {NAME if#4:sel TYPE SELECT PAR 0-1065 XREFS 24250 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{130 0 0-1229 {}} {259 0 0-1250 {}}} SUCCS {{146 0 0-1252 {}} {146 0 0-1253 {}} {146 0 0-1254 {}} {146 0 0-1255 {}}} CYCLES {}}
set a(0-1252) {NAME asn#133 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24251 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1251 {}}} SUCCS {{259 0 0-1253 {}}} CYCLES {}}
set a(0-1253) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1065 XREFS 24252 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{146 0 0-1251 {}} {259 0 0-1252 {}}} SUCCS {{258 0 0-1261 {}}} CYCLES {}}
set a(0-1254) {NAME asn#134 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24253 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 4 0.19895212997380327} PREDS {{146 0 0-1251 {}}} SUCCS {{259 0 0-1255 {}}} CYCLES {}}
set a(0-1255) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1065 XREFS 24254 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 4 0.19895212997380327} PREDS {{146 0 0-1251 {}} {259 0 0-1254 {}}} SUCCS {{258 0 0-1267 {}}} CYCLES {}}
set a(0-1256) {NAME not#16 TYPE NOT PAR 0-1065 XREFS 24255 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{258 0 0-1250 {}}} SUCCS {{258 0 0-1258 {}}} CYCLES {}}
set a(0-1257) {NAME acc:slc(acc#4(0))#2 TYPE READSLICE PAR 0-1065 XREFS 24256 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {NAME nand#1 TYPE NAND PAR 0-1065 XREFS 24257 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{258 0 0-1256 {}} {259 0 0-1257 {}}} SUCCS {{258 0 0-1260 {}}} CYCLES {}}
set a(0-1259) {NAME acc:slc(acc#4(0))#3 TYPE READSLICE PAR 0-1065 XREFS 24258 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1260 {}}} CYCLES {}}
set a(0-1260) {NAME nand TYPE NAND PAR 0-1065 XREFS 24259 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 3 0.40119736002993406} PREDS {{258 0 0-1258 {}} {259 0 0-1259 {}}} SUCCS {{259 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1065 XREFS 24260 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 2 0.7307591807689796 3 0.47037904925947627} PREDS {{258 0 0-1253 {}} {258 0 0-1069 {}} {258 0 0-1177 {}} {259 0 0-1260 {}}} SUCCS {{258 0 0-1271 {}} {258 0 0-1304 {}}} CYCLES {}}
set a(0-1262) {NAME not#7 TYPE NOT PAR 0-1065 XREFS 24261 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.19895212997380327} PREDS {{258 0 0-1250 {}}} SUCCS {{258 0 0-1264 {}}} CYCLES {}}
set a(0-1263) {NAME acc:slc(acc#4(0))#4 TYPE READSLICE PAR 0-1065 XREFS 24262 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.19895212997380327} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {NAME nand#3 TYPE NAND PAR 0-1065 XREFS 24263 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.19895212997380327} PREDS {{258 0 0-1262 {}} {259 0 0-1263 {}}} SUCCS {{258 0 0-1266 {}}} CYCLES {}}
set a(0-1265) {NAME acc:slc(acc#4(0))#1 TYPE READSLICE PAR 0-1065 XREFS 24264 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.19895212997380327} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {NAME nand#2 TYPE NAND PAR 0-1065 XREFS 24265 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.19895212997380327} PREDS {{258 0 0-1264 {}} {259 0 0-1265 {}}} SUCCS {{259 0 0-1267 {}}} CYCLES {}}
set a(0-1267) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1065 XREFS 24266 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 2 0.9507794862694873 4 0.2681338192033455} PREDS {{258 0 0-1255 {}} {258 0 0-1068 {}} {258 0 0-1181 {}} {259 0 0-1266 {}}} SUCCS {{258 0 0-1287 {}} {258 0 0-1305 {}}} CYCLES {}}
set a(0-1268) {NAME asn#135 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24267 LOC {1 0.0 2 0.7307592932689824 2 0.7307592932689824 3 0.4703791617594791} PREDS {} SUCCS {{259 0 0-1269 {}}} CYCLES {}}
set a(0-1269) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1065 XREFS 24268 LOC {1 0.0 2 0.7307592932689824 2 0.7307592932689824 3 0.4703791617594791} PREDS {{259 0 0-1268 {}}} SUCCS {{259 0 0-1270 {}}} CYCLES {}}
set a(0-1270) {NAME deltax:conc TYPE CONCATENATE PAR 0-1065 XREFS 24269 LOC {1 0.0 2 0.7307592932689824 2 0.7307592932689824 3 0.4703791617594791} PREDS {{259 0 0-1269 {}}} SUCCS {{258 0 0-1273 {}}} CYCLES {}}
set a(0-1271) {NAME deltax:not TYPE NOT PAR 0-1065 XREFS 24270 LOC {2 0.49949003748725096 2 0.7307592932689824 2 0.7307592932689824 3 0.4703791617594791} PREDS {{258 0 0-1261 {}}} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {NAME deltax:conc#2 TYPE CONCATENATE PAR 0-1065 XREFS 24271 LOC {2 0.49949003748725096 2 0.7307592932689824 2 0.7307592932689824 3 0.4703791617594791} PREDS {{259 0 0-1271 {}}} SUCCS {{259 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1065 XREFS 24272 LOC {2 0.49949003748725096 2 0.7307592932689824 2 0.7307592932689824 2 0.9999997949377005 3 0.7396196634281973} PREDS {{258 0 0-1270 {}} {259 0 0-1272 {}}} SUCCS {{259 0 0-1274 {}}} CYCLES {}}
set a(0-1274) {NAME deltax:slc TYPE READSLICE PAR 0-1065 XREFS 24273 LOC {2 0.7687306692182668 2 0.9999999249999982 2 0.9999999249999982 3 0.7396197934904949} PREDS {{259 0 0-1273 {}}} SUCCS {{259 0 0-1275 {}} {258 0 0-1279 {}}} CYCLES {}}
set a(0-1275) {NAME deltax:not#1 TYPE NOT PAR 0-1065 XREFS 24274 LOC {2 0.7687306692182668 3 0.007753800193845005 3 0.007753800193845005 3 0.7396197934904949} PREDS {{259 0 0-1274 {}}} SUCCS {{259 0 0-1276 {}}} CYCLES {}}
set a(0-1276) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,2,1,11) AREA_SCORE 12.00 QUANTITY 2 NAME acc#3 TYPE ACCU DELAY {1.39 ns} LIBRARY_DELAY {1.39 ns} PAR 0-1065 XREFS 24275 LOC {3 0.0 3 0.007753800193845005 3 0.007753800193845005 3 0.26813381559523175 3 0.9999998088918816} PREDS {{259 0 0-1275 {}}} SUCCS {{259 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {NAME slc#3 TYPE READSLICE PAR 0-1065 XREFS 24276 LOC {3 0.2603801315095033 3 0.2681339317033483 3 0.2681339317033483 4 0.06588870164721755} PREDS {{259 0 0-1276 {}}} SUCCS {{259 0 0-1278 {}} {258 0 0-1282 {}}} CYCLES {}}
set a(0-1278) {NAME asel#23 TYPE SELECT PAR 0-1065 XREFS 24277 LOC {3 0.2603801315095033 3 0.2681339317033483 3 0.2681339317033483 4 0.06588870164721755} PREDS {{259 0 0-1277 {}}} SUCCS {{146 0 0-1279 {}} {146 0 0-1280 {}} {146 0 0-1281 {}}} CYCLES {}}
set a(0-1279) {NAME if#7:slc(deltax) TYPE READSLICE PAR 0-1065 XREFS 24278 LOC {3 0.2603801315095033 3 0.2681339317033483 3 0.2681339317033483 4 0.06588870164721755} PREDS {{146 0 0-1278 {}} {258 0 0-1274 {}}} SUCCS {{259 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,5,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#7:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-1065 XREFS 24279 LOC {3 0.2603801315095033 3 0.2681339317033483 3 0.2681339317033483 3 0.4703790348042096 4 0.2681338047480788} PREDS {{146 0 0-1278 {}} {259 0 0-1279 {}}} SUCCS {{259 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {NAME aif#23:slc TYPE READSLICE PAR 0-1065 XREFS 24280 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1278 {}} {259 0 0-1280 {}}} SUCCS {{259 0 0-1282 {}}} CYCLES {}}
set a(0-1282) {NAME if#7:and TYPE AND PAR 0-1065 XREFS 24281 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{258 0 0-1277 {}} {258 0 0-1067 {}} {259 0 0-1281 {}}} SUCCS {{259 0 0-1283 {}} {258 0 0-1299 {}}} CYCLES {}}
set a(0-1283) {NAME asel#25 TYPE SELECT PAR 0-1065 XREFS 24282 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{259 0 0-1282 {}}} SUCCS {{146 0 0-1284 {}} {146 0 0-1285 {}} {146 0 0-1286 {}} {146 0 0-1287 {}} {146 0 0-1288 {}} {146 0 0-1289 {}} {146 0 0-1290 {}} {146 0 0-1291 {}} {146 0 0-1292 {}} {130 0 0-1293 {}} {130 0 0-1294 {}}} CYCLES {}}
set a(0-1284) {NAME asn#136 TYPE {I/O_READ SIGNAL} PAR 0-1065 XREFS 24283 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1283 {}}} SUCCS {{259 0 0-1285 {}}} CYCLES {}}
set a(0-1285) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1065 XREFS 24284 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1283 {}} {259 0 0-1284 {}}} SUCCS {{259 0 0-1286 {}}} CYCLES {}}
set a(0-1286) {NAME deltay:conc TYPE CONCATENATE PAR 0-1065 XREFS 24285 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1283 {}} {259 0 0-1285 {}}} SUCCS {{258 0 0-1289 {}}} CYCLES {}}
set a(0-1287) {NAME deltay:not TYPE NOT PAR 0-1065 XREFS 24286 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1283 {}} {258 0 0-1267 {}}} SUCCS {{259 0 0-1288 {}}} CYCLES {}}
set a(0-1288) {NAME deltay:conc#2 TYPE CONCATENATE PAR 0-1065 XREFS 24287 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 4 0.2681339317033483} PREDS {{146 0 0-1283 {}} {259 0 0-1287 {}}} SUCCS {{259 0 0-1289 {}}} CYCLES {}}
set a(0-1289) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1065 XREFS 24288 LOC {3 0.4626253615656341 3 0.4703791617594791 3 0.4703791617594791 3 0.7396196634281973 4 0.5373744333720665} PREDS {{146 0 0-1283 {}} {258 0 0-1286 {}} {259 0 0-1288 {}}} SUCCS {{259 0 0-1290 {}}} CYCLES {}}
set a(0-1290) {NAME deltay:slc TYPE READSLICE PAR 0-1065 XREFS 24289 LOC {3 0.7318659932966499 3 0.7396197934904949 3 0.7396197934904949 4 0.5373745634343642} PREDS {{146 0 0-1283 {}} {259 0 0-1289 {}}} SUCCS {{259 0 0-1291 {}} {258 0 0-1295 {}}} CYCLES {}}
set a(0-1291) {NAME deltay:not#1 TYPE NOT PAR 0-1065 XREFS 24290 LOC {3 0.7318659932966499 3 0.7396197934904949 3 0.7396197934904949 4 0.5373745634343642} PREDS {{146 0 0-1283 {}} {259 0 0-1290 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,2,1,11) AREA_SCORE 12.00 QUANTITY 2 NAME aif#25:acc TYPE ACCU DELAY {1.39 ns} LIBRARY_DELAY {1.39 ns} PAR 0-1065 XREFS 24291 LOC {3 0.7318659932966499 3 0.7396197934904949 3 0.7396197934904949 3 0.9999998088918816 4 0.797754578835751} PREDS {{146 0 0-1283 {}} {259 0 0-1291 {}}} SUCCS {{259 0 0-1293 {}}} CYCLES {}}
set a(0-1293) {NAME aif#25:slc TYPE READSLICE PAR 0-1065 XREFS 24292 LOC {3 0.9922461248061533 3 0.9999999249999982 3 0.9999999249999982 4 0.7977546949438675} PREDS {{130 0 0-1283 {}} {259 0 0-1292 {}}} SUCCS {{259 0 0-1294 {}} {258 0 0-1299 {}}} CYCLES {}}
set a(0-1294) {NAME aif#25:asel TYPE SELECT PAR 0-1065 XREFS 24293 LOC {3 0.9922461248061533 3 0.9999999249999982 3 0.9999999249999982 4 0.7977546949438675} PREDS {{130 0 0-1283 {}} {259 0 0-1293 {}}} SUCCS {{146 0 0-1295 {}} {146 0 0-1296 {}} {146 0 0-1297 {}}} CYCLES {}}
set a(0-1295) {NAME if#7:slc(deltay) TYPE READSLICE PAR 0-1065 XREFS 24294 LOC {3 0.9922461248061533 3 0.9999999249999982 3 0.9999999249999982 4 0.7977546949438675} PREDS {{146 0 0-1294 {}} {258 0 0-1290 {}}} SUCCS {{259 0 0-1296 {}}} CYCLES {}}
set a(0-1296) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,5,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#7:acc#1 TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-1065 XREFS 24295 LOC {4 0.0 4 0.7977546949438675 4 0.7977546949438675 4 0.9999997980447288 4 0.9999997980447288} PREDS {{146 0 0-1294 {}} {259 0 0-1295 {}}} SUCCS {{259 0 0-1297 {}}} CYCLES {}}
set a(0-1297) {NAME aif#25:aif:slc TYPE READSLICE PAR 0-1065 XREFS 24296 LOC {4 0.20224523005613074 4 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982} PREDS {{146 0 0-1294 {}} {259 0 0-1296 {}}} SUCCS {{258 0 0-1299 {}}} CYCLES {}}
set a(0-1298) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1065 XREFS 24297 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1298 {}} {80 0 0-1302 {}}} SUCCS {{260 0 0-1298 {}} {80 0 0-1302 {}}} CYCLES {}}
set a(0-1299) {NAME if#7:and#2 TYPE AND PAR 0-1065 XREFS 24298 LOC {4 0.20224523005613074 4 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982} PREDS {{258 0 0-1282 {}} {258 0 0-1293 {}} {258 0 0-1297 {}} {258 0 0-1066 {}}} SUCCS {{259 0 0-1300 {}}} CYCLES {}}
set a(0-1300) {NAME exs#1 TYPE SIGNEXTEND PAR 0-1065 XREFS 24299 LOC {4 0.20224523005613074 4 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982} PREDS {{259 0 0-1299 {}}} SUCCS {{259 0 0-1301 {}}} CYCLES {}}
set a(0-1301) {NAME conc#9 TYPE CONCATENATE PAR 0-1065 XREFS 24300 LOC {4 0.20224523005613074 4 0.9999999249999982 4 0.9999999249999982 4 0.9999999249999982} PREDS {{259 0 0-1300 {}}} SUCCS {{259 0 0-1302 {}}} CYCLES {}}
set a(0-1302) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1065 XREFS 24301 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1302 {}} {80 0 0-1298 {}} {259 0 0-1301 {}}} SUCCS {{80 0 0-1298 {}} {260 0 0-1302 {}}} CYCLES {}}
set a(0-1303) {NAME vin:asn(acc#4(0).sva) TYPE ASSIGN PAR 0-1065 XREFS 24302 LOC {2 0.43030823575770594 2 0.6615774915394373 2 0.6615774915394373 4 0.15321937883048448} PREDS {{260 0 0-1303 {}} {256 0 0-1120 {}} {258 0 0-1227 {}}} SUCCS {{262 0 0-1120 {}} {260 0 0-1303 {}}} CYCLES {}}
set a(0-1304) {NAME vin:asn(green_xy(0).sva) TYPE ASSIGN PAR 0-1065 XREFS 24303 LOC {2 0.49949003748725096 2 0.7307592932689824 2 0.7307592932689824 4 0.35197703379942585} PREDS {{260 0 0-1304 {}} {256 0 0-1174 {}} {258 0 0-1261 {}}} SUCCS {{262 0 0-1174 {}} {260 0 0-1304 {}}} CYCLES {}}
set a(0-1305) {NAME vin:asn(green_xy(1).sva) TYPE ASSIGN PAR 0-1065 XREFS 24304 LOC {2 0.49949003748725096 2 0.9507795987694899 2 0.9507795987694899 4 0.35197703379942585} PREDS {{260 0 0-1305 {}} {256 0 0-1178 {}} {258 0 0-1267 {}}} SUCCS {{262 0 0-1178 {}} {260 0 0-1305 {}}} CYCLES {}}
set a(0-1065) {CHI {0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.000002000040013 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-1061 XREFS 24305 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1065 {}} {258 0 0-1063 {}} {258 0 0-1062 {}} {259 0 0-1064 {}}} SUCCS {{772 0 0-1062 {}} {772 0 0-1063 {}} {772 0 0-1064 {}} {774 0 0-1065 {}}} CYCLES {}}
set a(0-1061) {CHI {0-1062 0-1063 0-1064 0-1065} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.000002000040013 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 24306 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1061-TOTALCYCLES) {5}
set a(0-1061-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) 0-1086 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1088 0-1103 0-1111} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1101 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5) {0-1115 0-1119 0-1184 0-1226} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-1127 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1177 0-1181} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,8) {0-1191 0-1199} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8) {0-1205 0-1213} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) 0-1220 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-1227 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1261 0-1267} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1273 0-1289} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,2,1,11) {0-1276 0-1292} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,5,1,10) {0-1280 0-1296} mgc_ioport.mgc_out_stdreg(4,8) 0-1298 mgc_ioport.mgc_out_stdreg(2,30) 0-1302}
set a(0-1061-PROC_NAME) {core}
set a(0-1061-HIER_NAME) {/markers/core}
set a(TOP) {0-1061}

