{
	"version": "1.0",
	"modules": {
		"design_1": {
			"proto_instances": {
				"/processing_system7_0/S_AXI_GP0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_GP0_ACLK"},
						"ARADDR": { "actual": "S_AXI_GP0_ARADDR"},
						"ARBURST": { "actual": "S_AXI_GP0_ARBURST"},
						"ARCACHE": { "actual": "S_AXI_GP0_ARCACHE"},
						"ARID": { "actual": "S_AXI_GP0_ARID"},
						"ARLEN": { "actual": "S_AXI_GP0_ARLEN"},
						"ARLOCK": { "actual": "S_AXI_GP0_ARLOCK"},
						"ARPROT": { "actual": "S_AXI_GP0_ARPROT"},
						"ARQOS": { "actual": "S_AXI_GP0_ARQOS"},
						"ARREADY": { "actual": "S_AXI_GP0_ARREADY"},
						"ARSIZE": { "actual": "S_AXI_GP0_ARSIZE"},
						"ARVALID": { "actual": "S_AXI_GP0_ARVALID"},
						"AWADDR": { "actual": "S_AXI_GP0_AWADDR"},
						"AWBURST": { "actual": "S_AXI_GP0_AWBURST"},
						"AWCACHE": { "actual": "S_AXI_GP0_AWCACHE"},
						"AWID": { "actual": "S_AXI_GP0_AWID"},
						"AWLEN": { "actual": "S_AXI_GP0_AWLEN"},
						"AWLOCK": { "actual": "S_AXI_GP0_AWLOCK"},
						"AWPROT": { "actual": "S_AXI_GP0_AWPROT"},
						"AWQOS": { "actual": "S_AXI_GP0_AWQOS"},
						"AWREADY": { "actual": "S_AXI_GP0_AWREADY"},
						"AWSIZE": { "actual": "S_AXI_GP0_AWSIZE"},
						"AWVALID": { "actual": "S_AXI_GP0_AWVALID"},
						"BID": { "actual": "S_AXI_GP0_BID"},
						"BREADY": { "actual": "S_AXI_GP0_BREADY"},
						"BRESP": { "actual": "S_AXI_GP0_BRESP"},
						"BVALID": { "actual": "S_AXI_GP0_BVALID"},
						"RDATA": { "actual": "S_AXI_GP0_RDATA"},
						"RID": { "actual": "S_AXI_GP0_RID"},
						"RLAST": { "actual": "S_AXI_GP0_RLAST"},
						"RREADY": { "actual": "S_AXI_GP0_RREADY"},
						"RRESP": { "actual": "S_AXI_GP0_RRESP"},
						"RVALID": { "actual": "S_AXI_GP0_RVALID"},
						"WDATA": { "actual": "S_AXI_GP0_WDATA"},
						"WID": { "actual": "S_AXI_GP0_WID"},
						"WLAST": { "actual": "S_AXI_GP0_WLAST"},
						"WREADY": { "actual": "S_AXI_GP0_WREADY"},
						"WSTRB": { "actual": "S_AXI_GP0_WSTRB"},
						"WVALID": { "actual": "S_AXI_GP0_WVALID"}
					}
				},
				"/test_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWBURST": { "actual": "M00_AXI_awburst"},
						"AWLEN": { "actual": "M00_AXI_awlen"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				}
			}
		}
	}
}
