pr_debug	,	F_7
of_clk_add_provider	,	F_16
ti_clk_retry_init	,	F_14
clk_register	,	F_15
omap_clk_register_apll	,	F_11
to_clk_hw_omap	,	F_2
ti_clk_get_reg_addr	,	F_23
clk_init_data	,	V_32
hw	,	V_2
clk_ref	,	V_25
APLL_AUTO_IDLE	,	V_22
u32	,	T_2
of_clk_src_simple_get	,	V_29
pr_warn	,	F_6
state	,	V_10
init	,	V_30
clk	,	V_4
ad	,	V_8
"clock: %s transition to '%s' in %d loops\n"	,	L_4
"clock: %s failed transition to '%s'\n"	,	L_1
__clk_get_name	,	F_3
node	,	V_24
clk_name	,	V_9
of_clk_get_parent_name	,	F_22
ops	,	V_36
__ffs	,	F_4
"bypassed"	,	L_3
cleanup	,	V_28
"clk-ref or clk-bypass for %s not ready, retry\n"	,	L_5
name	,	V_27
pr_err	,	F_21
of_clk_get_parent_count	,	F_20
GFP_KERNEL	,	V_33
apll_ck_ops	,	V_37
clk_hw_omap	,	V_3
of_clk_get	,	F_12
dra7_init_apll_parent	,	F_10
kfree	,	F_17
flags	,	V_34
idlest_mask	,	V_13
MAX_APLL_WAIT_TRIES	,	V_21
"dra7 apll %s must have parent(s)\n"	,	L_6
device_node	,	V_23
clk_bypass	,	V_26
kzalloc	,	F_19
APLL_FORCE_LOCK	,	V_19
MEMMAP_ADDRESSING	,	V_35
of_dra7_apll_setup	,	F_18
clk_hw	,	V_1
dra7_apll_enable	,	F_1
u8	,	T_1
dpll_data	,	V_7
i	,	V_6
ti_clk_ll_ops	,	V_14
dra7_apll_disable	,	F_8
"locked"	,	L_2
num_parents	,	V_38
EINVAL	,	V_12
idlest_reg	,	V_16
clk_writel	,	V_20
r	,	V_5
parent_names	,	V_31
v	,	V_11
__init	,	T_3
udelay	,	F_5
control_reg	,	V_17
enable_mask	,	V_18
clk_readl	,	V_15
dra7_apll_is_enabled	,	F_9
IS_ERR	,	F_13
