Flow report for mux_4x1
Sat Apr 04 19:35:16 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. EDA Netlist Writer Summary
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Summary
  4. EDA Netlist Writer Summary
  5. Legal Notice
  6. Flow Summary
  7. Flow Settings
  8. Flow Non-Default Global Settings
  9. Flow Elapsed Time
 10. Flow OS Summary
 11. Flow Log
 12. Flow Messages
 13. Flow Suppressed Messages



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Apr 04 19:35:16 2020 ;
; Revision Name             ; mux_4x1                               ;
; Top-level Entity Name     ; mux_4x1                               ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                              ;
+---------------------------+---------------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Apr 04 19:30:24 2020       ;
; Revision Name             ; mux_4x1                                     ;
; Top-level Entity Name     ; mux_4x1                                     ;
; Family                    ; Cyclone IV E                                ;
; Simulation Files Creation ; Successful                                  ;
; Flow Status               ; Successful - Sat Apr 04 19:35:16 2020       ;
; Quartus Prime Version     ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
+---------------------------+---------------------------------------------+


+-------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                              ;
+---------------------------+---------------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Apr 04 19:29:41 2020       ;
; Revision Name             ; mux_4x1                                     ;
; Top-level Entity Name     ; mux_4x1                                     ;
; Family                    ; Cyclone IV E                                ;
; Simulation Files Creation ; Successful                                  ;
; Flow Status               ; Successful - Sat Apr 04 19:30:24 2020       ;
; Quartus Prime Version     ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
+---------------------------+---------------------------------------------+


+-------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                              ;
+---------------------------+---------------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Apr 04 19:28:41 2020       ;
; Revision Name             ; mux_4x1                                     ;
; Top-level Entity Name     ; mux_4x1                                     ;
; Family                    ; Cyclone IV E                                ;
; Simulation Files Creation ; Successful                                  ;
; Flow Status               ; Successful - Sat Apr 04 19:29:41 2020       ;
; Quartus Prime Version     ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
+---------------------------+---------------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sat Apr 04 19:28:41 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mux_4x1                                     ;
; Top-level Entity Name              ; mux_4x1                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2 / 22,320 ( < 1 % )                        ;
;     Total combinational functions  ; 2 / 22,320 ( < 1 % )                        ;
;     Dedicated logic registers      ; 0 / 22,320 ( 0 % )                          ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 7 / 154 ( 5 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/04/2020 19:11:57 ;
; Main task         ; Compilation         ;
; Revision Name     ; mux_4x1             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 2543711158273.158602031716688          ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --         ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --         ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4802 MB             ; 00:00:19                           ;
; Fitter               ; 00:00:07     ; 1.0                     ; 5640 MB             ; 00:00:04                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4679 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4806 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4629 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4644 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4629 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4644 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4629 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4644 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4629 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4644 MB             ; 00:00:00                           ;
; Total                ; 00:00:33     ; --                      ; --                  ; 00:00:25                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-02RTBVI  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off mux_4x1 -c mux_4x1
quartus_fit --read_settings_files=off --write_settings_files=off mux_4x1 -c mux_4x1
quartus_asm --read_settings_files=off --write_settings_files=off mux_4x1 -c mux_4x1
quartus_sta mux_4x1 -c mux_4x1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mux_4x1 -c mux_4x1 --vector_source=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/Waveform.vwf --testbench_file=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/ mux_4x1 -c mux_4x1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mux_4x1 -c mux_4x1 --vector_source=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/Waveform.vwf --testbench_file=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/ mux_4x1 -c mux_4x1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mux_4x1 -c mux_4x1 --vector_source=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/Waveform.vwf --testbench_file=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/ mux_4x1 -c mux_4x1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mux_4x1 -c mux_4x1 --vector_source=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/Waveform.vwf --testbench_file=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=E:/Practicas-VLSI/Proyectos/lab5/mux_4x1/simulation/qsim/ mux_4x1 -c mux_4x1



