
[Global]
SaveParameters=0
Description=Hybrid ACP M2 Compute Environment (Nallatech)
File=fpgaenv-acp-m2c-nallatech
Version=2.1
Type=HAsim
Name=Hybrid ACP M2 Compute Environment (Nallatech)
Class=Asim::Model
DefaultBenchmark=
DefaultRunOpts=

[Model]
DefaultAttributes=bluespec acp-m2c
model=FPGA Environment

[FPGA Environment/Requires]
virtual_platform=Standard Virtual Platform
fpga_components=Hardware FPGA Components for Virtex 5
librl_bsv=RL Bluespec Library
build_pipeline=FPGA Build Pipeline

[Standard Virtual Platform]
File=modules/bluespec/common/fpgaenv/virtual-platform/std-virtual-platform.awb
Packagehint=platforms

[Standard Virtual Platform/Requires]
virtual_devices=Standard Virtual Devices
low_level_platform_interface=Low Level Platform Interface Hybrid
umf=Little-Endian Unified Message Format

[FPGA Environment]
File=modules/bluespec/common/fpgaenv/fpga-environment.awb
Packagehint=platforms

[Standard Virtual Devices]
File=config/pm/hasim/submodels/fpgaenv/std-virtual-devices.apm
Packagehint=platforms

[RRR Clients and Servers]
File=modules/bluespec/common/fpgaenv/virtual-platform/rrr/basic/basic-rrr.awb
Packagehint=platforms

[Basic Virtual Channel Multiplexer]
File=modules/bluespec/common/fpgaenv/virtual-platform/channelio/basic/basic-channelio.awb
Packagehint=platforms

[Basic Virtual Channel Multiplexer/Requires]
physical_channel=Nallatech Edge Physical Channel

[Low Level Platform Interface Hybrid]
File=modules/bluespec/common/fpgaenv/low-level-platform-interface/hybrid-llpi.awb
Packagehint=platforms

[Low Level Platform Interface Hybrid/Requires]
physical_platform=ACP M2 Compute Module With SRAM (Nallatech)
channelio=Basic Virtual Channel Multiplexer
rrr=RRR Clients and Servers
physical_platform_debugger=Null Physical Platform Debugger
local_mem=Local Memory Interface using DDR2 Memory
remote_memory=Null Remote Memory

[Null Physical Platform Debugger]
File=modules/bluespec/common/fpgaenv/physical-platform/debuggers/null/null-debugger.awb
Packagehint=platforms

[Common Physical Platform Utilities]
File=modules/bluespec/common/fpgaenv/physical-platform/utils/utils.awb
Packagehint=platforms

[Null Clocks Device]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/clocks/null/null-clocks-device.awb
Packagehint=platforms

[Hardware FPGA Components for Virtex 5]
File=modules/bluespec/common/fpgaenv/fpga-components/hardware-fpga-components-virtex5.awb
Packagehint=platforms

[Null Remote Memory]
File=modules/bluespec/common/fpgaenv/low-level-platform-interface/remote-memory/null/null-remote-memory.awb
Packagehint=platforms

[Nallatech Edge Physical Channel]
File=modules/bluespec/common/fpgaenv/virtual-platform/channelio/physical-channel/nallatech-edge/nallatech-edge-channel.awb
Packagehint=platform-acp

[Little-Endian Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/little-endian/umf-little-endian.awb
Packagehint=platforms

[Little-Endian Unified Message Format/Params]
UMF_CHUNK_BYTES=8

[ACP DDR2 SRAM Device]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/ddr-sram/ddr-sram-device.awb
Packagehint=platform-acp

[Local Memory Interface using DDR2 Memory]
File=modules/bluespec/common/fpgaenv/low-level-platform-interface/local-mem/local-mem-ddr2.awb
Packagehint=platforms

[ACP M2 Compute Module With SRAM (Nallatech)]
File=modules/bluespec/common/fpgaenv/physical-platform/acp-m2c-with-sram/acp-m2c.awb
Packagehint=platform-acp

[ACP M2 Compute Module With SRAM (Nallatech)/Requires]
clocks_device=Null Clocks Device
physical_platform_utils=Common Physical Platform Utilities
ddr2_device=ACP DDR2 SRAM Device
nallatech_edge_device=Nallatech Edge Physical Device v2

[RRR Common Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/rrr/rrr_common/rrr_common.awb
Packagehint=platforms

[RRR Clients and Servers/Requires]
rrr_common=RRR Common Module

[FPGA Build Pipeline]
File=modules/project/pipelines/fpga-build-pipeline.awb
Packagehint=platforms

[Xilinx BITGEN]
File=modules/project/xilinx/xilinx_bitgen.awb
Packagehint=platforms

[Xilinx LOADER]
File=modules/project/xilinx/xilinx_loader.awb
Packagehint=platforms

[Xilinx NGD]
File=modules/project/xilinx/xilinx_ngd.awb
Packagehint=platforms

[FPGA Build Pipeline/Requires]
post_synthesis_tool=Xilinx Post-synthesis Toolchain
synthesis_tool=XST Synthesis Tool - no basicio run
mcd_tool=Simple MCD Tool

[Xilinx Post-synthesis Toolchain]
File=modules/project/xilinx/xilinx_post_synth.awb
Packagehint=platforms

[Xilinx PAR]
File=modules/project/xilinx/xilinx_par.awb
Packagehint=platforms

[Xilinx Post-synthesis Toolchain/Requires]
xilinx_ngd=Xilinx NGD
xilinx_bitgen=Xilinx BITGEN
xilinx_par=Xilinx PAR
xilinx_map=Xilinx MAP
xilinx_loader=Xilinx LOADER

[Xilinx MAP]
File=modules/project/xilinx/xilinx_map.awb
Packagehint=platforms

[Null Clocks Device/Params]
CRYSTAL_CLOCK_FREQ=200

[RL Bluespec Library]
File=config/pm/hasim/submodels/fpgaenv/librl-bsv.apm
Packagehint=platforms

[Simple MCD Tool]
File=modules/project/bluespec/mcd.awb
Packagehint=platforms

[Nallatech Edge Physical Device v2]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/nallatech-edge/nallatech-edge-device.awb
Packagehint=platform-acp

[XST Synthesis Tool - no basicio run]
File=modules/project/xilinx/xst-nobasicio.awb
Packagehint=platforms
