<interfaceDefinition version='1.2' language='vhdl' kind='component' name='kirsch_top'>
	<useClause path='work.kirsch_synth_pkg.all' />
	<useClause path='ieee.NUMERIC_STD.all' />
	<useClause path='ieee.std_logic_1164.all' />
	<macroList>
		<macro name='DATA_WIDTH' type='NATURAL' kind='' baseType='integer' initializer='8' />
		<macro name='ADDR_WIDTH' type='NATURAL' kind='' baseType='integer' initializer='8' />
	</macroList>
	<portList>
		<port name='reset_n' direction='in' type='STD_LOGIC' kind='' />
		<port name='clk' direction='in' type='STD_LOGIC' kind='' />
		<port name='uart_rx' direction='in' type='STD_LOGIC' kind='' />
		<port name='uart_tx' direction='out' type='STD_LOGIC' kind='' />
		<port name='sw' direction='in' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='kirsch_top' packedDimension='(7 downto 0)' />
		<port name='pb' direction='in' type='STD_LOGIC_VECTOR (3 downto 0)' kind='array' library='work' package='kirsch_top' packedDimension='(3 downto 0)' />
		<port name='seg7_en' direction='out' type='STD_LOGIC_VECTOR (1 downto 0)' kind='array' library='work' package='kirsch_top' packedDimension='(1 downto 0)' />
		<port name='seg7_data' direction='out' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='kirsch_top' packedDimension='(7 downto 0)' />
		<port name='led' direction='out' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='kirsch_top' packedDimension='(7 downto 0)' />
	</portList>
</interfaceDefinition>
