<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.4 seconds; current allocated memory: 234.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 223 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 178 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 152 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 138 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 135 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 135 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 135 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 135 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 135 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 140 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 171 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/doitgenTriple/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;doitgenTriple(float*, float*, float*)&apos; into &apos;main&apos; (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:47:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_53_2&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_1&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64:5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_2&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_1&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22:5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_2&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_83_3&gt; at benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.71 seconds; current allocated memory: 235.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64:14) to (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64:5) in function &apos;main&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20:11) to (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22:5) in function &apos;main&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_50_1&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50:20) and &apos;VITIS_LOOP_53_2&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53:22) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;loop_0&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61:3) and &apos;loop_1&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64:5) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;loop_0&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19:3) and &apos;loop_1&apos;(benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22:5) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_50_1&apos; (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_0&apos; (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61:3) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_0&apos; (benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19:3) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos; (loop &apos;VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln53&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln53&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 309.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_loop_0_loop_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_0_loop_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln64&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln64&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_1&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln62&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 42, loop &apos;loop_0_loop_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.378 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_loop_0_loop_1&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln64&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64 [13]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;j_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) on local variable &apos;j&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64 [23]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln64&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) [29]  (1.823 ns)
	&apos;select&apos; operation 9 bit (&apos;select_ln61&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) [30]  (0.968 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;store_forwarded39_write_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable &apos;add&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;store_forwarded39&apos; and &apos;load&apos; operation 32 bit (&apos;store_forwarded39_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;store_forwarded39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 29, loop &apos;loop_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.091 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_loop_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln75&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [8]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [11]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln75&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) [12]  (1.915 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln75&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) of variable &apos;add_ln77&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [30]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 310.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 310.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_loop_0_loop_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_0_loop_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln22&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln22&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_0_loop_11&apos; (loop &apos;loop_0_loop_1&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;s_write_ln20&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:25-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;s_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;s&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:20-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 42, loop &apos;loop_0_loop_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.378 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_loop_0_loop_11&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln22&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 [13]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;j_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;j&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 [23]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln22&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:22-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) [29]  (1.823 ns)
	&apos;select&apos; operation 9 bit (&apos;select_ln19&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:19-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) [30]  (0.968 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 311.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 311.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_loop_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_loop_22&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;b_write_ln38&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;f&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 and &apos;load&apos; operation 32 bit (&apos;b_load&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;b&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 39, loop &apos;loop_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.091 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_loop_22&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln36&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 [8]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 [11]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln36&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) [12]  (1.915 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln36&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80) of variable &apos;add_ln43&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36-&gt;benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80 [31]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 311.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 311.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_83_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_83_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_83_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.999 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_83_3&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln83&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83 [6]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83) on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83 [10]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln83&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83) [11]  (1.823 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln83&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83) of variable &apos;add_ln83&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83 on local variable &apos;i&apos;, benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:83 [41]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 312.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 312.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 312.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 312.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos; pipeline &apos;VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 312.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_loop_0_loop_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_loop_0_loop_1&apos; pipeline &apos;loop_0_loop_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_loop_0_loop_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 314.367 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_loop_2&apos; pipeline &apos;loop_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_loop_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.223 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_loop_0_loop_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_loop_0_loop_11&apos; pipeline &apos;loop_0_loop_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_loop_0_loop_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 317.770 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_loop_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_loop_22&apos; pipeline &apos;loop_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_loop_22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 319.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_83_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_83_3&apos; pipeline &apos;VITIS_LOOP_83_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_83_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 320.914 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_A_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_w_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 322.734 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 325.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 328.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 196.43 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2.98 seconds. CPU system time: 0.55 seconds. Elapsed time: 8.35 seconds; current allocated memory: 96.840 MB." resolution=""/>
</Messages>
