target:
	## Register-immediate addressing (with pre/post update)
	lwu	a0, (+a1)
	lwu	a0, (a1+)
	lwu	a0, 60(+a1)
	lwu	a0, 60(a1+)
	lwu	a0, -64(+a1)
	lwu	a0, -64(a1+)
	ld	a0, (+a1)
	ld	a0, (a1+)
	ld	a0, 120(+a1)
	ld	a0, 120(a1+)
	ld	a0, -128(+a1)
	ld	a0, -128(a1+)

	## Register-register addressing (with optional pre/post update), non-scaled
	lwu	a0, a2(a1)
	lwu	a0, a2(+a1)
	lwu	a0, a2(a1+)
	ld	a0, a2(a1)
	ld	a0, a2(+a1)
	ld	a0, a2(a1+)
	sd	a0, a2(a1)
	sd	a0, a2(+a1)
	sd	a0, a2(a1+)
	# rd == rs1 is valid on stores and no update load variants
	lwu	a0, a2(a0)
	ld	a0, a2(a0)
	sd	a0, a2(a0)
	sd	a0, a2(+a0)
	sd	a0, a2(a0+)

	## Register-register addressing (with optional pre/post update), scaled
	lwu	a0, [a2](a1)
	lwu	a0, [a2](+a1)
	lwu	a0, [a2](a1+)
	ld	a0, [a2](a1)
	ld	a0, [a2](+a1)
	ld	a0, [a2](a1+)
	sd	a0, [a2](a1)
	sd	a0, [a2](+a1)
	sd	a0, [a2](a1+)
	# rd == rs1 is valid on stores and no update load variants
	lwu	a0, [a2](a0)
	ld	a0, [a2](a0)
	sd	a0, [a2](a0)
	sd	a0, [a2](+a0)
	sd	a0, [a2](a0+)
