{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429181145014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429181145045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 12:45:44 2015 " "Processing started: Thu Apr 16 12:45:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429181145045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429181145045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429181145045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429181145279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Found design unit 1: vga-vga_arch" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gsensor-synth " "Found design unit 1: gsensor-synth" {  } { { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-translated " "Found design unit 1: reset_delay-translated" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spipll-SYN " "Found design unit 1: spipll-SYN" {  } { { "spipll.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 spipll " "Found entity 1: spipll" {  } { { "spipll.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ee_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_ee_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_ee_config-translated " "Found design unit 1: spi_ee_config-translated" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-translated " "Found design unit 1: led_driver-translated" {  } { { "led_driver.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/led_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/led_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-translated " "Found design unit 1: spi_controller-translated" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1_submarine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1_submarine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1_submarine-SYN " "Found design unit 1: ram1_submarine-SYN" {  } { { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1_submarine " "Found entity 1: ram1_submarine" {  } { { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gsensor " "Elaborating entity \"Gsensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429181154842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:u_reset_delay " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:u_reset_delay\"" {  } { { "gsensor.vhd" "u_reset_delay" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll spipll:u_spipll " "Elaborating entity \"spipll\" for hierarchy \"spipll:u_spipll\"" {  } { { "gsensor.vhd" "u_spipll" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spipll:u_spipll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "altpll_component" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spipll:u_spipll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spipll:u_spipll\|altpll:altpll_component " "Instantiated megafunction \"spipll:u_spipll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 200000 " "Parameter \"clk0_phase_shift\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spipll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spipll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock port_UNuseD " "Parameter \"port_activeclock\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset port_useD " "Parameter \"port_areset\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 port_UNuseD " "Parameter \"port_clkbad0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 port_UNuseD " "Parameter \"port_clkbad1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss port_UNuseD " "Parameter \"port_clkloss\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch port_UNuseD " "Parameter \"port_clkswitch\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate port_UNuseD " "Parameter \"port_configupdate\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin port_UNuseD " "Parameter \"port_fbin\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 port_useD " "Parameter \"port_inclk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 port_UNuseD " "Parameter \"port_inclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked port_UNuseD " "Parameter \"port_locked\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena port_UNuseD " "Parameter \"port_pfdena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect port_UNuseD " "Parameter \"port_phasecounterselect\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone port_UNuseD " "Parameter \"port_phasedone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep port_UNuseD " "Parameter \"port_phasestep\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown port_UNuseD " "Parameter \"port_phaseupdown\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena port_UNuseD " "Parameter \"port_pllena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr port_UNuseD " "Parameter \"port_scanaclr\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk port_UNuseD " "Parameter \"port_scanclk\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena port_UNuseD " "Parameter \"port_scanclkena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata port_UNuseD " "Parameter \"port_scandata\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout port_UNuseD " "Parameter \"port_scandataout\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone port_UNuseD " "Parameter \"port_scandone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread port_UNuseD " "Parameter \"port_scanread\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite port_UNuseD " "Parameter \"port_scanwrite\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 port_useD " "Parameter \"port_clk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 port_useD " "Parameter \"port_clk1\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 port_UNuseD " "Parameter \"port_clk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 port_UNuseD " "Parameter \"port_clk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 port_UNuseD " "Parameter \"port_clk4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 port_UNuseD " "Parameter \"port_clk5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 port_UNuseD " "Parameter \"port_clkena0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 port_UNuseD " "Parameter \"port_clkena1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 port_UNuseD " "Parameter \"port_clkena2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 port_UNuseD " "Parameter \"port_clkena3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 port_UNuseD " "Parameter \"port_clkena4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 port_UNuseD " "Parameter \"port_clkena5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 port_UNuseD " "Parameter \"port_extclk0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 port_UNuseD " "Parameter \"port_extclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 port_UNuseD " "Parameter \"port_extclk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 port_UNuseD " "Parameter \"port_extclk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154889 ""}  } { { "spipll.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429181154889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spipll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spipll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spipll_altpll " "Found entity 1: spipll_altpll" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181154935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181154935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll_altpll spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated " "Elaborating entity \"spipll_altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "gsensor.vhd" "u_spi_ee_config" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154935 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X spi_ee_config.vhd(118) " "VHDL Signal Declaration warning at spi_ee_config.vhd(118): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "spi_ee_config.vhd" "u_spi_controller" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "gsensor.vhd" "u_vga" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_b vga.vhd(24) " "VHDL Signal Declaration warning at vga.vhd(24): used implicit default value for signal \"data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wr_en_b vga.vhd(28) " "VHDL Signal Declaration warning at vga.vhd(28): used explicit default value for signal \"wr_en_b\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_bound vga.vhd(55) " "VHDL Signal Declaration warning at vga.vhd(55): used explicit default value for signal \"top_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_bound vga.vhd(56) " "VHDL Signal Declaration warning at vga.vhd(56): used explicit default value for signal \"bottom_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "rockets vga.vhd(73) " "VHDL Variable Declaration warning at vga.vhd(73): used default initial value for variable \"rockets\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 73 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_test vga.vhd(106) " "Verilog HDL or VHDL warning at vga.vhd(106): object \"bit_test\" assigned a value but never read" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429181154935 "|Gsensor|vga:u_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1_submarine ram1_submarine:u_ram1_submarine " "Elaborating entity \"ram1_submarine\" for hierarchy \"ram1_submarine:u_ram1_submarine\"" {  } { { "gsensor.vhd" "u_ram1_submarine" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181154998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\"" {  } { { "ram1_submarine.vhd" "altsyncram_component" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\"" {  } { { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155060 ""}  } { { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429181155060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b3o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b3o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b3o3 " "Found entity 1: altsyncram_b3o3" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181155107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181155107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b3o3 ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated " "Elaborating entity \"altsyncram_b3o3\" for hierarchy \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155107 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[26\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155232 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[28\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 1051 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155232 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[29\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155232 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[30\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155232 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[31\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155232 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429181155232 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1429181155232 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[15\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155731 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[14\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155731 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[13\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155731 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[12\] " "Synthesized away node \"ram1_submarine:u_ram1_submarine\|altsyncram:altsyncram_component\|altsyncram_b3o3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_b3o3.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_b3o3.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1_submarine.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram1_submarine.vhd" 70 0 0 } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155731 "|gsensor|ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429181155731 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1429181155731 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|Mult0\"" {  } { { "vga.vhd" "Mult0" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155762 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429181155762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_mult:Mult0 " "Instantiated megafunction \"vga:u_vga\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155793 ""}  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429181155793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181155856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181155856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429181155918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429181155918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 327 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429181155918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 32 -1 0 } } { "spi_controller.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429181156261 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429181156277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429181156589 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429181157307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429181157541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181157541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429181157650 "|gsensor|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429181157650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429181157650 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429181157650 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429181157650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "802 " "Implemented 802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429181157650 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429181157650 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429181157650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429181157650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429181157712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 12:45:57 2015 " "Processing ended: Thu Apr 16 12:45:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429181157712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429181157712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429181157712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429181157712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429181159744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429181159775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 12:45:59 2015 " "Processing started: Thu Apr 16 12:45:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429181159775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429181159775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429181159775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429181159853 ""}
{ "Info" "0" "" "Project  = GSensor" {  } {  } 0 0 "Project  = GSensor" 0 0 "Fitter" 0 0 1429181159853 ""}
{ "Info" "0" "" "Revision = GSensor" {  } {  } 0 0 "Revision = GSensor" 0 0 "Fitter" 0 0 1429181159853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1429181159947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GSensor EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"GSensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429181159963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429181160042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429181160042 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 144 200000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 144 degrees (200000 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429181160088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429181160088 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1429181160088 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429181160198 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429181160198 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429181160276 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429181160276 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1992 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1994 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1996 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1998 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429181160276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 2000 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429181160276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429181160276 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429181160276 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429181160307 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 12 " "No exact pin location assignment(s) for 1 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1429181160666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1429181160900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429181160900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429181160900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1429181160900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1429181160900 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1429181160915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""}  } { { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1983 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429181160978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429181160978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429181160978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:u_vga\|v_sync  " "Automatically promoted node vga:u_vga\|v_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|out_v_sync " "Destination node vga:u_vga\|out_v_sync" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|Decoder0~12 " "Destination node vga:u_vga\|Decoder0~12" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1041 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines\[8\]~18 " "Destination node vga:u_vga\|submarines\[8\]~18" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1047 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|nb_submarines\[3\]~1 " "Destination node vga:u_vga\|nb_submarines\[3\]~1" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1287 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|new_elements~0 " "Destination node vga:u_vga\|new_elements~0" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1294 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|new_elements~2 " "Destination node vga:u_vga\|new_elements~2" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1296 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|update_rockets~0 " "Destination node vga:u_vga\|update_rockets~0" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1301 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|tmp_random\[6\]~3 " "Destination node vga:u_vga\|tmp_random\[6\]~3" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1303 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|update_submarines~0 " "Destination node vga:u_vga\|update_submarines~0" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1304 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|wr_en_a~1 " "Destination node vga:u_vga\|wr_en_a~1" {  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 1309 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429181160978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1429181160978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429181160978 ""}  } { { "vga.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429181160978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429181161336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429181161383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1429181161383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429181161383 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1429181161399 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1429181161399 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1429181161399 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429181161399 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1429181161399 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1429181161399 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429181161446 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1429181161446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429181162304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429181162491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429181162522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429181164300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429181164300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429181164675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429181165985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429181165985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429181167296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429181167296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429181167296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429181167327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429181167389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429181167592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429181167654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429181167810 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429181168263 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 16 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429181168559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429181168559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 17 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429181168559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL G16 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 18 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429181168559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 15 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429181168559 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1429181168559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Greg/GitHub/FPGA/Codes/submarines/output_files/GSensor.fit.smsg " "Generated suppressed messages file C:/Users/Greg/GitHub/FPGA/Codes/submarines/output_files/GSensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429181168637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1360 " "Peak virtual memory: 1360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429181169090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 12:46:09 2015 " "Processing ended: Thu Apr 16 12:46:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429181169090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429181169090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429181169090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429181169090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429181171008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429181171024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 12:46:10 2015 " "Processing started: Thu Apr 16 12:46:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429181171024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429181171024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429181171024 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429181171866 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429181171898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429181172256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 12:46:12 2015 " "Processing ended: Thu Apr 16 12:46:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429181172256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429181172256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429181172256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429181172256 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429181172865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429181174300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 12:46:14 2015 " "Processing started: Thu Apr 16 12:46:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429181174316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429181174316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GSensor -c GSensor " "Command: quartus_sta GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429181174316 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1429181174394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429181174487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429181174581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429181174581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1429181174862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:u_vga\|v_sync vga:u_vga\|v_sync " "create_clock -period 1.000 -name vga:u_vga\|v_sync vga:u_vga\|v_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174862 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1429181174955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429181174955 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429181174955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1429181174955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429181175002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429181175002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.884 " "Worst-case setup slack is -9.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.884            -145.131 vga:u_vga\|v_sync  " "   -9.884            -145.131 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.786             -56.468 CLOCK_50  " "   -3.786             -56.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.852               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.852               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.760 " "Worst-case hold slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -0.760 vga:u_vga\|v_sync  " "   -0.760              -0.760 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.666 " "Worst-case recovery slack is 15.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.666               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.104 " "Worst-case removal slack is 3.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.104               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 vga:u_vga\|v_sync  " "   -1.000             -30.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.488               0.000 CLOCK_50  " "    9.488               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.742               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.742               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429181175236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429181175267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429181175673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429181175751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429181175751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.675 " "Worst-case setup slack is -8.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.675            -126.353 vga:u_vga\|v_sync  " "   -8.675            -126.353 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.318             -46.738 CLOCK_50  " "   -3.318             -46.738 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.524               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.524               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.549 " "Worst-case hold slack is -0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 vga:u_vga\|v_sync  " "   -0.549              -0.549 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CLOCK_50  " "    0.162               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.310               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.161 " "Worst-case recovery slack is 16.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.161               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.161               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.745 " "Worst-case removal slack is 2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.745               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.745               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 vga:u_vga\|v_sync  " "   -1.000             -30.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.488               0.000 CLOCK_50  " "    9.488               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.739               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.739               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181175798 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429181176047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429181176188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429181176188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.275 " "Worst-case setup slack is -5.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.275             -71.959 vga:u_vga\|v_sync  " "   -5.275             -71.959 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075             -18.584 CLOCK_50  " "   -2.075             -18.584 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.365               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.365               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181176203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.559 " "Worst-case hold slack is -0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559              -0.559 vga:u_vga\|v_sync  " "   -0.559              -0.559 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 CLOCK_50  " "    0.089               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.419 " "Worst-case recovery slack is 17.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.419               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.419               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181176219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.726 " "Worst-case removal slack is 1.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.726               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.726               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181176234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 vga:u_vga\|v_sync  " "   -1.000             -30.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 CLOCK_50  " "    9.209               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.781               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.781               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429181176250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429181176843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429181176843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429181176983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 12:46:16 2015 " "Processing ended: Thu Apr 16 12:46:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429181176983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429181176983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429181176983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429181176983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429181178964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429181178980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 12:46:18 2015 " "Processing started: Thu Apr 16 12:46:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429181178980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429181178980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429181178980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_85c_slow.vho C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_85c_slow.vho in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181179557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_0c_slow.vho C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_0c_slow.vho in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181179682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_min_1200mv_0c_fast.vho C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_min_1200mv_0c_fast.vho in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181179791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor.vho C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor.vho in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181179900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_85c_vhd_slow.sdo C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181180010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_0c_vhd_slow.sdo C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181180119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_min_1200mv_0c_vhd_fast.sdo C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181180244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_vhd.sdo C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_vhd.sdo in folder \"C:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1429181180353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429181180431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 12:46:20 2015 " "Processing ended: Thu Apr 16 12:46:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429181180431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429181180431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429181180431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429181180431 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429181181024 ""}
