INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/lab5_6/lab5_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [/home/student/lab5_6/lab5_6.srcs/sources_1/new/adder.v:2]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cin' is not allowed [/home/student/lab5_6/lab5_6.srcs/sources_1/new/adder.v:3]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [/home/student/lab5_6/lab5_6.srcs/sources_1/new/adder.v:5]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [/home/student/lab5_6/lab5_6.srcs/sources_1/new/adder.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/lab5_6/lab5_6.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/lab5_6/lab5_6.srcs/sim_1/new/lab5_6testFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_6testFile
