[{"DBLP title": "Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures.", "DBLP authors": ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.52", "OA papers": [{"PaperId": "https://openalex.org/W2613168994", "PaperTitle": "Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures", "Year": 2017, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Mingcong Song", "Yang Hu", "Hui-Xiang Chen", "Tao Li"]}]}, {"DBLP title": "Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources.", "DBLP authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.46", "OA papers": [{"PaperId": "https://openalex.org/W2612550760", "PaperTitle": "Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 3.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"]}]}, {"DBLP title": "NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.", "DBLP authors": ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.57", "OA papers": [{"PaperId": "https://openalex.org/W2613147674", "PaperTitle": "NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 3.5, "University of Wisconsin\u2013Madison": 1.0, "Daegu Gyeongbuk Institute of Science and Technology": 0.5}, "Authors": ["Mohammad Alian", "Ahmed Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Kim"]}]}, {"DBLP title": "Supporting Address Translation for Accelerator-Centric Architectures.", "DBLP authors": ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.19", "OA papers": [{"PaperId": "https://openalex.org/W2613639279", "PaperTitle": "Supporting Address Translation for Accelerator-Centric Architectures", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Yu-Chen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"]}]}, {"DBLP title": "Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques.", "DBLP authors": ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.61", "OA papers": [{"PaperId": "https://openalex.org/W2612789561", "PaperTitle": "Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", "Year": 2017, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Carnegie Mellon University": 2.5, "ETH Zurich": 2.0, "Seagate (United States)": 0.5}, "Authors": ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"]}]}, {"DBLP title": "Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.", "DBLP authors": ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.30", "OA papers": [{"PaperId": "https://openalex.org/W2612114356", "PaperTitle": "Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Samsung (United States)": 9.5, "Seoul National University": 1.5, "Coordinated Science Lab": 0.5, "National Center for Supercomputing Applications": 0.5}, "Authors": ["Sanguhn Cha", "Seongil O", "Hyun-Sung Shin", "Sang-joon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Ho Choi", "Gyo-Young Jin", "Young Jun Son", "Hyunyoon Cho", "Jung Yong Ahn", "Nam Kim"]}]}, {"DBLP title": "Architecting an Energy-Efficient DRAM System for GPUs.", "DBLP authors": ["Niladrish Chatterjee", "Mike O'Connor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.58", "OA papers": [{"PaperId": "https://openalex.org/W2612695082", "PaperTitle": "Architecting an Energy-Efficient DRAM System for GPUs", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Nvidia (United Kingdom)": 6.0, "Carnegie Mellon University": 1.0}, "Authors": ["Niladrish Chatterjee", "Mike O'Connor", "Donghyuk Lee", "Daniel Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"]}]}, {"DBLP title": "Design and Analysis of an APU for Exascale Computing.", "DBLP authors": ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.42", "OA papers": [{"PaperId": "https://openalex.org/W2593535610", "PaperTitle": "Design and Analysis of an APU for Exascale Computing", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Advanced Micro Devices (Canada)": 17.0}, "Authors": ["Thiruvengadam Vijayaraghavany", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William A. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"]}]}, {"DBLP title": "BRAVO: Balanced Reliability-Aware Voltage Optimization.", "DBLP authors": ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.56", "OA papers": [{"PaperId": "https://openalex.org/W2612994737", "PaperTitle": "BRAVO: Balanced Reliability-Aware Voltage Optimization", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"IBM (United States)": 5.0, "Pennsylvania State University": 1.0}, "Authors": ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"]}]}, {"DBLP title": "Maximizing Cache Performance Under Uncertainty.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.43", "OA papers": [{"PaperId": "https://openalex.org/W2613428007", "PaperTitle": "Maximizing Cache Performance Under Uncertainty", "Year": 2017, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Carnegie Mellon University": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Nathan Beckmann", "Daniel S. Sanchez"]}]}, {"DBLP title": "SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support.", "DBLP authors": ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jos\u00e9 F. Mart\u00ednez"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.65", "OA papers": [{"PaperId": "https://openalex.org/W2612089794", "PaperTitle": "SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Cornell University": 3.0, "Stanford University": 1.0}, "Authors": ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jos\u00e9 Luis Mart\u00ednez"]}]}, {"DBLP title": "A Split Cache Hierarchy for Enabling Data-Oriented Optimizations.", "DBLP authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.25", "OA papers": [{"PaperId": "https://openalex.org/W2599920862", "PaperTitle": "A Split Cache Hierarchy for Enabling Data-Oriented Optimizations", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Uppsala University": 3.0}, "Authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"]}]}, {"DBLP title": "Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.", "DBLP authors": ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.11", "OA papers": [{"PaperId": "https://openalex.org/W2612148068", "PaperTitle": "Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Hong Kong University of Science and Technology": 4.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"]}]}, {"DBLP title": "Enabling Effective Module-Oblivious Power Gating for Embedded Processors.", "DBLP authors": ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.48", "OA papers": [{"PaperId": "https://openalex.org/W2612688648", "PaperTitle": "Enabling Effective Module-Oblivious Power Gating for Embedded Processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Minnesota\u2010Twin Cities": 2.0, "University of Illinois Urbana-Champaign": 2.0, "Information Trust Institute": 1.0}, "Authors": ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"]}]}, {"DBLP title": "Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices.", "DBLP authors": ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.32", "OA papers": [{"PaperId": "https://openalex.org/W2613370555", "PaperTitle": "Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 3.0, "Huawei Technologies (China)": 1.0}, "Authors": ["Karthik N Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Ye Handong"]}]}, {"DBLP title": "Fast Decentralized Power Capping for Server Clusters.", "DBLP authors": ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.49", "OA papers": [{"PaperId": "https://openalex.org/W2612702391", "PaperTitle": "Fast Decentralized Power Capping for Server Clusters", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5, "Harvard University": 2.0}, "Authors": ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"]}]}, {"DBLP title": "Random Folded Clos Topologies for Datacenter Networks.", "DBLP authors": ["Cristobal Camarero", "Carmen Mart\u00ednez", "Ram\u00f3n Beivide"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.26", "OA papers": [{"PaperId": "https://openalex.org/W2613073681", "PaperTitle": "Random Folded Clos Topologies for Datacenter Networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Cristobal Camarero", "Carmen Martinez", "Ramon Beivide"]}]}, {"DBLP title": "Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking.", "DBLP authors": ["Sudhanshu Shukla", "Mainak Chaudhuri"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.24", "OA papers": [{"PaperId": "https://openalex.org/W2613968258", "PaperTitle": "Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Kanpur": 2.0}, "Authors": ["Sudhanshu Shukla", "Mainak Chaudhuri"]}]}, {"DBLP title": "Partial Row Activation for Low-Power DRAM System.", "DBLP authors": ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.35", "OA papers": [{"PaperId": "https://openalex.org/W2607352011", "PaperTitle": "Partial Row Activation for Low-Power DRAM System", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Yebin Lee", "Hyeonggyu Kim", "Seok-In Hong", "Soontae Kim"]}]}, {"DBLP title": "Understanding and Optimizing Power Consumption in Memory Networks.", "DBLP authors": ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.60", "OA papers": [{"PaperId": "https://openalex.org/W2612219836", "PaperTitle": "Understanding and Optimizing Power Consumption in Memory Networks", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "Coordinated Science Lab": 1.0, "Information Trust Institute": 1.0}, "Authors": ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"]}]}, {"DBLP title": "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies.", "DBLP authors": ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.62", "OA papers": [{"PaperId": "https://openalex.org/W2612835180", "PaperTitle": "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", "Year": 2017, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"Carnegie Mellon University": 5.833333333333333, "TOBB University of Economics and Technology": 1.3333333333333333, "ETH Z\u00dcrich": 0.3333333333333333, "University of Virginia": 0.5, "Microsoft Research (United Kingdom)": 0.5, "Nvidia (United Kingdom)": 0.5}, "Authors": ["Hasan Hassan", "Nandita Vijaykumar", "Samira Khan", "Saugata Ghose", "Ke-Vin Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"]}]}, {"DBLP title": "Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies.", "DBLP authors": ["Aniruddh Ramrakhyani", "Tushar Krishna"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.44", "OA papers": [{"PaperId": "https://openalex.org/W2612262733", "PaperTitle": "Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Aniruddh Ramrakhyani", "Tushar Krishna"]}]}, {"DBLP title": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "DBLP authors": ["Sebastian Werner", "Javier Navaridas", "Mikel Luj\u00e1n"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.23", "OA papers": [{"PaperId": "https://openalex.org/W2595633882", "PaperTitle": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"TU Dresden": 1.0, "University of Manchester": 2.0}, "Authors": ["Sebastian Werner", "Javier Navaridas", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "Near-Ideal Networks-on-Chip for Servers.", "DBLP authors": ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.16", "OA papers": [{"PaperId": "https://openalex.org/W2612784457", "PaperTitle": "Near-Ideal Networks-on-Chip for Servers", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of Tehran": 1.0, "Sharif University of Technology": 1.0}, "Authors": ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "DBLP authors": ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.17", "OA papers": [{"PaperId": "https://openalex.org/W2612406526", "PaperTitle": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Davis": 4.0}, "Authors": ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. B. Yoo"]}]}, {"DBLP title": "Secure Dynamic Memory Scheduling Against Timing Channel Attacks.", "DBLP authors": ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.27", "OA papers": [{"PaperId": "https://openalex.org/W2612480636", "PaperTitle": "Secure Dynamic Memory Scheduling Against Timing Channel Attacks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Yao Wang", "Benjamin M. Wu", "G. Edward Suh"]}]}, {"DBLP title": "Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.10", "OA papers": [{"PaperId": "https://openalex.org/W2613314374", "PaperTitle": "Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Electrical Engineering and Computer Science - Computer Science and Engineering": 2.0}, "Authors": ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd Austin"]}]}, {"DBLP title": "Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings.", "DBLP authors": ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.9", "OA papers": [{"PaperId": "https://openalex.org/W2613283858", "PaperTitle": "Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Rujia Wang", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks.", "DBLP authors": ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.36", "OA papers": [{"PaperId": "https://openalex.org/W2613970414", "PaperTitle": "Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"]}]}, {"DBLP title": "SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization.", "DBLP authors": ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.20", "OA papers": [{"PaperId": "https://openalex.org/W2614002281", "PaperTitle": "SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 2.0, "Advanced Micro Devices (Canada)": 1.0, "University of Cyprus": 1.0}, "Authors": ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"]}]}, {"DBLP title": "ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging.", "DBLP authors": ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.50", "OA papers": [{"PaperId": "https://openalex.org/W2612252783", "PaperTitle": "ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging", "Year": 2017, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"University of Edinburgh": 3.0, "Intel (Germany)": 1.0}, "Authors": ["Arpit Joshi", "Vijay Nagarajan", "Stratis D. Viglas", "Marcelo Cintra"]}]}, {"DBLP title": "KAML: A Flexible, High-Performance Key-Value SSD.", "DBLP authors": ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.15", "OA papers": [{"PaperId": "https://openalex.org/W2613596181", "PaperTitle": "KAML: A Flexible, High-Performance Key-Value SSD", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of California, San Diego": 3.5, "North Carolina State University": 0.5}, "Authors": ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven M. Swanson"]}]}, {"DBLP title": "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor.", "DBLP authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.45", "OA papers": [{"PaperId": "https://openalex.org/W2612145524", "PaperTitle": "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Chinese Academy of Sciences": 2.0, "University of Chicago": 2.0, "China Agricultural University": 1.0}, "Authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"]}]}, {"DBLP title": "Reliability-Aware Scheduling on Heterogeneous Multicore Processors.", "DBLP authors": ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.12", "OA papers": [{"PaperId": "https://openalex.org/W2613221718", "PaperTitle": "Reliability-Aware Scheduling on Heterogeneous Multicore Processors", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Ghent University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads.", "DBLP authors": ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.13", "OA papers": [{"PaperId": "https://openalex.org/W2612225380", "PaperTitle": "Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 2.0, "Federal University of Bahia": 1.0}, "Authors": ["Rajiv Nishtala", "Paul A. Carpenter", "Vinicius Petrucci", "Xavier Martorell"]}]}, {"DBLP title": "Cooper: Task Colocation with Cooperative Games.", "DBLP authors": ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.22", "OA papers": [{"PaperId": "https://openalex.org/W2612254259", "PaperTitle": "Cooper: Task Colocation with Cooperative Games", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Duke University": 4.0}, "Authors": ["Qiuyun Llull", "Songchun Fan", "Seyed Morteza Zahedi", "Benjamin R. Lee"]}]}, {"DBLP title": "MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories.", "DBLP authors": ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.39", "OA papers": [{"PaperId": "https://openalex.org/W2612798083", "PaperTitle": "MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Cyprus": 1.0, "Advanced Micro Devices (Canada)": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"]}]}, {"DBLP title": "Exploring Hyperdimensional Associative Memory.", "DBLP authors": ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.28", "OA papers": [{"PaperId": "https://openalex.org/W2613567208", "PaperTitle": "Exploring Hyperdimensional Associative Memory", "Year": 2017, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"University of California, San Diego": 3.0, "University of California, Berkeley": 2.0}, "Authors": ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"]}]}, {"DBLP title": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.", "DBLP authors": ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.54", "OA papers": [{"PaperId": "https://openalex.org/W2612654866", "PaperTitle": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", "Year": 2017, "CitationCount": 163, "EstimatedCitation": 163, "Affiliations": {"IBM (United States)": 1.0, "Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyesoon Kim", "Pranith Kumar"]}]}, {"DBLP title": "High-Bandwidth Low-Latency Approximate Interconnection Networks.", "DBLP authors": ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.38", "OA papers": [{"PaperId": "https://openalex.org/W2613484065", "PaperTitle": "High-Bandwidth Low-Latency Approximate Interconnection Networks", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Institute of Informatics": 1.5, "Research Organization of Information and Systems": 1.5, "National Institute of Advanced Industrial Science and Technology": 1.0, "Department of Information and Computer Science": 2.0, "University of Hawai\u02bbi at M\u0101noa": 1.0}, "Authors": ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"]}]}, {"DBLP title": "Compute Caches.", "DBLP authors": ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.21", "OA papers": [{"PaperId": "https://openalex.org/W2613569094", "PaperTitle": "Compute Caches", "Year": 2017, "CitationCount": 170, "EstimatedCitation": 170, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Shaizeen Aga", "Supreet Jeloka", "Arun Karthi Subramaniyan", "Satish Narayanasamy", "David Blaauw", "Reetuparna Das"]}]}, {"DBLP title": "Boomerang: A Metadata-Free Architecture for Control Flow Delivery.", "DBLP authors": ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.53", "OA papers": [{"PaperId": "https://openalex.org/W2613661332", "PaperTitle": "Boomerang: A Metadata-Free Architecture for Control Flow Delivery", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"]}]}, {"DBLP title": "PABST: Proportionally Allocated Bandwidth at the Source and Target.", "DBLP authors": ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.33", "OA papers": [{"PaperId": "https://openalex.org/W2612095586", "PaperTitle": "PABST: Proportionally Allocated Bandwidth at the Source and Target", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Qualcomm (United Kingdom)": 3.0}, "Authors": ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"]}]}, {"DBLP title": "SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures.", "DBLP authors": ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.31", "OA papers": [{"PaperId": "https://openalex.org/W2612401491", "PaperTitle": "SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 5.0, "Samsung (South Korea)": 1.0, "Sungkyunkwan University": 1.0}, "Authors": ["Yu-Hwan Ro", "Hyunyoon Cho", "Eojin Lee", "Dae-Jin Jung", "Young Jun Son", "Jung Yong Ahn", "Jae Sung Lee"]}]}, {"DBLP title": "Transparent and Efficient CFI Enforcement with Intel Processor Trace.", "DBLP authors": ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.18", "OA papers": [{"PaperId": "https://openalex.org/W2612611921", "PaperTitle": "Transparent and Efficient CFI Enforcement with Intel Processor Trace", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Shanghai Jiao Tong University": 6.0}, "Authors": ["Yutao Liu", "Peitao Shi", "Xizhang Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"]}]}, {"DBLP title": "PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning.", "DBLP authors": ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.55", "OA papers": [{"PaperId": "https://openalex.org/W2613989746", "PaperTitle": "PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning", "Year": 2017, "CitationCount": 439, "EstimatedCitation": 439, "Affiliations": {"University of Pittsburgh": 1.0, "University of Southern California": 1.0, "Nanyang Technological University": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Linghao Song", "Xuehai Qian", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.", "DBLP authors": ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.29", "OA papers": [{"PaperId": "https://openalex.org/W2612076670", "PaperTitle": "FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", "Year": 2017, "CitationCount": 220, "EstimatedCitation": 220, "Affiliations": {"Chinese Academy of Sciences": 5.0}, "Authors": ["Wenyan Lu", "Yinhe Han", "Jiajun Li", "Shijun Gong", "Xiaowei Li"]}]}, {"DBLP title": "Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs.", "DBLP authors": ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.59", "OA papers": [{"PaperId": "https://openalex.org/W2613993827", "PaperTitle": "Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Simon Fraser University": 3.0, "IBM (United States)": 1.0}, "Authors": ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"]}]}, {"DBLP title": "Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.", "DBLP authors": ["Daniel Alfonso Gon\u00e7alves de Oliveira", "La\u00e9rcio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jos\u00e9 Mar\u00eda Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.41", "OA papers": [{"PaperId": "https://openalex.org/W2605277893", "PaperTitle": "Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Federal University of Rio Grande do Sul": 7.0, "Universidade Federal de Santa Catarina": 1.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Daniel Vicentini de Oliveira", "La\u00e9rcio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Lannes Fernandes", "Caio Lunardi", "Jos\u00e9 Mar\u00eda", "Philippe O. A. Navaux", "Luigi Carro", "Paolo Rech"]}]}, {"DBLP title": "Pilot Register File: Energy Efficient Partitioned Register File for GPUs.", "DBLP authors": ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.47", "OA papers": [{"PaperId": "https://openalex.org/W2612048219", "PaperTitle": "Pilot Register File: Energy Efficient Partitioned Register File for GPUs", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Southern California": 4.0, "San Jose State University": 1.0}, "Authors": ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"]}]}, {"DBLP title": "G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs.", "DBLP authors": ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.51", "OA papers": [{"PaperId": "https://openalex.org/W2613066110", "PaperTitle": "G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "Advanced Micro Devices (Canada)": 1.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5, "Coordinated Science Lab": 0.5, "National Center for Supercomputing Applications": 0.5}, "Authors": ["Liu Zhenhong", "Syed Amir Gilani", "Murali Annavaram", "Nam Kim"]}]}, {"DBLP title": "Dynamic GPGPU Power Management Using Adaptive Model Predictive Control.", "DBLP authors": ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.34", "OA papers": [{"PaperId": "https://openalex.org/W2611990469", "PaperTitle": "Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Cornell University": 2.0, "Advanced Micro Devices (Canada)": 4.0}, "Authors": ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"]}]}, {"DBLP title": "Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence.", "DBLP authors": ["Xiaowei Ren", "Mieszko Lis"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.40", "OA papers": [{"PaperId": "https://openalex.org/W2613380095", "PaperTitle": "Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Xi'an Jiaotong University": 1.0, "University of British Columbia": 1.0}, "Authors": ["Xiaowei Ren", "Mieszko Lis"]}]}, {"DBLP title": "Processing-in-Memory Enabled Graphics Processors for 3D Rendering.", "DBLP authors": ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.37", "OA papers": [{"PaperId": "https://openalex.org/W2612735730", "PaperTitle": "Processing-in-Memory Enabled Graphics Processors for 3D Rendering", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Houston": 2.0, "Pacific Northwest National Laboratory": 1.0, "Capital Normal University": 2.0}, "Authors": ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"]}]}, {"DBLP title": "Controlled Kernel Launch for Dynamic Parallelism in GPUs.", "DBLP authors": ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Assem Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2017, "doi": "https://doi.org/10.1109/HPCA.2017.14", "OA papers": [{"PaperId": "https://openalex.org/W2611998574", "PaperTitle": "Controlled Kernel Launch for Dynamic Parallelism in GPUs", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Pennsylvania State University": 3.0, "Advanced Micro Devices (Canada)": 1.0, "William & Mary": 2.0, "The University of Texas at Austin": 1.0, "School of Electrical Engineering and Computer Science": 2.0}, "Authors": ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Ikhlas A. Khan", "Mahmut Kandemir", "Chita R. Das"]}]}]