==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 14:57:54 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:20:11 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:21:17 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:55:32 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:57:15 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:59:07 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:31 . Memory (MB): peak = 165.887 ; gain = 76.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:31 . Memory (MB): peak = 165.887 ; gain = 76.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:35 . Memory (MB): peak = 169.586 ; gain = 79.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:35 . Memory (MB): peak = 188.957 ; gain = 99.250
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:38 . Memory (MB): peak = 233.551 ; gain = 143.844
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:26:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:40 . Memory (MB): peak = 334.809 ; gain = 245.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.674 seconds; current allocated memory: 278.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 278.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 278.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 278.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.564ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	'phi' operation ('digit_histogram_15_3', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [157]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.73 ns)
	multiplexor before 'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (1.77 ns)
	'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 279.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 283.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 283.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 283.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 283.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 283.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.9805ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.9 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 284.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 284.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 284.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 284.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 285.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 285.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 285.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 285.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 285.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 285.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 285.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.013 seconds; current allocated memory: 286.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 286.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 286.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_10_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 290.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.995 seconds; current allocated memory: 290.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 291.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 292.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 292.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 293.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 293.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 295.704 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w10_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w10_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:03:13 . Memory (MB): peak = 382.680 ; gain = 292.973
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-112] Total elapsed time: 406.453 seconds; peak allocated memory: 295.704 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 16:08:33 2020...
