Analysis & Synthesis report for SoCKit_DDR3_RTL_Test
Thu Apr 28 19:49:51 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+-----------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr 28 19:49:51 2016                        ;
; Quartus Prime Version       ; 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition ;
; Revision Name               ; SoCKit_DDR3_RTL_Test                                     ;
; Top-level Entity Name       ; SoCKit_DDR3_RTL_Test                                     ;
; Family                      ; Cyclone V                                                ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                                ;
; Total registers             ; N/A until Partition Merge                                ;
; Total pins                  ; N/A until Partition Merge                                ;
; Total virtual pins          ; N/A until Partition Merge                                ;
; Total block memory bits     ; N/A until Partition Merge                                ;
; Total PLLs                  ; N/A until Partition Merge                                ;
; Total DLLs                  ; N/A until Partition Merge                                ;
+-----------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES     ;                      ;
; Top-level entity name                                                           ; SoCKit_DDR3_RTL_Test ; SoCKit_DDR3_RTL_Test ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition
    Info: Processing started: Thu Apr 28 19:49:35 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/Avalon_bus_RW_Test.sv
    Info (12023): Found entity 1: Avalon_bus_RW_Test File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/Avalon_bus_RW_Test.sv Line: 1
Warning (10238): Verilog Module Declaration warning at SoCKit_DDR3_RTL_Test.v(224): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "SoCKit_DDR3_RTL_Test" File: /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v Line: 224
Info (12021): Found 1 design units, including 1 entities, in source file SoCKit_DDR3_RTL_Test.v
    Info (12023): Found entity 1: SoCKit_DDR3_RTL_Test File: /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file reverse_mask.sv
    Info (12023): Found entity 1: reverse_mask File: /home/diana/Embedded-Systems/Working_DDR3/reverse_mask.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu.sv
    Info (12023): Found entity 1: relu File: /home/diana/Embedded-Systems/Working_DDR3/relu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file convolution.sv
    Info (12023): Found entity 1: convolution File: /home/diana/Embedded-Systems/Working_DDR3/convolution.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conv.sv
    Info (12023): Found entity 1: conv File: /home/diana/Embedded-Systems/Working_DDR3/conv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file content_loss.sv
    Info (12023): Found entity 1: content_loss File: /home/diana/Embedded-Systems/Working_DDR3/content_loss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file backprop_relu.sv
    Info (12023): Found entity 1: backprop_relu File: /home/diana/Embedded-Systems/Working_DDR3/backprop_relu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file backprop_pool.sv
    Info (12023): Found entity 1: backprop_pool File: /home/diana/Embedded-Systems/Working_DDR3/backprop_pool.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file backprop_content_loss.sv
    Info (12023): Found entity 1: backprop_content_loss File: /home/diana/Embedded-Systems/Working_DDR3/backprop_content_loss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avg_pool.sv
    Info (12023): Found entity 1: avg_pool File: /home/diana/Embedded-Systems/Working_DDR3/avg_pool.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3.v
    Info (12023): Found entity 1: fpga_ddr3 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v
    Info (12023): Found entity 1: fpga_ddr3_0002 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v
    Info (12023): Found entity 1: fpga_ddr3_c0 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v Line: 18
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 238
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 412
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 390
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 630
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 229
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_axi_st_converter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv
    Info (12023): Found entity 1: alt_mem_if_nextgen_ddr3_controller_core File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v
    Info (12023): Found entity 1: fpga_ddr3_dmaster File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v
    Info (12023): Found entity 1: fpga_ddr3_dmaster_p2b_adapter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v
    Info (12023): Found entity 1: fpga_ddr3_dmaster_b2p_adapter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 9
    Info (12023): Found entity 2: packets_to_fifo File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 129
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 499
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 560
    Info (12023): Found entity 5: fifo_buffer File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 614
    Info (12023): Found entity 6: fifo_to_packet File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 684
    Info (12023): Found entity 7: packets_to_master File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 838
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v
    Info (12023): Found entity 1: fpga_ddr3_dmaster_timing_adt File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v Line: 7
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 17
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 59
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v
    Info (12023): Found entity 1: altera_pli_streaming File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v
    Info (12023): Found entity 1: fpga_ddr3_s0 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_addr_router_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_addr_router File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_addr_router_001_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_addr_router_001 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_addr_router_002_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_addr_router_002 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_cmd_xbar_demux File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_001 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_002 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_003 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_005 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv Line: 38
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_id_router_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_id_router File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_id_router_003_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_id_router_003 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_id_router_005_default_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_id_router_005 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_irq_mapper File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_003 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_005 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_rsp_xbar_mux File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_rsp_xbar_mux_001 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_no_ifdef_params File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_reg File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v
    Info (12023): Found entity 1: rw_manager_bitcheck File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv
    Info (12023): Found entity 1: rw_manager_core File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v
    Info (12023): Found entity 1: rw_manager_datamux File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v
    Info (12023): Found entity 1: rw_manager_data_broadcast File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v
    Info (12023): Found entity 1: rw_manager_data_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v
    Info (12023): Found entity 1: rw_manager_ddr3 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v
    Info (12023): Found entity 1: rw_manager_di_buffer File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v
    Info (12023): Found entity 1: rw_manager_di_buffer_wrap File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v
    Info (12023): Found entity 1: rw_manager_dm_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv
    Info (12023): Found entity 1: rw_manager_generic File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_no_ifdef_params File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_reg File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v
    Info (12023): Found entity 1: rw_manager_jumplogic File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v
    Info (12023): Found entity 1: rw_manager_lfsr12 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v
    Info (12023): Found entity 1: rw_manager_lfsr36 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v
    Info (12023): Found entity 1: rw_manager_lfsr72 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v
    Info (12023): Found entity 1: rw_manager_pattern_fifo File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v
    Info (12023): Found entity 1: rw_manager_ram File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v
    Info (12023): Found entity 1: rw_manager_ram_csr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v
    Info (12023): Found entity 1: rw_manager_read_datapath File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v
    Info (12023): Found entity 1: rw_manager_write_decoder File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv
    Info (12023): Found entity 1: sequencer_data_mgr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv
    Info (12023): Found entity 1: sequencer_phy_mgr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v
    Info (12023): Found entity 1: afi_mux_ddr3_ddrx File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v
    Info (12023): Found entity 1: fpga_ddr3_p0_clock_pair_generator File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v
    Info (12023): Found entity 1: fpga_ddr3_p0_read_valid_selector File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v
    Info (12023): Found entity 1: fpga_ddr3_p0_addr_cmd_datapath File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v
    Info (12023): Found entity 1: fpga_ddr3_p0_reset File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v
    Info (12023): Found entity 1: fpga_ddr3_p0_acv_ldc File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_memphy File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v
    Info (12023): Found entity 1: fpga_ddr3_p0_reset_sync File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v
    Info (12023): Found entity 1: fpga_ddr3_p0_new_io_pads File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v
    Info (12023): Found entity 1: fpga_ddr3_p0_fr_cycle_shifter File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v
    Info (12023): Found entity 1: fpga_ddr3_p0_fr_cycle_extender File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_read_datapath File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v
    Info (12023): Found entity 1: fpga_ddr3_p0_write_datapath File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_core_shadow_registers File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_simple_ddio_out File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_phy_csr File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v
    Info (12023): Found entity 1: fpga_ddr3_p0_iss_probe File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v
    Info (12023): Found entity 1: fpga_ddr3_p0_addr_cmd_pads File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v
    Info (12023): Found entity 1: fpga_ddr3_p0_flop_mem File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv
    Info (12023): Found entity 1: fpga_ddr3_p0 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v
    Info (12023): Found entity 1: fpga_ddr3_p0_altdqdqs File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_cyclonev File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv
    Info (12023): Found entity 1: fpga_ddr3_pll0 File: /home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file load_store.sv
    Info (12023): Found entity 1: load_store File: /home/diana/Embedded-Systems/Working_DDR3/load_store.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU File: /home/diana/Embedded-Systems/Working_DDR3/ALU.sv Line: 2
Warning (10238): Verilog Module Declaration warning at mask_buffer.sv(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "mask_buffer" File: /home/diana/Embedded-Systems/Working_DDR3/mask_buffer.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mask_buffer.sv
    Info (12023): Found entity 1: mask_buffer File: /home/diana/Embedded-Systems/Working_DDR3/mask_buffer.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file mem_control.sv
    Info (12023): Found entity 1: AVL File: /home/diana/Embedded-Systems/Working_DDR3/mem_control.sv Line: 1
    Info (12023): Found entity 2: READ_BUFF File: /home/diana/Embedded-Systems/Working_DDR3/mem_control.sv Line: 12
    Info (12023): Found entity 3: MASK_BUFF File: /home/diana/Embedded-Systems/Working_DDR3/mem_control.sv Line: 24
    Info (12023): Found entity 4: mem_control File: /home/diana/Embedded-Systems/Working_DDR3/mem_control.sv Line: 39
Warning (10238): Verilog Module Declaration warning at read_buffer.sv(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "read_buffer" File: /home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file read_buffer.sv
    Info (12023): Found entity 1: read_buffer File: /home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_back_accumulator.sv
    Info (12023): Found entity 1: accumulator File: /home/diana/Embedded-Systems/Working_DDR3/write_back_accumulator.sv Line: 2
Error (10841): SystemVerilog error at mem_control.sv(21): can't declare object read_avl with interface type File: /home/diana/Embedded-Systems/Working_DDR3/mem_control.sv Line: 21
Info (144001): Generated suppressed messages file /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 1239 megabytes
    Error: Processing ended: Thu Apr 28 19:49:51 2016
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg.


