

================================================================
== Vitis HLS Report for 'GradConvolution'
================================================================
* Date:           Wed Aug 11 13:56:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Gradient_convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    373|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     91|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     182|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     347|    566|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U1  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    |mul_8ns_8ns_16_1_1_U2    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  165|  91|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_217_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln59_fu_185_p2                |         +|   0|  0|  71|          64|           1|
    |column_1_fu_256_p2                |         +|   0|  0|  38|          31|           1|
    |sub_fu_180_p2                     |         +|   0|  0|  39|          32|           2|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_200_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln60_fu_195_p2               |      icmp|   0|  0|  18|          32|          32|
    |out_element_int_last_V_fu_251_p2  |      icmp|   0|  0|  18|          32|          32|
    |out_element_int_user_V_fu_245_p2  |      icmp|   0|  0|  17|          31|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln66_fu_239_p2                 |        or|   0|  0|  31|          31|          31|
    |select_ln59_1_fu_223_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln59_fu_205_p3             |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 373|         357|         234|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_line_phi_fu_148_p4  |   9|          2|   31|         62|
    |column_reg_155                 |   9|          2|   31|         62|
    |indvar_flatten_reg_133         |   9|          2|   64|        128|
    |line_reg_144                   |   9|          2|   31|         62|
    |stream_in_1_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_in_2_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_out_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 102|         22|  162|        328|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |column_reg_155                   |  31|   0|   31|          0|
    |icmp_ln59_reg_306                |   1|   0|    1|          0|
    |in_element_int_1_data_V_reg_315  |   8|   0|    8|          0|
    |in_element_int_2_data_V_reg_320  |   8|   0|    8|          0|
    |indvar_flatten_reg_133           |  64|   0|   64|          0|
    |line_reg_144                     |  31|   0|   31|          0|
    |out_element_int_last_V_reg_330   |   1|   0|    1|          0|
    |out_element_int_user_V_reg_325   |   1|   0|    1|          0|
    |select_ln59_1_reg_310            |  31|   0|   31|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 182|   0|  182|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|stream_in_1_TDATA   |   in|    8|        axis|  stream_in_1_V_data_V|       pointer|
|stream_in_1_TVALID  |   in|    1|        axis|  stream_in_1_V_data_V|       pointer|
|stream_in_1_TREADY  |  out|    1|        axis|  stream_in_1_V_last_V|       pointer|
|stream_in_1_TLAST   |   in|    1|        axis|  stream_in_1_V_last_V|       pointer|
|stream_in_1_TKEEP   |   in|    1|        axis|  stream_in_1_V_keep_V|       pointer|
|stream_in_1_TSTRB   |   in|    1|        axis|  stream_in_1_V_strb_V|       pointer|
|stream_in_1_TUSER   |   in|    1|        axis|  stream_in_1_V_user_V|       pointer|
|stream_in_2_TDATA   |   in|    8|        axis|  stream_in_2_V_data_V|       pointer|
|stream_in_2_TVALID  |   in|    1|        axis|  stream_in_2_V_data_V|       pointer|
|stream_in_2_TREADY  |  out|    1|        axis|  stream_in_2_V_last_V|       pointer|
|stream_in_2_TLAST   |   in|    1|        axis|  stream_in_2_V_last_V|       pointer|
|stream_in_2_TKEEP   |   in|    1|        axis|  stream_in_2_V_keep_V|       pointer|
|stream_in_2_TSTRB   |   in|    1|        axis|  stream_in_2_V_strb_V|       pointer|
|stream_in_2_TUSER   |   in|    1|        axis|  stream_in_2_V_user_V|       pointer|
|stream_out_TDATA    |  out|   16|        axis|   stream_out_V_data_V|       pointer|
|stream_out_TREADY   |   in|    1|        axis|   stream_out_V_data_V|       pointer|
|stream_out_TVALID   |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TLAST    |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TKEEP    |  out|    2|        axis|   stream_out_V_keep_V|       pointer|
|stream_out_TSTRB    |  out|    2|        axis|   stream_out_V_strb_V|       pointer|
|stream_out_TUSER    |  out|    1|        axis|   stream_out_V_user_V|       pointer|
|image_w             |   in|   32|   ap_stable|               image_w|        scalar|
|image_h             |   in|   32|   ap_stable|               image_h|        scalar|
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 6 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 7 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cast = zext i32 %image_h_read"   --->   Operation 8 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %image_w_read"   --->   Operation 9 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 10 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i2 %stream_out_V_strb_V, i2 %stream_out_V_keep_V, i16 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_2_V_last_V, i1 %stream_in_2_V_user_V, i1 %stream_in_2_V_strb_V, i1 %stream_in_2_V_keep_V, i8 %stream_in_2_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_1_V_last_V, i1 %stream_in_1_V_user_V, i1 %stream_in_1_V_strb_V, i1 %stream_in_1_V_keep_V, i8 %stream_in_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%sub = add i32 %image_w_read, i32 4294967295"   --->   Operation 14 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [src/gradient_convolution.cpp:59]   --->   Operation 16 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph142, i64 %add_ln59, void %._crit_edge.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%line = phi i31 0, void %.lr.ph142, i31 %select_ln59_1, void %._crit_edge.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 18 'phi' 'line' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%column = phi i31 0, void %.lr.ph142, i31 %column_1, void %._crit_edge.loopexit"   --->   Operation 19 'phi' 'column' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %indvar_flatten, i64 1" [src/gradient_convolution.cpp:59]   --->   Operation 20 'add' 'add_ln59' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %column" [src/gradient_convolution.cpp:60]   --->   Operation 21 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp_slt  i32 %zext_ln60, i32 %image_w_read" [src/gradient_convolution.cpp:60]   --->   Operation 22 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.77ns)   --->   "%icmp_ln59 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/gradient_convolution.cpp:59]   --->   Operation 23 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %._crit_edge.loopexit, void %._crit_edge143.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 24 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.73ns)   --->   "%select_ln59 = select i1 %icmp_ln60, i31 %column, i31 0" [src/gradient_convolution.cpp:59]   --->   Operation 25 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i31 %select_ln59" [src/gradient_convolution.cpp:59]   --->   Operation 26 'zext' 'zext_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.52ns)   --->   "%add_ln59_1 = add i31 %line, i31 1" [src/gradient_convolution.cpp:59]   --->   Operation 27 'add' 'add_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.73ns)   --->   "%select_ln59_1 = select i1 %icmp_ln60, i31 %line, i31 %add_ln59_1" [src/gradient_convolution.cpp:59]   --->   Operation 28 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_1_V_data_V, i1 %stream_in_1_V_keep_V, i1 %stream_in_1_V_strb_V, i1 %stream_in_1_V_user_V, i1 %stream_in_1_V_last_V"   --->   Operation 29 'read' 'empty' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_element_int_1_data_V = extractvalue i12 %empty"   --->   Operation 30 'extractvalue' 'in_element_int_1_data_V' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_11 = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_2_V_data_V, i1 %stream_in_2_V_keep_V, i1 %stream_in_2_V_strb_V, i1 %stream_in_2_V_user_V, i1 %stream_in_2_V_last_V"   --->   Operation 31 'read' 'empty_11' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in_element_int_2_data_V = extractvalue i12 %empty_11"   --->   Operation 32 'extractvalue' 'in_element_int_2_data_V' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node out_element_int_user_V)   --->   "%or_ln66 = or i31 %select_ln59, i31 %select_ln59_1" [src/gradient_convolution.cpp:66]   --->   Operation 33 'or' 'or_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.47ns) (out node of the LUT)   --->   "%out_element_int_user_V = icmp_eq  i31 %or_ln66, i31 0" [src/gradient_convolution.cpp:66]   --->   Operation 34 'icmp' 'out_element_int_user_V' <Predicate = (!icmp_ln59)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%out_element_int_last_V = icmp_eq  i32 %zext_ln59, i32 %sub" [src/gradient_convolution.cpp:67]   --->   Operation 35 'icmp' 'out_element_int_last_V' <Predicate = (!icmp_ln59)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.52ns)   --->   "%column_1 = add i31 %select_ln59, i31 1" [src/gradient_convolution.cpp:60]   --->   Operation 36 'add' 'column_1' <Predicate = (!icmp_ln59)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/gradient_convolution.cpp:60]   --->   Operation 38 'specpipeline' 'specpipeline_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/gradient_convolution.cpp:60]   --->   Operation 39 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %in_element_int_1_data_V"   --->   Operation 40 'zext' 'zext_ln215' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %in_element_int_2_data_V"   --->   Operation 41 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.17ns)   --->   "%ret = mul i16 %zext_ln215_1, i16 %zext_ln215"   --->   Operation 42 'mul' 'ret' <Predicate = (!icmp_ln59)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_out_V_data_V, i2 %stream_out_V_keep_V, i2 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i16 %ret, i2 0, i2 0, i1 %out_element_int_user_V, i1 %out_element_int_last_V"   --->   Operation 43 'write' 'write_ln304' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [src/gradient_convolution.cpp:73]   --->   Operation 45 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_2_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_2_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_h_read            (read         ) [ 000000]
image_w_read            (read         ) [ 001110]
cast                    (zext         ) [ 001000]
cast1                   (zext         ) [ 001000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
sub                     (add          ) [ 000110]
bound                   (mul          ) [ 000110]
br_ln59                 (br           ) [ 001110]
indvar_flatten          (phi          ) [ 000100]
line                    (phi          ) [ 000100]
column                  (phi          ) [ 000100]
add_ln59                (add          ) [ 001110]
zext_ln60               (zext         ) [ 000000]
icmp_ln60               (icmp         ) [ 000000]
icmp_ln59               (icmp         ) [ 000110]
br_ln59                 (br           ) [ 000000]
select_ln59             (select       ) [ 000000]
zext_ln59               (zext         ) [ 000000]
add_ln59_1              (add          ) [ 000000]
select_ln59_1           (select       ) [ 001110]
empty                   (read         ) [ 000000]
in_element_int_1_data_V (extractvalue ) [ 000110]
empty_11                (read         ) [ 000000]
in_element_int_2_data_V (extractvalue ) [ 000110]
or_ln66                 (or           ) [ 000000]
out_element_int_user_V  (icmp         ) [ 000110]
out_element_int_last_V  (icmp         ) [ 000110]
column_1                (add          ) [ 001110]
specloopname_ln0        (specloopname ) [ 000000]
specpipeline_ln60       (specpipeline ) [ 000000]
specloopname_ln60       (specloopname ) [ 000000]
zext_ln215              (zext         ) [ 000000]
zext_ln215_1            (zext         ) [ 000000]
ret                     (mul          ) [ 000000]
write_ln304             (write        ) [ 000000]
br_ln0                  (br           ) [ 001110]
ret_ln73                (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_1_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_1_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_1_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_1_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_1_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_2_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_2_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in_2_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_2_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_2_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_2_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_2_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="image_h_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="image_w_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_11_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln304_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="2" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="16" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="1" slack="0"/>
<pin id="122" dir="0" index="9" bw="1" slack="1"/>
<pin id="123" dir="0" index="10" bw="1" slack="1"/>
<pin id="124" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="line_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="1"/>
<pin id="146" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="line (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="line_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="column_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="1"/>
<pin id="157" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="column (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="column_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="31" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="cast1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln59_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln60_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln60_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln59_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln59_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="0" index="2" bw="31" slack="0"/>
<pin id="209" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln59_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln59_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln59_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="31" slack="0"/>
<pin id="226" dir="0" index="2" bw="31" slack="0"/>
<pin id="227" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="in_element_int_1_data_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_element_int_1_data_V/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="in_element_int_2_data_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_element_int_2_data_V/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln66_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="0" index="1" bw="31" slack="0"/>
<pin id="242" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="out_element_int_user_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="0" index="1" bw="31" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_element_int_user_V/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="out_element_int_last_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_element_int_last_V/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="column_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln215_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln215_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ret_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="image_w_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_w_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="cast_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="286" class="1005" name="cast1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="sub_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="296" class="1005" name="bound_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln59_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln59_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="310" class="1005" name="select_ln59_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="in_element_int_1_data_V_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_element_int_1_data_V "/>
</bind>
</comp>

<comp id="320" class="1005" name="in_element_int_2_data_V_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_element_int_2_data_V "/>
</bind>
</comp>

<comp id="325" class="1005" name="out_element_int_user_V_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_element_int_user_V "/>
</bind>
</comp>

<comp id="330" class="1005" name="out_element_int_last_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_element_int_last_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="column_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="column_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="72" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="78" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="137" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="159" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="137" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="195" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="159" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="148" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="195" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="148" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="84" pin="6"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="98" pin="6"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="205" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="223" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="213" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="205" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="112" pin=6"/></net>

<net id="278"><net_src comp="78" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="284"><net_src comp="166" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="289"><net_src comp="170" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="294"><net_src comp="180" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="299"><net_src comp="174" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="304"><net_src comp="185" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="309"><net_src comp="200" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="223" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="318"><net_src comp="231" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="323"><net_src comp="235" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="328"><net_src comp="245" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="333"><net_src comp="251" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="112" pin=10"/></net>

<net id="338"><net_src comp="256" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="159" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_1_V_data_V | {}
	Port: stream_in_1_V_keep_V | {}
	Port: stream_in_1_V_strb_V | {}
	Port: stream_in_1_V_user_V | {}
	Port: stream_in_1_V_last_V | {}
	Port: stream_in_2_V_data_V | {}
	Port: stream_in_2_V_keep_V | {}
	Port: stream_in_2_V_strb_V | {}
	Port: stream_in_2_V_user_V | {}
	Port: stream_in_2_V_last_V | {}
	Port: stream_out_V_data_V | {4 }
	Port: stream_out_V_keep_V | {4 }
	Port: stream_out_V_strb_V | {4 }
	Port: stream_out_V_user_V | {4 }
	Port: stream_out_V_last_V | {4 }
 - Input state : 
	Port: GradConvolution : stream_in_1_V_data_V | {3 }
	Port: GradConvolution : stream_in_1_V_keep_V | {3 }
	Port: GradConvolution : stream_in_1_V_strb_V | {3 }
	Port: GradConvolution : stream_in_1_V_user_V | {3 }
	Port: GradConvolution : stream_in_1_V_last_V | {3 }
	Port: GradConvolution : stream_in_2_V_data_V | {3 }
	Port: GradConvolution : stream_in_2_V_keep_V | {3 }
	Port: GradConvolution : stream_in_2_V_strb_V | {3 }
	Port: GradConvolution : stream_in_2_V_user_V | {3 }
	Port: GradConvolution : stream_in_2_V_last_V | {3 }
	Port: GradConvolution : stream_out_V_data_V | {}
	Port: GradConvolution : stream_out_V_keep_V | {}
	Port: GradConvolution : stream_out_V_strb_V | {}
	Port: GradConvolution : stream_out_V_user_V | {}
	Port: GradConvolution : stream_out_V_last_V | {}
	Port: GradConvolution : image_w | {1 }
	Port: GradConvolution : image_h | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
	State 3
		add_ln59 : 1
		zext_ln60 : 1
		icmp_ln60 : 2
		icmp_ln59 : 1
		br_ln59 : 2
		select_ln59 : 3
		zext_ln59 : 4
		add_ln59_1 : 1
		select_ln59_1 : 3
		or_ln66 : 4
		out_element_int_user_V : 4
		out_element_int_last_V : 5
		column_1 : 4
	State 4
		ret : 1
		write_ln304 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_174           |    0    |   165   |    50   |
|          |           ret_fu_268           |    0    |    0    |    41   |
|----------|--------------------------------|---------|---------|---------|
|          |           sub_fu_180           |    0    |    0    |    39   |
|    add   |         add_ln59_fu_185        |    0    |    0    |    71   |
|          |        add_ln59_1_fu_217       |    0    |    0    |    38   |
|          |         column_1_fu_256        |    0    |    0    |    38   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln60_fu_195        |    0    |    0    |    18   |
|   icmp   |        icmp_ln59_fu_200        |    0    |    0    |    29   |
|          |  out_element_int_user_V_fu_245 |    0    |    0    |    17   |
|          |  out_element_int_last_V_fu_251 |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln59_fu_205       |    0    |    0    |    31   |
|          |      select_ln59_1_fu_223      |    0    |    0    |    31   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln66_fu_239         |    0    |    0    |    31   |
|----------|--------------------------------|---------|---------|---------|
|          |     image_h_read_read_fu_72    |    0    |    0    |    0    |
|   read   |     image_w_read_read_fu_78    |    0    |    0    |    0    |
|          |        empty_read_fu_84        |    0    |    0    |    0    |
|          |       empty_11_read_fu_98      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln304_write_fu_112    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           cast_fu_166          |    0    |    0    |    0    |
|          |          cast1_fu_170          |    0    |    0    |    0    |
|   zext   |        zext_ln60_fu_191        |    0    |    0    |    0    |
|          |        zext_ln59_fu_213        |    0    |    0    |    0    |
|          |        zext_ln215_fu_262       |    0    |    0    |    0    |
|          |       zext_ln215_1_fu_265      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|extractvalue| in_element_int_1_data_V_fu_231 |    0    |    0    |    0    |
|          | in_element_int_2_data_V_fu_235 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |   165   |   452   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln59_reg_301       |   64   |
|         bound_reg_296         |   64   |
|         cast1_reg_286         |   64   |
|          cast_reg_281         |   64   |
|        column_1_reg_335       |   31   |
|         column_reg_155        |   31   |
|       icmp_ln59_reg_306       |    1   |
|      image_w_read_reg_275     |   32   |
|in_element_int_1_data_V_reg_315|    8   |
|in_element_int_2_data_V_reg_320|    8   |
|     indvar_flatten_reg_133    |   64   |
|          line_reg_144         |   31   |
| out_element_int_last_V_reg_330|    1   |
| out_element_int_user_V_reg_325|    1   |
|     select_ln59_1_reg_310     |   31   |
|          sub_reg_291          |   32   |
+-------------------------------+--------+
|             Total             |   527  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_174 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_174 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   527  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   692  |   470  |
+-----------+--------+--------+--------+--------+
