Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/MyCPU/test_isim_beh.exe -prj C:/Xilinx/MyCPU/test_beh.prj work.test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/MyCPU/constant.v" into library work
Analyzing Verilog file "C:/Xilinx/MyCPU/constant.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/MyCPU/constant.v" Line 49: Illegal redeclaration of module <constant>.
Analyzing Verilog file "C:/Xilinx/MyCPU/STAGES.v" into library work
Analyzing Verilog file "C:/Xilinx/MyCPU/constant.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/MyCPU/constant.v" Line 49: Illegal redeclaration of module <constant>.
Analyzing Verilog file "C:/Xilinx/MyCPU/MEMORY.v" into library work
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 34: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 35: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 36: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 37: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 38: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 39: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 40: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/MyCPU/MEMORY.v" Line 41: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:/Xilinx/MyCPU/constant.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/MyCPU/constant.v" Line 49: Illegal redeclaration of module <constant>.
Analyzing Verilog file "C:/Xilinx/MyCPU/mycpu.v" into library work
Analyzing Verilog file "C:/Xilinx/MyCPU/constant.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/MyCPU/constant.v" Line 49: Illegal redeclaration of module <constant>.
Analyzing Verilog file "C:/Xilinx/MyCPU/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Xilinx/MyCPU/mycpu.v" Line 42: Size mismatch in connection of port <address>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/MyCPU/mycpu.v" Line 51: Size mismatch in connection of port <ins_addr>. Formal port size is 8-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module MEMORY
Compiling module STAGES
Compiling module mycpu
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/MyCPU/test_isim_beh.exe
Fuse Memory Usage: 26340 KB
Fuse CPU Usage: 405 ms
