Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 93eb4bf201354d728bcfd11a6bab2a78 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sciv_core_behav xil_defaultlib.tb_sciv_core -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:117]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:118]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:119]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:120]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:121]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:130]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:131]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:132]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:135]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:136]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:137]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:138]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
