
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:29]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_counter.vhd:31' bound to instance 'pc' of component 'program_counter' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:230]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_counter.vhd:41]
INFO: [Synth 8-3491] module 'program_memory' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_memory.vhd:16' bound to instance 'pm' of component 'program_memory' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'program_memory' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_memory.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'program_memory' (2#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/program_memory.vhd:21]
INFO: [Synth 8-3491] module 'decoder' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/decoder.vhd:7' bound to instance 'dec' of component 'decoder' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:245]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/decoder.vhd:31]
INFO: [Synth 8-226] default block is never used [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/decoder.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/decoder.vhd:31]
INFO: [Synth 8-3491] module 'register_file' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/register_file.vhd:6' bound to instance 'rf' of component 'register_file' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:267]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/register_file.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'register_file' (4#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/register_file.vhd:19]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/ALU.vhd:8' bound to instance 'alu0' of component 'ALU' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:279]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/ALU.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/ALU.vhd:19]
INFO: [Synth 8-3491] module 'sreg' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/sreg.vhd:4' bound to instance 'sreg0' of component 'sreg' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:290]
INFO: [Synth 8-638] synthesizing module 'sreg' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/sreg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sreg' (6#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/sreg.vhd:15]
INFO: [Synth 8-3491] module 'z_addr' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/z_addr.vhd:34' bound to instance 'z_addr0' of component 'z_addr' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:301]
INFO: [Synth 8-638] synthesizing module 'z_addr' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/z_addr.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'z_addr' (7#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/z_addr.vhd:43]
INFO: [Synth 8-3491] module 'stackpointer' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/stackpointer.vhd:34' bound to instance 'sp' of component 'stackpointer' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:311]
INFO: [Synth 8-638] synthesizing module 'stackpointer' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/stackpointer.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/stackpointer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'stackpointer' (8#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/stackpointer.vhd:42]
INFO: [Synth 8-3491] module 'data_memory_1024B' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/data_memory_1024B.vhd:34' bound to instance 'dm' of component 'data_memory_1024B' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:320]
INFO: [Synth 8-638] synthesizing module 'data_memory_1024B' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/data_memory_1024B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'data_memory_1024B' (9#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/data_memory_1024B.vhd:42]
INFO: [Synth 8-3491] module 'mem_mapped_io' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/mem_mapped_io.vhd:35' bound to instance 'mem_mapped_io0' of component 'mem_mapped_io' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:329]
INFO: [Synth 8-638] synthesizing module 'mem_mapped_io' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/mem_mapped_io.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mem_mapped_io' (10#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/mem_mapped_io.vhd:54]
INFO: [Synth 8-3491] module 'seg_view_controller' declared at 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/7seg_view_controller.vhd:34' bound to instance 'seg_view_controller0' of component 'seg_view_controller' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:348]
INFO: [Synth 8-638] synthesizing module 'seg_view_controller' [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/7seg_view_controller.vhd:49]
INFO: [Synth 8-226] default block is never used [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/7seg_view_controller.vhd:81]
INFO: [Synth 8-226] default block is never used [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/7seg_view_controller.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'seg_view_controller' (11#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/7seg_view_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (12#1) [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/sources_1/new/top.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seg_view_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st0_seg0 |                               00 |                               00
                st1_seg1 |                               01 |                               01
                st2_seg2 |                               10 |                               10
                st3_seg3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'seg_view_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input   16 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 12    
	   6 Input    8 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	  13 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	 512 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 27    
	   9 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
	  13 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     8|
|8     |FDRE   |    35|
|9     |IBUF   |     4|
|10    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1129.172 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 89f39334
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1129.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Prozessor_Design/da_real_8bit/da_real_8bit.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 14:47:19 2022...
