// Seed: 1420677422
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri1 id_3,
    output wire id_4
);
  assign id_2 = 1'h0;
  module_2(
      id_3, id_2, id_3, id_4, id_0
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wor   id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_1, id_3, id_2, id_3
  );
  assign id_3 = (1);
endmodule
module module_2 #(
    parameter id_17 = 32'd57,
    parameter id_18 = 32'd81
) (
    input  wire id_0,
    output wire id_1,
    input  wand id_2,
    output wand id_3
    , id_6,
    output wand id_4
);
  wire id_7 = id_6;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  defparam id_17.id_18 = 1;
endmodule
