Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot selektor_tb_behav xil_defaultlib.selektor_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 8 elements; expected 6 [/home/martin/Documents/XilinxProjects/selektor/selektor.srcs/sources_1/new/selektor.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit selektor_tb in library work failed.
