================================================================================ 
Commit: 834fa581180c4b18d4a8247469df9a655369456f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:24 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 10 23:39:28 2018 +0000
Original commit date: Wed Oct 10 23:39:28 2018 +0000
Original commit hash: 4e7b63db99ad661e4b6f1f76a079fb49a2278045

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a838122a5702e20e46cda276861da2c31a23979f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:22 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 10 23:34:05 2018 +0000
Original commit date: Wed Oct 10 23:34:05 2018 +0000
Original commit hash: d2b84f71c37bb8be9b6d5f5013171bf9cdc638a1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 199ec5a7dcdf6bce226cf7e1491da6d7725649f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Oct 10 16:21:26 2018 -0700
Original commit date: Wed Oct 10 16:21:26 2018 -0700
Original commit hash: 8fe5cbc90d3945db1b5491579b3e692cfc1e20f4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bc569417e17aa1af547ebb295fc92c8db5494b1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:19 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL] [MRC] -  Interpreter features addition

Adding new debug features to interpreter.

Original commit date: Thu Sep 20 13:07:52 2018 +0300
Change-Id: Ibaa39b3cb9c0e060431e896b4d6ef53b2d97ea29
Original commit hash: 8108e6d03291bbc866eab2cfbd02095a006a049b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9366ffdeb77b073a255085c317dbb4764a09cf23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:16 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL latest GOP v1084 & VBIOS v1017
Impacted Platforms : CFL all

Original commit date: Wed Oct 10 14:03:09 2018 +0530
Change-Id: Iae3c732e170728a25ad765f073a903db70b347f6
Original commit hash: 74fa05c1c564b37247ac338140698c82cc46cd33

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: 72b79bb871c54f7b78c008fc61f61f2d7bb407e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:14 2018 -0700 
-------------------------------------------------------------------------------- 
Nifty Rock: Enable Nifty Rock feature only for WHL, CFL-H 8+2 and CFL-S 8+2

Nifty Rock feature is POR for WHL, CFL-H 8+2 and CFL-S 8+2 and not for other CFL skus.
This rcr is created to update BIOS which can enable Nifty Rock feature only for WHL, CFL-H 8+2 and CFL-S 8+2

Original commit date: Tue Oct 2 16:47:03 2018 -0700
Change-Id: I50e6129fd27b2ea36845c55819d60f07cad34f30
Original commit hash: 1fffc7ee3ef500454b5a57de85fc791d4774c8aa

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h

================================================================================ 
Commit: 170694e1bf5b75cd2b2f27e7bdbb265d7281d04b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:12 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS - Teton Glacier BIOS to support future hybrid drives

Added support for future hybrid devices

Original commit date: Fri Sep 28 11:30:06 2018 -0700
Change-Id: I2a07dda4c50625eb8d0efe75f131076a4864d8a5
Original commit hash: 65154c6f49181d81216aa6047f98d54ce7622ec5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHybridStorageLib.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiHybridStorageLib/PeiHybridStorageLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHybridStorageLib/PeiHybridStorageLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.inf
CannonLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 06168b798fe6c44e57af4f3f1f4eed22e891e7f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 10 22:25:32 2018 +0000
Original commit date: Wed Oct 10 22:25:32 2018 +0000
Original commit hash: 2641802528ef610d5f04b8ece7904d6b73f40832

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab463c78e8a682a6e94d45bae82ef08db5235ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:08 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [CFL-H] Wrong GPIO assignment for I2C Reset

Original commit date: Fri Sep 28 11:33:29 2018 -0700
Change-Id: If177dc83eb7b53dcdf48ad67f8195d6bfe7c4db3
Original commit hash: bf9168bd13ad16d50b2162a3445962ef3a9fca42

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl

================================================================================ 
Commit: 2cec84612c702bdb92c1cbfb2c216266e95cf256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:06 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [[CNL][MRC]Fix initial DRAM temperature programming per-rank

DDR4/LPDDR4 rank temperature register has to be programmed to "Hot" temperature befure the first LPDDR4/DDR4 temperature read occurs.

This behavior needs to be fixed so that only populated ranks will be programmed to "Hot", and keep un-populated ranks with default temperature prior to temperature reads.

Original commit date: Tue Sep 18 15:25:41 2018 -0700
Change-Id: I1ac5045f8e614ae0436dac941ceb8e8f8f70ab11
Original commit hash: af1ede85af158f12a4cf044fb81ea0447c75d91b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 48d6d356e51798795d0528a32a876048f3e6a2b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:04 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 10 21:14:41 2018 +0000
Original commit date: Wed Oct 10 21:14:41 2018 +0000
Original commit hash: e50ab7a7bdfefb82b421276ecf45ad898c064a37

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91ce5ce04bca8e5324b78db60fb6d0a766617ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:02 2018 -0700 
-------------------------------------------------------------------------------- 
CFL-S 8+2: IccMax controls 66h-6Ah show errors in BET/XTU

Original commit date: Wed Sep 19 17:01:50 2018 -0700
Change-Id: I7984bad8c90b6182c9ed0c545ba056cb44b8c86e
Original commit hash: f9845fdb3677ec20eb6e574ed4e6044e728407a3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h

================================================================================ 
Commit: 9a2f03aa680f0e6697787e386a3b89332a574a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:59:01 2018 -0700 
-------------------------------------------------------------------------------- 
Handling Device Info in NHLT

Remove excessive zeros bytes for each endpoint.

Original commit date: Fri Sep 28 14:24:55 2018 +0200
Change-Id: I30dcfb7256c5a59bbfceadd296ad76514f7ca038
Original commit hash: 20b5dc1c894a6a0b411f2b6772d5e863e0d519f2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c

================================================================================ 
Commit: 7da03a01f5cac85da8fb5b87ab81f8968277fb58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:59 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-S BIOS]{CNPH}_OC]:Memory Reference Clock values for 133/100 set in BIOS are not reflecting in OS (XTU Tool).

Original commit date: Thu Sep 27 21:23:28 2018 +0800
Change-Id: I681ce59ca25688c5be66009207c19089551ad790
Original commit hash: 89612d11f9fe4131e6057a27043f64728f847d8d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl

================================================================================ 
Commit: 7f6069d4fcaba9b1b4aa3c70fa04fa4573e56e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:57 2018 -0700 
-------------------------------------------------------------------------------- 
Print Product ID of BIOS Guard Module

Original commit date: Tue Sep 25 11:29:44 2018 +0530
Change-Id: Ia3e657e915779446c5bcaac87b1ad276509e7f45
Original commit hash: dece683008efe180ba8c7dd8a421624c963f322b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h

================================================================================ 
Commit: 30762fe9896cb96d48be63597152062ece001fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:55 2018 -0700 
-------------------------------------------------------------------------------- 
Title: MOR is not well handled if there is capsule
Resolution: Reset if MOR is set at capsule update boot mode

Some typical platform with TPM has the Windows Capsule Update
flow like below.
1. Boot to Windows (set MOR).
2. Submit Windows Capsule Update package by Update Driver in
   Device Manager -> Firmware, reset prompt will be pop up,
   then reset (clear MOR).
3. Boot to Windows boot loader (set MOR) which will trigger
   capsule update by gRT->UpdateCapsule(), then reset in
   gRT->UpdateCapsule().
4. Boot to MRC which will check MOR but will skip clearing
   memory at capsule update boot path (BOOT_ON_FLASH_UPDATE).
5. Continue boot to process system firmware capsule before
   EndOfDxe in platform BDS.
6. If all capsules are processed at 5, there is no failure
   at 5 and reset is required at 5, reset.
7. Otherwise, continue boot to process device firmware capsule
   after EndOfDxe in platform BDS.

According to the flow, there maybe secret in memory (not cleared)
exposed after EndOfDxe if MOR is set at capsule update boot mode.
To avoid the potential secret exposure after EndOfDxe, this patch
updates platform BDS to reset after first ProcessCapsules (before
EndOfDxe) if MOR is set at capsule update boot mode.

NOTE: According to the flow and with this patch, the device
      firmware will have no way to be processed if MOR is set at
      capsule update boot mode, unless the boot loader will be
      updated to clear MOR before calling gRT->UpdateCapsule()
      at 3.

Impacted: CNL/CFL/WHL

Original commit date: Mon Oct 8 13:40:55 2018 +0800
Change-Id: I285c41813d95bef28adca12793c7c9272527caad
Original commit hash: 7e976e6e044be8a1096c37b6c62a0df5badec3ed

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: a23f32214539aaa15a51bb7659ee61e0b49e8fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:50 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [CFL][MRC] Out-of-bounds read Incorrect values read from a different memory region will cause incorrect computations.

In DcttRun(), under certain conditions when running Margin testing with the incorrect input parameters, an array out of bounds read can occur.

This is due to improper checks of input parameters for Margin testing.

Solution:
Add check within DcttConfigCheck() to make sure that Margin Run Number is at least 1 for any Margin test, otherwise DCTT will report a failure in the test due to bad configuration.

Original commit date: Tue Sep 25 14:26:36 2018 -0700
Change-Id: I1eed5fcc6ac3a7d200454b1db17eed6ef8ea3ff7
Original commit hash: 5c46e51093ff2059e6e44ff0eafaf296b014aac6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c

================================================================================ 
Commit: a9982aa1441be4f21789b0273150245d9dd4e2bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Oct 10 11:35:40 2018 -0700
Original commit date: Wed Oct 10 11:35:40 2018 -0700
Original commit hash: e7e5bcbd4586a5165ce7424d21028ccf3796fdc3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0b4a337e14ac71e555234d646a2238f4aea2ed47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Oct 9 11:34:57 2018 -0700
Original commit date: Tue Oct 9 11:34:57 2018 -0700
Original commit hash: 93be83936735bcfc86365cb6c86989badd62ecbf

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cf0638bea83c45c7661d84418d9b57150944fda0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Oct 8 11:35:03 2018 -0700
Original commit date: Mon Oct 8 11:35:03 2018 -0700
Original commit hash: e3820484640c7433fb1b7d8973decb324b08190d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6f21cfb21c066f1610cb48698c4ae4f1e826eade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Oct 7 12:09:30 2018 -0700
Original commit date: Sun Oct 7 12:09:30 2018 -0700
Original commit hash: b47c6c136d85f4053c2d88edbb808e9d0199f70c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a6e4a787e5b986fee2de200ac65d01e5d3101991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Oct 7 11:36:09 2018 -0700
Original commit date: Sun Oct 7 11:36:09 2018 -0700
Original commit hash: 5b5109b4381188935a8df7f2dd28e2d3783fa2f4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 88e066c88a7520717d19dbd7bda158c934d1940a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:39 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Oct 6 11:36:51 2018 -0700
Original commit date: Sat Oct 6 11:36:51 2018 -0700
Original commit hash: 7099ac2a79ec44fcf34d8d828b95ed17e999d5a1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2bff4f789102801601d09351a17b326fcd9c43be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 19 14:58:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Oct 5 11:37:17 2018 -0700
Original commit date: Fri Oct 5 11:37:17 2018 -0700
Original commit hash: 260581a12c59b19830a59ab5705cddbdff52daa3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
