<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mesh.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>mesh.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * mesh.h: definitions for the driver for the MESH SCSI bus adaptor</span>
<span class="cm"> * (Macintosh Enhanced SCSI Hardware) found on Power Macintosh computers.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 Paul Mackerras.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _MESH_H</span>
<span class="cp">#define _MESH_H</span>

<span class="cm">/*</span>
<span class="cm"> * Registers in the MESH controller.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">mesh_regs</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">count_lo</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad0</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">count_hi</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad1</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">fifo</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad2</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">sequence</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad3</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">bus_status0</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad4</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">bus_status1</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad5</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">fifo_count</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad6</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">exception</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad7</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">error</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad8</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">intr_mask</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad9</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">interrupt</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad10</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">source_id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad11</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">dest_id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad12</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">sync_params</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad13</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">mesh_id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad14</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">sel_timeout</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">pad15</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Bits in the sequence register. */</span>
<span class="cp">#define SEQ_DMA_MODE	0x80	</span><span class="cm">/* use DMA for data transfer */</span><span class="cp"></span>
<span class="cp">#define SEQ_TARGET	0x40	</span><span class="cm">/* put the controller into target mode */</span><span class="cp"></span>
<span class="cp">#define SEQ_ATN		0x20	</span><span class="cm">/* assert ATN signal */</span><span class="cp"></span>
<span class="cp">#define SEQ_ACTIVE_NEG	0x10	</span><span class="cm">/* use active negation on REQ/ACK */</span><span class="cp"></span>
<span class="cp">#define SEQ_CMD		0x0f	</span><span class="cm">/* command bits: */</span><span class="cp"></span>
<span class="cp">#define SEQ_ARBITRATE	1	</span><span class="cm">/*  get the bus */</span><span class="cp"></span>
<span class="cp">#define SEQ_SELECT	2	</span><span class="cm">/*  select a target */</span><span class="cp"></span>
<span class="cp">#define SEQ_COMMAND	3	</span><span class="cm">/*  send a command */</span><span class="cp"></span>
<span class="cp">#define SEQ_STATUS	4	</span><span class="cm">/*  receive status */</span><span class="cp"></span>
<span class="cp">#define SEQ_DATAOUT	5	</span><span class="cm">/*  send data */</span><span class="cp"></span>
<span class="cp">#define SEQ_DATAIN	6	</span><span class="cm">/*  receive data */</span><span class="cp"></span>
<span class="cp">#define SEQ_MSGOUT	7	</span><span class="cm">/*  send a message */</span><span class="cp"></span>
<span class="cp">#define SEQ_MSGIN	8	</span><span class="cm">/*  receive a message */</span><span class="cp"></span>
<span class="cp">#define SEQ_BUSFREE	9	</span><span class="cm">/*  look for bus free */</span><span class="cp"></span>
<span class="cp">#define SEQ_ENBPARITY	0x0a	</span><span class="cm">/*  enable parity checking */</span><span class="cp"></span>
<span class="cp">#define SEQ_DISPARITY	0x0b	</span><span class="cm">/*  disable parity checking */</span><span class="cp"></span>
<span class="cp">#define SEQ_ENBRESEL	0x0c	</span><span class="cm">/*  enable reselection */</span><span class="cp"></span>
<span class="cp">#define SEQ_DISRESEL	0x0d	</span><span class="cm">/*  disable reselection */</span><span class="cp"></span>
<span class="cp">#define SEQ_RESETMESH	0x0e	</span><span class="cm">/*  reset the controller */</span><span class="cp"></span>
<span class="cp">#define SEQ_FLUSHFIFO	0x0f	</span><span class="cm">/*  clear out the FIFO */</span><span class="cp"></span>

<span class="cm">/* Bits in the bus_status0 and bus_status1 registers:</span>
<span class="cm">   these correspond directly to the SCSI bus control signals. */</span>
<span class="cp">#define BS0_REQ		0x20</span>
<span class="cp">#define BS0_ACK		0x10</span>
<span class="cp">#define BS0_ATN		0x08</span>
<span class="cp">#define BS0_MSG		0x04</span>
<span class="cp">#define BS0_CD		0x02</span>
<span class="cp">#define BS0_IO		0x01</span>
<span class="cp">#define BS1_RST		0x80</span>
<span class="cp">#define BS1_BSY		0x40</span>
<span class="cp">#define BS1_SEL		0x20</span>

<span class="cm">/* Bus phases defined by the bits in bus_status0 */</span>
<span class="cp">#define BS0_PHASE	(BS0_MSG+BS0_CD+BS0_IO)</span>
<span class="cp">#define BP_DATAOUT	0</span>
<span class="cp">#define BP_DATAIN	BS0_IO</span>
<span class="cp">#define BP_COMMAND	BS0_CD</span>
<span class="cp">#define BP_STATUS	(BS0_CD+BS0_IO)</span>
<span class="cp">#define BP_MSGOUT	(BS0_MSG+BS0_CD)</span>
<span class="cp">#define BP_MSGIN	(BS0_MSG+BS0_CD+BS0_IO)</span>

<span class="cm">/* Bits in the exception register. */</span>
<span class="cp">#define EXC_SELWATN	0x20	</span><span class="cm">/* (as target) we were selected with ATN */</span><span class="cp"></span>
<span class="cp">#define EXC_SELECTED	0x10	</span><span class="cm">/* (as target) we were selected w/o ATN */</span><span class="cp"></span>
<span class="cp">#define EXC_RESELECTED	0x08	</span><span class="cm">/* (as initiator) we were reselected */</span><span class="cp"></span>
<span class="cp">#define EXC_ARBLOST	0x04	</span><span class="cm">/* we lost arbitration */</span><span class="cp"></span>
<span class="cp">#define EXC_PHASEMM	0x02	</span><span class="cm">/* SCSI phase mismatch */</span><span class="cp"></span>
<span class="cp">#define EXC_SELTO	0x01	</span><span class="cm">/* selection timeout */</span><span class="cp"></span>

<span class="cm">/* Bits in the error register */</span>
<span class="cp">#define ERR_UNEXPDISC	0x40	</span><span class="cm">/* target unexpectedly disconnected */</span><span class="cp"></span>
<span class="cp">#define ERR_SCSIRESET	0x20	</span><span class="cm">/* SCSI bus got reset on us */</span><span class="cp"></span>
<span class="cp">#define ERR_SEQERR	0x10	</span><span class="cm">/* we did something the chip didn&#39;t like */</span><span class="cp"></span>
<span class="cp">#define ERR_PARITY	0x01	</span><span class="cm">/* parity error was detected */</span><span class="cp"></span>

<span class="cm">/* Bits in the interrupt and intr_mask registers */</span>
<span class="cp">#define INT_ERROR	0x04	</span><span class="cm">/* error interrupt */</span><span class="cp"></span>
<span class="cp">#define INT_EXCEPTION	0x02	</span><span class="cm">/* exception interrupt */</span><span class="cp"></span>
<span class="cp">#define INT_CMDDONE	0x01	</span><span class="cm">/* command done interrupt */</span><span class="cp"></span>

<span class="cm">/* Fields in the sync_params register */</span>
<span class="cp">#define SYNC_OFF(x)	((x) &gt;&gt; 4)	</span><span class="cm">/* offset field */</span><span class="cp"></span>
<span class="cp">#define SYNC_PER(x)	((x) &amp; 0xf)	</span><span class="cm">/* period field */</span><span class="cp"></span>
<span class="cp">#define SYNC_PARAMS(o, p)	(((o) &lt;&lt; 4) | (p))</span>
<span class="cp">#define ASYNC_PARAMS	2	</span><span class="cm">/* sync_params value for async xfers */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Assuming a clock frequency of 50MHz:</span>
<span class="cm"> *</span>
<span class="cm"> * The transfer period with SYNC_PER(sync_params) == x</span>
<span class="cm"> * is (x + 2) * 40ns, except that x == 0 gives 100ns.</span>
<span class="cm"> *</span>
<span class="cm"> * The units of the sel_timeout register are 10ms.</span>
<span class="cm"> */</span>


<span class="cp">#endif </span><span class="cm">/* _MESH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
