#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5636a7280da0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x5636a7235860 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x5636a72c0390_0 .var "Clk", 0 0;
v0x5636a72c0430_0 .var "Reset", 0 0;
v0x5636a72c0540_0 .var "Start", 0 0;
v0x5636a72c05e0_0 .var/i "counter", 31 0;
v0x5636a72c0680_0 .var/i "flush", 31 0;
v0x5636a72c07b0_0 .var/i "i", 31 0;
v0x5636a72c0890_0 .var/i "outfile", 31 0;
v0x5636a72c0970_0 .var/i "stall", 31 0;
S_0x5636a7277b80 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x5636a7280da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x5636a72bcaa0_0 .net "ALUCtrl", 3 0, v0x5636a727dea0_0;  1 drivers
v0x5636a72bcbb0_0 .net "ALU_Res", 31 0, v0x5636a7283f40_0;  1 drivers
v0x5636a72bccc0_0 .net "Ctrl_ALUOp", 1 0, v0x5636a72aebc0_0;  1 drivers
v0x5636a72bcdb0_0 .net "Ctrl_ALUSrc", 0 0, v0x5636a72aecc0_0;  1 drivers
v0x5636a72bcea0_0 .net "Ctrl_Branch", 0 0, v0x5636a72aed80_0;  1 drivers
v0x5636a72bcfe0_0 .net "Ctrl_MemRead", 0 0, v0x5636a72aee80_0;  1 drivers
v0x5636a72bd0d0_0 .net "Ctrl_MemWrite", 0 0, v0x5636a72aef20_0;  1 drivers
v0x5636a72bd1c0_0 .net "Ctrl_MemtoReg", 0 0, v0x5636a72af010_0;  1 drivers
v0x5636a72bd2b0_0 .net "Ctrl_RegWrite", 0 0, v0x5636a72af270_0;  1 drivers
v0x5636a72bd350_0 .net "EXMEM_ALU_Res", 31 0, v0x5636a72b6790_0;  1 drivers
v0x5636a72bd410_0 .net "EXMEM_MemRead", 0 0, v0x5636a72b6900_0;  1 drivers
v0x5636a72bd500_0 .net "EXMEM_MemWrite", 0 0, v0x5636a72b6c50_0;  1 drivers
v0x5636a72bd5f0_0 .net "EXMEM_MemWrite_Data", 31 0, v0x5636a72b6b10_0;  1 drivers
v0x5636a72bd700_0 .net "EXMEM_MemtoReg", 0 0, v0x5636a72b6e20_0;  1 drivers
v0x5636a72bd7f0_0 .net "EXMEM_RDaddr", 4 0, v0x5636a72b6fb0_0;  1 drivers
v0x5636a72bd8b0_0 .net "EXMEM_RegWrite", 0 0, v0x5636a72b7120_0;  1 drivers
v0x5636a72bd950_0 .net "Equal_Res", 0 0, L_0x5636a72d0db0;  1 drivers
v0x5636a72bdb50_0 .net "Flush", 0 0, L_0x5636a727fdb0;  1 drivers
v0x5636a72bdbf0_0 .net "ForwardA_MUX_Res", 31 0, L_0x5636a72d3610;  1 drivers
v0x5636a72bdd00_0 .net "ForwardB_MUX_Res", 31 0, v0x5636a72b1810_0;  1 drivers
v0x5636a72bddc0_0 .net "Forward_A", 1 0, L_0x5636a72d3530;  1 drivers
v0x5636a72bded0_0 .net "Forward_B", 1 0, L_0x5636a72d35a0;  1 drivers
v0x5636a72bdfe0_0 .net "IDEX_ALUOp", 1 0, v0x5636a72b7b20_0;  1 drivers
v0x5636a72be0d0_0 .net "IDEX_ALUSrc", 0 0, v0x5636a72b7cf0_0;  1 drivers
v0x5636a72be1c0_0 .net "IDEX_MemRead", 0 0, v0x5636a72b7eb0_0;  1 drivers
v0x5636a72be260_0 .net "IDEX_MemWrite", 0 0, v0x5636a72b8040_0;  1 drivers
v0x5636a72be350_0 .net "IDEX_MemtoReg", 0 0, v0x5636a72b81e0_0;  1 drivers
v0x5636a72be440_0 .net "IDEX_RDaddr", 4 0, v0x5636a72b8350_0;  1 drivers
v0x5636a72be4e0_0 .net "IDEX_RS1Addr", 4 0, v0x5636a72b8490_0;  1 drivers
v0x5636a72be5d0_0 .net "IDEX_RS1Data", 31 0, v0x5636a72b8600_0;  1 drivers
v0x5636a72be6c0_0 .net "IDEX_RS2Addr", 4 0, v0x5636a72b8770_0;  1 drivers
v0x5636a72be7b0_0 .net "IDEX_RS2Data", 31 0, v0x5636a72b8910_0;  1 drivers
v0x5636a72be8a0_0 .net "IDEX_RegWrite", 0 0, v0x5636a72b8ab0_0;  1 drivers
v0x5636a72be990_0 .net "IDEX_SignExtend_Res", 31 0, v0x5636a72b8c20_0;  1 drivers
v0x5636a72bea80_0 .net "IDEX_funct", 9 0, v0x5636a72b8e30_0;  1 drivers
v0x5636a72beb70_0 .net "IFID_PC", 31 0, v0x5636a72b9af0_0;  1 drivers
v0x5636a72bec60_0 .net "IFID_instr", 31 0, v0x5636a72b99b0_0;  1 drivers
v0x5636a72bed50_0 .net "MEMWB_ALU_Res", 31 0, v0x5636a72ba080_0;  1 drivers
v0x5636a72bee40_0 .net "MEMWB_MemRead_Data", 31 0, v0x5636a72ba270_0;  1 drivers
v0x5636a72bef50_0 .net "MEMWB_MemtoReg", 0 0, v0x5636a72ba3e0_0;  1 drivers
v0x5636a72bf040_0 .net "MEMWB_RDaddr", 4 0, v0x5636a72ba5a0_0;  1 drivers
v0x5636a72bf100_0 .net "MEMWB_RegWrite", 0 0, v0x5636a72ba770_0;  1 drivers
v0x5636a72bf1a0_0 .net "MUX_ALUSrc_Res", 31 0, L_0x5636a72d1840;  1 drivers
v0x5636a72bf2b0_0 .net "MUX_MemtoReg_Res", 31 0, L_0x5636a72d1be0;  1 drivers
v0x5636a72bf370_0 .net "MUX_PC_Res", 31 0, L_0x5636a72d1f00;  1 drivers
v0x5636a72bf430_0 .net "MemRead_Res", 31 0, L_0x5636a72d14d0;  1 drivers
v0x5636a72bf540_0 .net "NoOp", 0 0, v0x5636a72b2e90_0;  1 drivers
v0x5636a72bf630_0 .net "PCWrite", 0 0, v0x5636a72b2f80_0;  1 drivers
v0x5636a72bf720_0 .net "PC_branch", 31 0, L_0x5636a72d0b50;  1 drivers
v0x5636a72bf830_0 .net "PC_four", 31 0, L_0x5636a72c0a50;  1 drivers
v0x5636a72bf940_0 .net "PC_now", 31 0, v0x5636a72b5fc0_0;  1 drivers
v0x5636a72bfa90_0 .net "RS1Data", 31 0, L_0x5636a72d2670;  1 drivers
v0x5636a72bfb50_0 .net "RS2Data", 31 0, L_0x5636a72d2b80;  1 drivers
v0x5636a72bfc10_0 .net "ShiftLeft_Res", 31 0, L_0x5636a72d2240;  1 drivers
v0x5636a72bfcd0_0 .net "SignExtend_Res", 31 0, v0x5636a72bc950_0;  1 drivers
v0x5636a72bfd90_0 .net "Stall", 0 0, v0x5636a72b3300_0;  1 drivers
v0x5636a72bfe80_0 .net *"_ivl_11", 2 0, L_0x5636a72d3020;  1 drivers
v0x5636a72bff60_0 .net *"_ivl_9", 6 0, L_0x5636a72d2f80;  1 drivers
v0x5636a72c0040_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  1 drivers
v0x5636a72c00e0_0 .net "instr", 31 0, L_0x5636a7231280;  1 drivers
v0x5636a72c01f0_0 .net "rst_i", 0 0, v0x5636a72c0430_0;  1 drivers
v0x5636a72c0290_0 .net "start_i", 0 0, v0x5636a72c0540_0;  1 drivers
L_0x5636a72d2d10 .part v0x5636a72b99b0_0, 15, 5;
L_0x5636a72d2db0 .part v0x5636a72b99b0_0, 20, 5;
L_0x5636a72d2ee0 .part v0x5636a72b99b0_0, 0, 7;
L_0x5636a72d2f80 .part v0x5636a72b99b0_0, 25, 7;
L_0x5636a72d3020 .part v0x5636a72b99b0_0, 12, 3;
L_0x5636a72d30c0 .concat [ 3 7 0 0], L_0x5636a72d3020, L_0x5636a72d2f80;
L_0x5636a72d31f0 .part v0x5636a72b99b0_0, 7, 5;
L_0x5636a72d33a0 .part v0x5636a72b99b0_0, 15, 5;
L_0x5636a72d3490 .part v0x5636a72b99b0_0, 20, 5;
L_0x5636a72d36f0 .part v0x5636a72b99b0_0, 15, 5;
L_0x5636a72d37f0 .part v0x5636a72b99b0_0, 20, 5;
S_0x5636a7276490 .scope module, "ALU" "ALU" 3 166, 4 13 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x5636a7240920_0 .net "ALUCtrl_i", 3 0, v0x5636a727dea0_0;  alias, 1 drivers
v0x5636a729cfe0_0 .net "data1_i", 31 0, L_0x5636a72d3610;  alias, 1 drivers
v0x5636a72786e0_0 .net "data2_i", 31 0, L_0x5636a72d1840;  alias, 1 drivers
v0x5636a7283f40_0 .var "data_o", 31 0;
E_0x5636a71def50 .event edge, v0x5636a7240920_0, v0x5636a72786e0_0, v0x5636a729cfe0_0;
S_0x5636a72ad560 .scope module, "ALU_Control" "ALU_Control" 3 173, 5 17 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x5636a727dea0_0 .var "ALUCtrl_o", 3 0;
v0x5636a727fed0_0 .net "ALUOp_i", 1 0, v0x5636a72b7b20_0;  alias, 1 drivers
v0x5636a7282d90_0 .net "funct_i", 9 0, v0x5636a72b8e30_0;  alias, 1 drivers
E_0x5636a71c45a0 .event edge, v0x5636a727fed0_0, v0x5636a7282d90_0;
S_0x5636a72ad8a0 .scope module, "Add_Branch" "Adder" 3 94, 6 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x5636a72adad0_0 .net "data1_in", 31 0, L_0x5636a72d2240;  alias, 1 drivers
v0x5636a72adbb0_0 .net "data2_in", 31 0, v0x5636a72b9af0_0;  alias, 1 drivers
v0x5636a72adc90_0 .net "data_o", 31 0, L_0x5636a72d0b50;  alias, 1 drivers
L_0x5636a72d0b50 .arith/sum 32, L_0x5636a72d2240, v0x5636a72b9af0_0;
S_0x5636a72addd0 .scope module, "Add_PC" "Adder" 3 88, 6 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x5636a72ae000_0 .net "data1_in", 31 0, v0x5636a72b5fc0_0;  alias, 1 drivers
L_0x7f98cf06d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5636a72ae100_0 .net "data2_in", 31 0, L_0x7f98cf06d018;  1 drivers
v0x5636a72ae1e0_0 .net "data_o", 31 0, L_0x5636a72c0a50;  alias, 1 drivers
L_0x5636a72c0a50 .arith/sum 32, v0x5636a72b5fc0_0, L_0x7f98cf06d018;
S_0x5636a72ae350 .scope module, "And" "AND" 3 100, 7 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x5636a727fdb0 .functor AND 1, v0x5636a72aed80_0, L_0x5636a72d0db0, C4<1>, C4<1>;
v0x5636a72ae5d0_0 .net "data1_in", 0 0, v0x5636a72aed80_0;  alias, 1 drivers
v0x5636a72ae6b0_0 .net "data2_in", 0 0, L_0x5636a72d0db0;  alias, 1 drivers
v0x5636a72ae770_0 .net "data_o", 0 0, L_0x5636a727fdb0;  alias, 1 drivers
S_0x5636a72ae890 .scope module, "Control" "Control" 3 190, 8 11 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x5636a72aebc0_0 .var "ALUOp_o", 1 0;
v0x5636a72aecc0_0 .var "ALUSrc_o", 0 0;
v0x5636a72aed80_0 .var "Branch_o", 0 0;
v0x5636a72aee80_0 .var "MemRead_o", 0 0;
v0x5636a72aef20_0 .var "MemWrite_o", 0 0;
v0x5636a72af010_0 .var "MemtoReg_o", 0 0;
v0x5636a72af0d0_0 .net "NoOp_i", 0 0, v0x5636a72b2e90_0;  alias, 1 drivers
v0x5636a72af190_0 .net "Op_i", 6 0, L_0x5636a72d2ee0;  1 drivers
v0x5636a72af270_0 .var "RegWrite_o", 0 0;
E_0x5636a729cac0 .event edge, v0x5636a72af0d0_0, v0x5636a72af190_0;
S_0x5636a72af450 .scope module, "Data_Memory" "Data_Memory" 3 126, 9 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x5636a72af6c0_0 .net "MemRead_i", 0 0, v0x5636a72b6900_0;  alias, 1 drivers
v0x5636a72af7a0_0 .net "MemWrite_i", 0 0, v0x5636a72b6c50_0;  alias, 1 drivers
v0x5636a72af860_0 .net *"_ivl_0", 31 0, L_0x5636a72d11b0;  1 drivers
v0x5636a72af920_0 .net *"_ivl_2", 31 0, L_0x5636a72d1340;  1 drivers
v0x5636a72afa00_0 .net *"_ivl_4", 29 0, L_0x5636a72d1250;  1 drivers
L_0x7f98cf06d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636a72afb30_0 .net *"_ivl_6", 1 0, L_0x7f98cf06d138;  1 drivers
L_0x7f98cf06d180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72afc10_0 .net/2u *"_ivl_8", 31 0, L_0x7f98cf06d180;  1 drivers
v0x5636a72afcf0_0 .net "addr_i", 31 0, v0x5636a72b6790_0;  alias, 1 drivers
v0x5636a72afdd0_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72afe90_0 .net "data_i", 31 0, v0x5636a72b6b10_0;  alias, 1 drivers
v0x5636a72aff70_0 .net "data_o", 31 0, L_0x5636a72d14d0;  alias, 1 drivers
v0x5636a72b0050 .array "memory", 1023 0, 31 0;
E_0x5636a729cb00 .event posedge, v0x5636a72afdd0_0;
L_0x5636a72d11b0 .array/port v0x5636a72b0050, L_0x5636a72d1340;
L_0x5636a72d1250 .part v0x5636a72b6790_0, 2, 30;
L_0x5636a72d1340 .concat [ 30 2 0 0], L_0x5636a72d1250, L_0x7f98cf06d138;
L_0x5636a72d14d0 .functor MUXZ 32, L_0x7f98cf06d180, L_0x5636a72d11b0, v0x5636a72b6900_0, C4<>;
S_0x5636a72b01d0 .scope module, "Equal" "Equal" 3 106, 10 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x5636a72b03d0_0 .net *"_ivl_0", 0 0, L_0x5636a72d0bf0;  1 drivers
L_0x7f98cf06d060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5636a72b04b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f98cf06d060;  1 drivers
L_0x7f98cf06d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636a72b0590_0 .net/2u *"_ivl_4", 0 0, L_0x7f98cf06d0a8;  1 drivers
v0x5636a72b0650_0 .net "data1_in", 31 0, L_0x5636a72d2670;  alias, 1 drivers
v0x5636a72b0730_0 .net "data2_in", 31 0, L_0x5636a72d2b80;  alias, 1 drivers
v0x5636a72b0860_0 .net "data_o", 0 0, L_0x5636a72d0db0;  alias, 1 drivers
L_0x5636a72d0bf0 .cmp/eq 32, L_0x5636a72d2670, L_0x5636a72d2b80;
L_0x5636a72d0db0 .functor MUXZ 1, L_0x7f98cf06d0a8, L_0x7f98cf06d060, L_0x5636a72d0bf0, C4<>;
S_0x5636a72b0960 .scope module, "ForwardA_MUX" "MUX32_4i" 3 307, 11 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x5636a72d3610 .functor BUFZ 32, v0x5636a72b0f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5636a72b0c30_0 .net "EXRS_Data_in", 31 0, v0x5636a72b8600_0;  alias, 1 drivers
v0x5636a72b0d30_0 .net "Forward_in", 1 0, L_0x5636a72d3530;  alias, 1 drivers
v0x5636a72b0e10_0 .net "MEM_ALU_Result_in", 31 0, v0x5636a72b6790_0;  alias, 1 drivers
v0x5636a72b0f10_0 .var "MUX_Res", 31 0;
v0x5636a72b0fd0_0 .net "MUX_Res_o", 31 0, L_0x5636a72d3610;  alias, 1 drivers
v0x5636a72b1090_0 .net "WB_WriteData_in", 31 0, L_0x5636a72d1be0;  alias, 1 drivers
E_0x5636a729b9e0 .event edge, v0x5636a72b0d30_0, v0x5636a72b0c30_0, v0x5636a72b1090_0, v0x5636a72afcf0_0;
S_0x5636a72b1220 .scope module, "ForwardB_MUX" "MUX32_4i" 3 315, 11 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x5636a72b1510_0 .net "EXRS_Data_in", 31 0, v0x5636a72b8910_0;  alias, 1 drivers
v0x5636a72b1610_0 .net "Forward_in", 1 0, L_0x5636a72d35a0;  alias, 1 drivers
v0x5636a72b16f0_0 .net "MEM_ALU_Result_in", 31 0, v0x5636a72b6790_0;  alias, 1 drivers
v0x5636a72b1810_0 .var "MUX_Res", 31 0;
v0x5636a72b18f0_0 .net "MUX_Res_o", 31 0, v0x5636a72b1810_0;  alias, 1 drivers
v0x5636a72b1a20_0 .net "WB_WriteData_in", 31 0, L_0x5636a72d1be0;  alias, 1 drivers
E_0x5636a72b1480 .event edge, v0x5636a72b1610_0, v0x5636a72b1510_0, v0x5636a72b1090_0, v0x5636a72afcf0_0;
S_0x5636a72b1b60 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 296, 12 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x5636a72d3530 .functor BUFZ 2, v0x5636a72b21c0_0, C4<00>, C4<00>, C4<00>;
L_0x5636a72d35a0 .functor BUFZ 2, v0x5636a72b2390_0, C4<00>, C4<00>, C4<00>;
v0x5636a72b1f10_0 .net "EX_RS1_i", 4 0, v0x5636a72b8490_0;  alias, 1 drivers
v0x5636a72b2010_0 .net "EX_RS2_i", 4 0, v0x5636a72b8770_0;  alias, 1 drivers
v0x5636a72b20f0_0 .net "Forward_A_o", 1 0, L_0x5636a72d3530;  alias, 1 drivers
v0x5636a72b21c0_0 .var "Forward_A_res", 1 0;
v0x5636a72b2280_0 .net "Forward_B_o", 1 0, L_0x5636a72d35a0;  alias, 1 drivers
v0x5636a72b2390_0 .var "Forward_B_res", 1 0;
v0x5636a72b2450_0 .net "MEM_Rd_i", 4 0, v0x5636a72b6fb0_0;  alias, 1 drivers
v0x5636a72b2530_0 .net "MEM_RegWrite_i", 0 0, v0x5636a72b7120_0;  alias, 1 drivers
v0x5636a72b25f0_0 .net "WB_Rd_i", 4 0, v0x5636a72ba5a0_0;  alias, 1 drivers
v0x5636a72b2760_0 .net "WB_RegWrite_i", 0 0, v0x5636a72ba770_0;  alias, 1 drivers
v0x5636a72b2820_0 .var "flag_A", 0 0;
v0x5636a72b28e0_0 .var "flag_B", 0 0;
E_0x5636a72b1e60/0 .event edge, v0x5636a72b2530_0, v0x5636a72b2450_0, v0x5636a72b1f10_0, v0x5636a72b2010_0;
E_0x5636a72b1e60/1 .event edge, v0x5636a72b2760_0, v0x5636a72b25f0_0, v0x5636a72b2820_0, v0x5636a72b28e0_0;
E_0x5636a72b1e60 .event/or E_0x5636a72b1e60/0, E_0x5636a72b1e60/1;
S_0x5636a72b2aa0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 323, 13 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x5636a72b2db0_0 .net "MemRead_i", 0 0, v0x5636a72b7eb0_0;  alias, 1 drivers
v0x5636a72b2e90_0 .var "NoOp_o", 0 0;
v0x5636a72b2f80_0 .var "PCWrite_o", 0 0;
v0x5636a72b3050_0 .net "RS1addr_i", 4 0, L_0x5636a72d36f0;  1 drivers
v0x5636a72b30f0_0 .net "RS2addr_i", 4 0, L_0x5636a72d37f0;  1 drivers
v0x5636a72b3220_0 .net "RdAddr_i", 4 0, v0x5636a72b8350_0;  alias, 1 drivers
v0x5636a72b3300_0 .var "Stall_o", 0 0;
E_0x5636a72b2d20 .event edge, v0x5636a72b2db0_0, v0x5636a72b3220_0, v0x5636a72b3050_0, v0x5636a72b30f0_0;
S_0x5636a72b34e0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 121, 14 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x5636a7231280 .functor BUFZ 32, L_0x5636a72d0ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5636a72b36e0_0 .net *"_ivl_0", 31 0, L_0x5636a72d0ee0;  1 drivers
v0x5636a72b37e0_0 .net *"_ivl_2", 31 0, L_0x5636a72d1020;  1 drivers
v0x5636a72b38c0_0 .net *"_ivl_4", 29 0, L_0x5636a72d0f80;  1 drivers
L_0x7f98cf06d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636a72b3980_0 .net *"_ivl_6", 1 0, L_0x7f98cf06d0f0;  1 drivers
v0x5636a72b3a60_0 .net "addr_i", 31 0, v0x5636a72b5fc0_0;  alias, 1 drivers
v0x5636a72b3b70_0 .net "instr_o", 31 0, L_0x5636a7231280;  alias, 1 drivers
v0x5636a72b3c30 .array "memory", 255 0, 31 0;
L_0x5636a72d0ee0 .array/port v0x5636a72b3c30, L_0x5636a72d1020;
L_0x5636a72d0f80 .part v0x5636a72b5fc0_0, 2, 30;
L_0x5636a72d1020 .concat [ 30 2 0 0], L_0x5636a72d0f80, L_0x7f98cf06d0f0;
S_0x5636a72b3d50 .scope module, "MUX_ALUSrc" "MUX32" 3 135, 15 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x5636a72b3f60_0 .net *"_ivl_0", 31 0, L_0x5636a72d1610;  1 drivers
L_0x7f98cf06d1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b4040_0 .net *"_ivl_3", 30 0, L_0x7f98cf06d1c8;  1 drivers
L_0x7f98cf06d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b4120_0 .net/2u *"_ivl_4", 31 0, L_0x7f98cf06d210;  1 drivers
v0x5636a72b4210_0 .net *"_ivl_6", 0 0, L_0x5636a72d1700;  1 drivers
v0x5636a72b42d0_0 .net "data1_i", 31 0, v0x5636a72b1810_0;  alias, 1 drivers
v0x5636a72b43e0_0 .net "data2_i", 31 0, v0x5636a72b8c20_0;  alias, 1 drivers
v0x5636a72b44a0_0 .net "data_o", 31 0, L_0x5636a72d1840;  alias, 1 drivers
v0x5636a72b4590_0 .net "select_i", 0 0, v0x5636a72b7cf0_0;  alias, 1 drivers
L_0x5636a72d1610 .concat [ 1 31 0 0], v0x5636a72b7cf0_0, L_0x7f98cf06d1c8;
L_0x5636a72d1700 .cmp/eq 32, L_0x5636a72d1610, L_0x7f98cf06d210;
L_0x5636a72d1840 .functor MUXZ 32, v0x5636a72b8c20_0, v0x5636a72b1810_0, L_0x5636a72d1700, C4<>;
S_0x5636a72b46e0 .scope module, "MUX_MemtoReg" "MUX32" 3 142, 15 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x5636a72b48c0_0 .net *"_ivl_0", 31 0, L_0x5636a72d19c0;  1 drivers
L_0x7f98cf06d258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b49c0_0 .net *"_ivl_3", 30 0, L_0x7f98cf06d258;  1 drivers
L_0x7f98cf06d2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b4aa0_0 .net/2u *"_ivl_4", 31 0, L_0x7f98cf06d2a0;  1 drivers
v0x5636a72b4b90_0 .net *"_ivl_6", 0 0, L_0x5636a72d1af0;  1 drivers
v0x5636a72b4c50_0 .net "data1_i", 31 0, v0x5636a72ba080_0;  alias, 1 drivers
v0x5636a72b4d80_0 .net "data2_i", 31 0, v0x5636a72ba270_0;  alias, 1 drivers
v0x5636a72b4e60_0 .net "data_o", 31 0, L_0x5636a72d1be0;  alias, 1 drivers
v0x5636a72b4f70_0 .net "select_i", 0 0, v0x5636a72ba3e0_0;  alias, 1 drivers
L_0x5636a72d19c0 .concat [ 1 31 0 0], v0x5636a72ba3e0_0, L_0x7f98cf06d258;
L_0x5636a72d1af0 .cmp/eq 32, L_0x5636a72d19c0, L_0x7f98cf06d2a0;
L_0x5636a72d1be0 .functor MUXZ 32, v0x5636a72ba270_0, v0x5636a72ba080_0, L_0x5636a72d1af0, C4<>;
S_0x5636a72b50b0 .scope module, "MUX_PC" "MUX32" 3 149, 15 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x5636a72b5290_0 .net *"_ivl_0", 31 0, L_0x5636a72d1cd0;  1 drivers
L_0x7f98cf06d2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b5390_0 .net *"_ivl_3", 30 0, L_0x7f98cf06d2e8;  1 drivers
L_0x7f98cf06d330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636a72b5470_0 .net/2u *"_ivl_4", 31 0, L_0x7f98cf06d330;  1 drivers
v0x5636a72b5530_0 .net *"_ivl_6", 0 0, L_0x5636a72d1dc0;  1 drivers
v0x5636a72b55f0_0 .net "data1_i", 31 0, L_0x5636a72c0a50;  alias, 1 drivers
v0x5636a72b5700_0 .net "data2_i", 31 0, L_0x5636a72d0b50;  alias, 1 drivers
v0x5636a72b57d0_0 .net "data_o", 31 0, L_0x5636a72d1f00;  alias, 1 drivers
v0x5636a72b5890_0 .net "select_i", 0 0, L_0x5636a727fdb0;  alias, 1 drivers
L_0x5636a72d1cd0 .concat [ 1 31 0 0], L_0x5636a727fdb0, L_0x7f98cf06d2e8;
L_0x5636a72d1dc0 .cmp/eq 32, L_0x5636a72d1cd0, L_0x7f98cf06d330;
L_0x5636a72d1f00 .functor MUXZ 32, L_0x5636a72d0b50, L_0x5636a72c0a50, L_0x5636a72d1dc0, C4<>;
S_0x5636a72b59f0 .scope module, "PC" "PC" 3 112, 16 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x5636a72b5d30_0 .net "PCWrite_i", 0 0, v0x5636a72b2f80_0;  alias, 1 drivers
v0x5636a72b5df0_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72b5ec0_0 .net "pc_i", 31 0, L_0x5636a72d1f00;  alias, 1 drivers
v0x5636a72b5fc0_0 .var "pc_o", 31 0;
v0x5636a72b60b0_0 .net "rst_i", 0 0, v0x5636a72c0430_0;  alias, 1 drivers
v0x5636a72b61a0_0 .net "start_i", 0 0, v0x5636a72c0540_0;  alias, 1 drivers
E_0x5636a72b5cb0 .event posedge, v0x5636a72b60b0_0, v0x5636a72afdd0_0;
S_0x5636a72b6340 .scope module, "Register_EXMEM" "Register_EXMEM" 3 253, 17 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Res_i";
    .port_info 3 /OUTPUT 32 "ALU_Res_o";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x5636a72b66b0_0 .net "ALU_Res_i", 31 0, v0x5636a7283f40_0;  alias, 1 drivers
v0x5636a72b6790_0 .var "ALU_Res_o", 31 0;
v0x5636a72b6830_0 .net "MemRead_i", 0 0, v0x5636a72b7eb0_0;  alias, 1 drivers
v0x5636a72b6900_0 .var "MemRead_o", 0 0;
v0x5636a72b69d0_0 .net "MemWrite_Data_i", 31 0, v0x5636a72b1810_0;  alias, 1 drivers
v0x5636a72b6b10_0 .var "MemWrite_Data_o", 31 0;
v0x5636a72b6bb0_0 .net "MemWrite_i", 0 0, v0x5636a72b8040_0;  alias, 1 drivers
v0x5636a72b6c50_0 .var "MemWrite_o", 0 0;
v0x5636a72b6cf0_0 .net "MemtoReg_i", 0 0, v0x5636a72b81e0_0;  alias, 1 drivers
v0x5636a72b6e20_0 .var "MemtoReg_o", 0 0;
v0x5636a72b6ec0_0 .net "RDaddr_i", 4 0, v0x5636a72b8350_0;  alias, 1 drivers
v0x5636a72b6fb0_0 .var "RDaddr_o", 4 0;
v0x5636a72b7080_0 .net "RegWrite_i", 0 0, v0x5636a72b8ab0_0;  alias, 1 drivers
v0x5636a72b7120_0 .var "RegWrite_o", 0 0;
v0x5636a72b71f0_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72b7290_0 .net "start_i", 0 0, v0x5636a72c0540_0;  alias, 1 drivers
S_0x5636a72b7580 .scope module, "Register_IDEX" "Register_IDEX" 3 215, 18 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /OUTPUT 32 "RS1Data_o";
    .port_info 5 /OUTPUT 32 "RS2Data_o";
    .port_info 6 /INPUT 32 "SignExtend_Res_i";
    .port_info 7 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 8 /INPUT 10 "funct_i";
    .port_info 9 /OUTPUT 10 "funct_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
    .port_info 12 /INPUT 5 "RS1Addr_i";
    .port_info 13 /INPUT 5 "RS2Addr_i";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x5636a72b7a10_0 .net "ALUOp_i", 1 0, v0x5636a72aebc0_0;  alias, 1 drivers
v0x5636a72b7b20_0 .var "ALUOp_o", 1 0;
v0x5636a72b7bf0_0 .net "ALUSrc_i", 0 0, v0x5636a72aecc0_0;  alias, 1 drivers
v0x5636a72b7cf0_0 .var "ALUSrc_o", 0 0;
v0x5636a72b7dc0_0 .net "MemRead_i", 0 0, v0x5636a72aee80_0;  alias, 1 drivers
v0x5636a72b7eb0_0 .var "MemRead_o", 0 0;
v0x5636a72b7fa0_0 .net "MemWrite_i", 0 0, v0x5636a72aef20_0;  alias, 1 drivers
v0x5636a72b8040_0 .var "MemWrite_o", 0 0;
v0x5636a72b8110_0 .net "MemtoReg_i", 0 0, v0x5636a72af010_0;  alias, 1 drivers
v0x5636a72b81e0_0 .var "MemtoReg_o", 0 0;
v0x5636a72b82b0_0 .net "RDaddr_i", 4 0, L_0x5636a72d31f0;  1 drivers
v0x5636a72b8350_0 .var "RDaddr_o", 4 0;
v0x5636a72b83f0_0 .net "RS1Addr_i", 4 0, L_0x5636a72d33a0;  1 drivers
v0x5636a72b8490_0 .var "RS1Addr_o", 4 0;
v0x5636a72b8530_0 .net "RS1Data_i", 31 0, L_0x5636a72d2670;  alias, 1 drivers
v0x5636a72b8600_0 .var "RS1Data_o", 31 0;
v0x5636a72b86d0_0 .net "RS2Addr_i", 4 0, L_0x5636a72d3490;  1 drivers
v0x5636a72b8770_0 .var "RS2Addr_o", 4 0;
v0x5636a72b8840_0 .net "RS2Data_i", 31 0, L_0x5636a72d2b80;  alias, 1 drivers
v0x5636a72b8910_0 .var "RS2Data_o", 31 0;
v0x5636a72b89e0_0 .net "RegWrite_i", 0 0, v0x5636a72af270_0;  alias, 1 drivers
v0x5636a72b8ab0_0 .var "RegWrite_o", 0 0;
v0x5636a72b8b80_0 .net "SignExtend_Res_i", 31 0, v0x5636a72bc950_0;  alias, 1 drivers
v0x5636a72b8c20_0 .var "SignExtend_Res_o", 31 0;
v0x5636a72b8cf0_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72b8d90_0 .net "funct_i", 9 0, L_0x5636a72d30c0;  1 drivers
v0x5636a72b8e30_0 .var "funct_o", 9 0;
v0x5636a72b8f20_0 .net "start_i", 0 0, v0x5636a72c0540_0;  alias, 1 drivers
S_0x5636a72b9370 .scope module, "Register_IFID" "Register_IFID" 3 202, 19 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "instr_o";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "Stall_i";
    .port_info 7 /INPUT 1 "Flush_i";
v0x5636a72b9670_0 .net "Flush_i", 0 0, L_0x5636a727fdb0;  alias, 1 drivers
v0x5636a72b9780_0 .net "Stall_i", 0 0, v0x5636a72b3300_0;  alias, 1 drivers
v0x5636a72b9840_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72b98e0_0 .net "instr_i", 31 0, L_0x5636a7231280;  alias, 1 drivers
v0x5636a72b99b0_0 .var "instr_o", 31 0;
v0x5636a72b9a50_0 .net "pc_i", 31 0, v0x5636a72b5fc0_0;  alias, 1 drivers
v0x5636a72b9af0_0 .var "pc_o", 31 0;
v0x5636a72b9bb0_0 .net "start_i", 0 0, v0x5636a72c0540_0;  alias, 1 drivers
S_0x5636a72b9d80 .scope module, "Register_MEMWB" "Register_MEMWB" 3 277, 20 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x5636a72b9f10_0 .net "MemAddr_i", 31 0, v0x5636a72b6790_0;  alias, 1 drivers
v0x5636a72ba080_0 .var "MemAddr_o", 31 0;
v0x5636a72ba170_0 .net "MemRead_Data_i", 31 0, L_0x5636a72d14d0;  alias, 1 drivers
v0x5636a72ba270_0 .var "MemRead_Data_o", 31 0;
v0x5636a72ba340_0 .net "MemtoReg_i", 0 0, v0x5636a72b6e20_0;  alias, 1 drivers
v0x5636a72ba3e0_0 .var "MemtoReg_o", 0 0;
v0x5636a72ba4b0_0 .net "RDaddr_i", 4 0, v0x5636a72b6fb0_0;  alias, 1 drivers
v0x5636a72ba5a0_0 .var "RDaddr_o", 4 0;
v0x5636a72ba640_0 .net "RegWrite_i", 0 0, v0x5636a72b7120_0;  alias, 1 drivers
v0x5636a72ba770_0 .var "RegWrite_o", 0 0;
v0x5636a72ba810_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72ba8b0_0 .net "start_i", 0 0, v0x5636a72c0540_0;  alias, 1 drivers
S_0x5636a72baae0 .scope module, "Registers" "Registers" 3 179, 21 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x5636a7292fb0 .functor AND 1, L_0x5636a72d2370, v0x5636a72ba770_0, C4<1>, C4<1>;
L_0x5636a72d2850 .functor AND 1, L_0x5636a72d27b0, v0x5636a72ba770_0, C4<1>, C4<1>;
v0x5636a72bad90_0 .net "RDaddr_i", 4 0, v0x5636a72ba5a0_0;  alias, 1 drivers
v0x5636a72baec0_0 .net "RDdata_i", 31 0, L_0x5636a72d1be0;  alias, 1 drivers
v0x5636a72baf80_0 .net "RS1addr_i", 4 0, L_0x5636a72d2d10;  1 drivers
v0x5636a72bb040_0 .net "RS1data_o", 31 0, L_0x5636a72d2670;  alias, 1 drivers
v0x5636a72bb150_0 .net "RS2addr_i", 4 0, L_0x5636a72d2db0;  1 drivers
v0x5636a72bb280_0 .net "RS2data_o", 31 0, L_0x5636a72d2b80;  alias, 1 drivers
v0x5636a72bb390_0 .net "RegWrite_i", 0 0, v0x5636a72ba770_0;  alias, 1 drivers
v0x5636a72bb480_0 .net *"_ivl_0", 0 0, L_0x5636a72d2370;  1 drivers
v0x5636a72bb540_0 .net *"_ivl_12", 0 0, L_0x5636a72d27b0;  1 drivers
v0x5636a72bb690_0 .net *"_ivl_15", 0 0, L_0x5636a72d2850;  1 drivers
v0x5636a72bb750_0 .net *"_ivl_16", 31 0, L_0x5636a72d2910;  1 drivers
v0x5636a72bb830_0 .net *"_ivl_18", 6 0, L_0x5636a72d29f0;  1 drivers
L_0x7f98cf06d408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636a72bb910_0 .net *"_ivl_21", 1 0, L_0x7f98cf06d408;  1 drivers
v0x5636a72bb9f0_0 .net *"_ivl_3", 0 0, L_0x5636a7292fb0;  1 drivers
v0x5636a72bbab0_0 .net *"_ivl_4", 31 0, L_0x5636a72d2530;  1 drivers
v0x5636a72bbb90_0 .net *"_ivl_6", 6 0, L_0x5636a72d25d0;  1 drivers
L_0x7f98cf06d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636a72bbc70_0 .net *"_ivl_9", 1 0, L_0x7f98cf06d3c0;  1 drivers
v0x5636a72bbe60_0 .net "clk_i", 0 0, v0x5636a72c0390_0;  alias, 1 drivers
v0x5636a72bbf00 .array/s "register", 31 0, 31 0;
L_0x5636a72d2370 .cmp/eq 5, L_0x5636a72d2d10, v0x5636a72ba5a0_0;
L_0x5636a72d2530 .array/port v0x5636a72bbf00, L_0x5636a72d25d0;
L_0x5636a72d25d0 .concat [ 5 2 0 0], L_0x5636a72d2d10, L_0x7f98cf06d3c0;
L_0x5636a72d2670 .functor MUXZ 32, L_0x5636a72d2530, L_0x5636a72d1be0, L_0x5636a7292fb0, C4<>;
L_0x5636a72d27b0 .cmp/eq 5, L_0x5636a72d2db0, v0x5636a72ba5a0_0;
L_0x5636a72d2910 .array/port v0x5636a72bbf00, L_0x5636a72d29f0;
L_0x5636a72d29f0 .concat [ 5 2 0 0], L_0x5636a72d2db0, L_0x7f98cf06d408;
L_0x5636a72d2b80 .functor MUXZ 32, L_0x5636a72d2910, L_0x5636a72d1be0, L_0x5636a72d2850, C4<>;
S_0x5636a72bc0c0 .scope module, "ShiftLeft" "Shift_Left" 3 161, 22 1 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x5636a72bc270_0 .net *"_ivl_2", 30 0, L_0x5636a72d2110;  1 drivers
L_0x7f98cf06d378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636a72bc370_0 .net *"_ivl_4", 0 0, L_0x7f98cf06d378;  1 drivers
v0x5636a72bc450_0 .net "data_i", 31 0, v0x5636a72bc950_0;  alias, 1 drivers
v0x5636a72bc4f0_0 .net "data_o", 31 0, L_0x5636a72d2240;  alias, 1 drivers
L_0x5636a72d2110 .part v0x5636a72bc950_0, 0, 31;
L_0x5636a72d2240 .concat [ 1 31 0 0], L_0x7f98cf06d378, L_0x5636a72d2110;
S_0x5636a72bc5d0 .scope module, "Sign_Extend" "Sign_Extend" 3 156, 23 7 0, S_0x5636a7277b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x5636a72bc870_0 .net "data_i", 31 0, v0x5636a72b99b0_0;  alias, 1 drivers
v0x5636a72bc950_0 .var "data_o", 31 0;
E_0x5636a72bc7f0 .event edge, v0x5636a72b99b0_0;
    .scope S_0x5636a72b59f0;
T_0 ;
    %wait E_0x5636a72b5cb0;
    %load/vec4 v0x5636a72b60b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a72b5fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5636a72b5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5636a72b61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5636a72b5ec0_0;
    %assign/vec4 v0x5636a72b5fc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5636a72b5fc0_0;
    %assign/vec4 v0x5636a72b5fc0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5636a72af450;
T_1 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72af7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5636a72afe90_0;
    %load/vec4 v0x5636a72afcf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636a72b0050, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5636a72bc5d0;
T_2 ;
    %wait E_0x5636a72bc7f0;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72bc950_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72bc950_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5636a72bc950_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5636a72bc950_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 20;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 7;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 21;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 1;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 6;
    %load/vec4 v0x5636a72bc870_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5636a72bc950_0, 4, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5636a7276490;
T_3 ;
    %wait E_0x5636a71def50;
    %load/vec4 v0x5636a7240920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %and;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %xor;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x5636a729cfe0_0;
    %ix/getv 4, v0x5636a72786e0_0;
    %shiftl 4;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %add;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %sub;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %mul;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %add;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %add;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x5636a729cfe0_0;
    %load/vec4 v0x5636a72786e0_0;
    %add;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a7283f40_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5636a72ad560;
T_4 ;
    %wait E_0x5636a71c45a0;
    %load/vec4 v0x5636a727fed0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5636a7282d90_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5636a7282d90_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5636a727dea0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5636a72baae0;
T_5 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72bb390_0;
    %load/vec4 v0x5636a72bad90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5636a72baec0_0;
    %load/vec4 v0x5636a72bad90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636a72bbf00, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5636a72ae890;
T_6 ;
    %wait E_0x5636a729cac0;
    %load/vec4 v0x5636a72af0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5636a72af190_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72af010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aef20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5636a72aebc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72aecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72aed80_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5636a72b9370;
T_7 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72b9bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a72b99b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a72b9af0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5636a72b9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a72b99b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636a72b9af0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5636a72b9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5636a72b99b0_0;
    %assign/vec4 v0x5636a72b99b0_0, 0;
    %load/vec4 v0x5636a72b9af0_0;
    %assign/vec4 v0x5636a72b9af0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5636a72b98e0_0;
    %assign/vec4 v0x5636a72b99b0_0, 0;
    %load/vec4 v0x5636a72b9a50_0;
    %assign/vec4 v0x5636a72b9af0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5636a72b7580;
T_8 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72b8f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5636a72b8530_0;
    %assign/vec4 v0x5636a72b8600_0, 0;
    %load/vec4 v0x5636a72b8840_0;
    %assign/vec4 v0x5636a72b8910_0, 0;
    %load/vec4 v0x5636a72b8b80_0;
    %assign/vec4 v0x5636a72b8c20_0, 0;
    %load/vec4 v0x5636a72b8d90_0;
    %assign/vec4 v0x5636a72b8e30_0, 0;
    %load/vec4 v0x5636a72b82b0_0;
    %assign/vec4 v0x5636a72b8350_0, 0;
    %load/vec4 v0x5636a72b83f0_0;
    %assign/vec4 v0x5636a72b8490_0, 0;
    %load/vec4 v0x5636a72b86d0_0;
    %assign/vec4 v0x5636a72b8770_0, 0;
    %load/vec4 v0x5636a72b89e0_0;
    %assign/vec4 v0x5636a72b8ab0_0, 0;
    %load/vec4 v0x5636a72b8110_0;
    %assign/vec4 v0x5636a72b81e0_0, 0;
    %load/vec4 v0x5636a72b7dc0_0;
    %assign/vec4 v0x5636a72b7eb0_0, 0;
    %load/vec4 v0x5636a72b7fa0_0;
    %assign/vec4 v0x5636a72b8040_0, 0;
    %load/vec4 v0x5636a72b7a10_0;
    %assign/vec4 v0x5636a72b7b20_0, 0;
    %load/vec4 v0x5636a72b7bf0_0;
    %assign/vec4 v0x5636a72b7cf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5636a72b8600_0;
    %assign/vec4 v0x5636a72b8600_0, 0;
    %load/vec4 v0x5636a72b8910_0;
    %assign/vec4 v0x5636a72b8910_0, 0;
    %load/vec4 v0x5636a72b8c20_0;
    %assign/vec4 v0x5636a72b8c20_0, 0;
    %load/vec4 v0x5636a72b8e30_0;
    %assign/vec4 v0x5636a72b8e30_0, 0;
    %load/vec4 v0x5636a72b8350_0;
    %assign/vec4 v0x5636a72b8350_0, 0;
    %load/vec4 v0x5636a72b8490_0;
    %assign/vec4 v0x5636a72b8490_0, 0;
    %load/vec4 v0x5636a72b8770_0;
    %assign/vec4 v0x5636a72b8770_0, 0;
    %load/vec4 v0x5636a72b8ab0_0;
    %assign/vec4 v0x5636a72b8ab0_0, 0;
    %load/vec4 v0x5636a72b81e0_0;
    %assign/vec4 v0x5636a72b81e0_0, 0;
    %load/vec4 v0x5636a72b7eb0_0;
    %assign/vec4 v0x5636a72b7eb0_0, 0;
    %load/vec4 v0x5636a72b8040_0;
    %assign/vec4 v0x5636a72b8040_0, 0;
    %load/vec4 v0x5636a72b7b20_0;
    %assign/vec4 v0x5636a72b7b20_0, 0;
    %load/vec4 v0x5636a72b7cf0_0;
    %assign/vec4 v0x5636a72b7cf0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5636a72b6340;
T_9 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72b7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5636a72b66b0_0;
    %assign/vec4 v0x5636a72b6790_0, 0;
    %load/vec4 v0x5636a72b69d0_0;
    %assign/vec4 v0x5636a72b6b10_0, 0;
    %load/vec4 v0x5636a72b6ec0_0;
    %assign/vec4 v0x5636a72b6fb0_0, 0;
    %load/vec4 v0x5636a72b7080_0;
    %assign/vec4 v0x5636a72b7120_0, 0;
    %load/vec4 v0x5636a72b6cf0_0;
    %assign/vec4 v0x5636a72b6e20_0, 0;
    %load/vec4 v0x5636a72b6830_0;
    %assign/vec4 v0x5636a72b6900_0, 0;
    %load/vec4 v0x5636a72b6bb0_0;
    %assign/vec4 v0x5636a72b6c50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5636a72b6790_0;
    %assign/vec4 v0x5636a72b6790_0, 0;
    %load/vec4 v0x5636a72b6b10_0;
    %assign/vec4 v0x5636a72b6b10_0, 0;
    %load/vec4 v0x5636a72b6fb0_0;
    %assign/vec4 v0x5636a72b6fb0_0, 0;
    %load/vec4 v0x5636a72b7120_0;
    %assign/vec4 v0x5636a72b7120_0, 0;
    %load/vec4 v0x5636a72b6e20_0;
    %assign/vec4 v0x5636a72b6e20_0, 0;
    %load/vec4 v0x5636a72b6900_0;
    %assign/vec4 v0x5636a72b6900_0, 0;
    %load/vec4 v0x5636a72b6c50_0;
    %assign/vec4 v0x5636a72b6c50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5636a72b9d80;
T_10 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72ba8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5636a72b9f10_0;
    %assign/vec4 v0x5636a72ba080_0, 0;
    %load/vec4 v0x5636a72ba170_0;
    %assign/vec4 v0x5636a72ba270_0, 0;
    %load/vec4 v0x5636a72ba4b0_0;
    %assign/vec4 v0x5636a72ba5a0_0, 0;
    %load/vec4 v0x5636a72ba640_0;
    %assign/vec4 v0x5636a72ba770_0, 0;
    %load/vec4 v0x5636a72ba340_0;
    %assign/vec4 v0x5636a72ba3e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5636a72ba080_0;
    %assign/vec4 v0x5636a72ba080_0, 0;
    %load/vec4 v0x5636a72ba270_0;
    %assign/vec4 v0x5636a72ba270_0, 0;
    %load/vec4 v0x5636a72ba5a0_0;
    %assign/vec4 v0x5636a72ba5a0_0, 0;
    %load/vec4 v0x5636a72ba770_0;
    %assign/vec4 v0x5636a72ba770_0, 0;
    %load/vec4 v0x5636a72ba3e0_0;
    %assign/vec4 v0x5636a72ba3e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5636a72b1b60;
T_11 ;
    %wait E_0x5636a72b1e60;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636a72b21c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636a72b2390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b2820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b28e0_0, 0, 1;
    %load/vec4 v0x5636a72b2530_0;
    %load/vec4 v0x5636a72b2450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b1f10_0;
    %load/vec4 v0x5636a72b2450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636a72b21c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72b2820_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x5636a72b2530_0;
    %load/vec4 v0x5636a72b2450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b2010_0;
    %load/vec4 v0x5636a72b2450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636a72b2390_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72b28e0_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x5636a72b2760_0;
    %load/vec4 v0x5636a72b25f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b2820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b1f10_0;
    %load/vec4 v0x5636a72b25f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636a72b21c0_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x5636a72b2760_0;
    %load/vec4 v0x5636a72b25f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b28e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5636a72b2010_0;
    %load/vec4 v0x5636a72b25f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636a72b2390_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5636a72b0960;
T_12 ;
    %wait E_0x5636a729b9e0;
    %load/vec4 v0x5636a72b0d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x5636a72b0c30_0;
    %store/vec4 v0x5636a72b0f10_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5636a72b0c30_0;
    %store/vec4 v0x5636a72b0f10_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5636a72b1090_0;
    %store/vec4 v0x5636a72b0f10_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5636a72b0e10_0;
    %store/vec4 v0x5636a72b0f10_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5636a72b1220;
T_13 ;
    %wait E_0x5636a72b1480;
    %load/vec4 v0x5636a72b1610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x5636a72b1510_0;
    %store/vec4 v0x5636a72b1810_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5636a72b1510_0;
    %store/vec4 v0x5636a72b1810_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5636a72b1a20_0;
    %store/vec4 v0x5636a72b1810_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5636a72b16f0_0;
    %store/vec4 v0x5636a72b1810_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5636a72b2aa0;
T_14 ;
    %wait E_0x5636a72b2d20;
    %load/vec4 v0x5636a72b2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5636a72b3220_0;
    %load/vec4 v0x5636a72b3050_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b2f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b2e90_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5636a72b3220_0;
    %load/vec4 v0x5636a72b30f0_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b2f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b2e90_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b2e90_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636a72b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636a72b2e90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5636a7280da0;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x5636a72c0390_0;
    %inv;
    %store/vec4 v0x5636a72c0390_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5636a7280da0;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c05e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c0970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c0680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x5636a72c07b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5636a72c07b0_0;
    %store/vec4a v0x5636a72b3c30, 4, 0;
    %load/vec4 v0x5636a72c07b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5636a72c07b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5636a72c07b0_0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %load/vec4 v0x5636a72c07b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72b0050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x5636a72c07b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5636a72c07b0_0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %load/vec4 v0x5636a72c07b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c07b0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636a72bbf00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b99b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b8600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b8910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b8c20_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5636a72b8e30_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636a72b8350_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b81e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b8040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636a72b7b20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b7cf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b6790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72b6b10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636a72b6fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b7120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72b6c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72ba080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636a72ba270_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636a72ba5a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72ba770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72ba3e0_0, 0, 1;
    %vpi_call 2 85 "$readmemb", "instruction_1.txt", v0x5636a72b3c30 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5636a72c0890_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72c0390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72c0430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72c0540_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636a72c0430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636a72c0540_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5636a7280da0;
T_17 ;
    %wait E_0x5636a729cb00;
    %load/vec4 v0x5636a72c05e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x5636a72b3300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5636a72aed80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5636a72c0970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c0970_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x5636a72bdb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5636a72c0680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c0680_0, 0, 32;
T_17.4 ;
    %vpi_call 2 112 "$fdisplay", v0x5636a72c0890_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x5636a72c05e0_0, v0x5636a72c0540_0, v0x5636a72c0970_0, v0x5636a72c0680_0, v0x5636a72b5fc0_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x5636a72c0890_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x5636a72c0890_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x5636a72bbf00, 0>, &A<v0x5636a72bbf00, 8>, &A<v0x5636a72bbf00, 16>, &A<v0x5636a72bbf00, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x5636a72c0890_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x5636a72bbf00, 1>, &A<v0x5636a72bbf00, 9>, &A<v0x5636a72bbf00, 17>, &A<v0x5636a72bbf00, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x5636a72c0890_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x5636a72bbf00, 2>, &A<v0x5636a72bbf00, 10>, &A<v0x5636a72bbf00, 18>, &A<v0x5636a72bbf00, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x5636a72c0890_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x5636a72bbf00, 3>, &A<v0x5636a72bbf00, 11>, &A<v0x5636a72bbf00, 19>, &A<v0x5636a72bbf00, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x5636a72c0890_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x5636a72bbf00, 4>, &A<v0x5636a72bbf00, 12>, &A<v0x5636a72bbf00, 20>, &A<v0x5636a72bbf00, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x5636a72c0890_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x5636a72bbf00, 5>, &A<v0x5636a72bbf00, 13>, &A<v0x5636a72bbf00, 21>, &A<v0x5636a72bbf00, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x5636a72c0890_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x5636a72bbf00, 6>, &A<v0x5636a72bbf00, 14>, &A<v0x5636a72bbf00, 22>, &A<v0x5636a72bbf00, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x5636a72c0890_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x5636a72bbf00, 7>, &A<v0x5636a72bbf00, 15>, &A<v0x5636a72bbf00, 23>, &A<v0x5636a72bbf00, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x00 = %10d", &A<v0x5636a72b0050, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x04 = %10d", &A<v0x5636a72b0050, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x08 = %10d", &A<v0x5636a72b0050, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x0C = %10d", &A<v0x5636a72b0050, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x10 = %10d", &A<v0x5636a72b0050, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x14 = %10d", &A<v0x5636a72b0050, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x18 = %10d", &A<v0x5636a72b0050, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x5636a72c0890_0, "Data Memory: 0x1C = %10d", &A<v0x5636a72b0050, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x5636a72c0890_0, "\012" {0 0 0};
    %load/vec4 v0x5636a72c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636a72c05e0_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Data_Memory.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
