// Seed: 1423837795
`default_nettype wire
module module_0 ();
  int   id_1;
  logic id_2;
  defparam id_3.id_4 = id_2;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  always @(posedge id_3 or id_0) id_5 <= 1;
  logic id_6;
endmodule
