Starting process: Module

Starting process: 

SCUBA, Version Diamond_1.2_Beta (70)
Fri Feb 18 11:56:25 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\1.2\ispfpga\bin\nt\scuba.exe -w -n counter_EFB -lang verilog -synth synplify -bus_exp 7 -bb -type efb -arch xo2c00 -freq 50 -static_tc -tc -tc_mode CTCM -tc_o TOGGLE -tc_div 1 -tc_top 1000 -tc_ocr 32767 -tc_sa_oflow -tc_ctr -dev 640 -e 
    Circuit name     : counter_EFB
    Module type      : efb
    Module Version   : 1.0
    Ports            : 
	Inputs       : tc_clki, tc_rstn
	Outputs      : tc_int, tc_oc
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : counter_EFB.v
    Verilog template : counter_EFB_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : counter_EFB.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: counter_EFB.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


