Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,256
design__instance__area,1051.01
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 245.0 56.25
design__core__bbox,5.52 10.88 239.2 43.52
design__io,212
design__die__area,13781.2
design__core__area,7627.32
design__instance__count__stdcell,382
design__instance__area__stdcell,1208.66
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.158465
design__instance__utilization__stdcell,0.158465
design__rows,12
design__rows:unithd,12
design__sites,6096
design__sites:unithd,6096
design__instance__count__class:buffer,105
design__instance__area__class:buffer,411.645
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19975
design__violations,0
design__instance__count__class:clock_buffer,1
design__instance__area__class:clock_buffer,3.7536
design__instance__count__class:timing_repair_buffer,104
design__instance__area__class:timing_repair_buffer,520.499
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
antenna_diodes_count,46
design__instance__count__class:antenna_cell,46
design__instance__area__class:antenna_cell,115.11
route__net,315
route__net__special,2
route__drc_errors__iter:0,96
route__wirelength__iter:0,20053
route__drc_errors__iter:1,45
route__wirelength__iter:1,20107
route__drc_errors__iter:2,36
route__wirelength__iter:2,20089
route__drc_errors__iter:3,0
route__wirelength__iter:3,20086
route__drc_errors,0
route__wirelength,20086
route__vias,1256
route__vias__singlecut,1256
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,255.59
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000146096
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000154571
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000184269
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000154571
design_powergrid__voltage__worst,0.0000154571
design_powergrid__voltage__worst__net:VPWR,1.79999
design_powergrid__drop__worst,0.0000154571
design_powergrid__drop__worst__net:VPWR,0.0000146096
design_powergrid__voltage__worst__net:VGND,0.0000154571
design_powergrid__drop__worst__net:VGND,0.0000154571
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000002300000000000000001799775606325937360452371649444103240966796875
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
