block/RNG:
  description: RNG.
  items:
    - name: CMD
      description: Command Register.
      byte_offset: 0
      fieldset: CMD
    - name: CTRL
      description: Control Register.
      byte_offset: 4
      fieldset: CTRL
    - name: STA
      description: Status Register.
      byte_offset: 8
      fieldset: STA
    - name: ERR
      description: Error Registers.
      byte_offset: 12
      fieldset: ERR
    - name: FO2B
      description: FIFO out to bus/cpu.
      byte_offset: 16
      fieldset: FO2B
    - name: R2SK
      description: no description available.
      array:
        len: 8
        stride: 4
      byte_offset: 32
      fieldset: R2SK
fieldset/CMD:
  description: Command Register.
  fields:
    - name: SLFCHK
      description: Self Test, when both ST and GS triggered, ST first and GS next.
      bit_offset: 0
      bit_size: 1
    - name: GENSD
      description: Generate Seed, when both ST and GS triggered, ST first and GS next.
      bit_offset: 1
      bit_size: 1
    - name: CLRINT
      description: Clear the Interrupt, clear the RNG interrupt if an error is not present. This bit is self-clearing. 0 Do not clear the interrupt. 1 Clear the interrupt.
      bit_offset: 4
      bit_size: 1
    - name: CLRERR
      description: Clear the Error, clear the errors in the ESR register and the RNG interrupt. This bit is self-clearing. 0 Do not clear the errors and the interrupt. 1 Clear the errors and the interrupt.
      bit_offset: 5
      bit_size: 1
    - name: SFTRST
      description: Soft Reset, Perform a software reset of the RNG This bit is self-clearing. 0 Do not perform a software reset. 1 Software reset.
      bit_offset: 6
      bit_size: 1
fieldset/CTRL:
  description: Control Register.
  fields:
    - name: FUFMOD
      description: FIFO underflow response mode 00 Return all zeros and set the ESR[FUFE]. 01 Return all zeros and set the ESR[FUFE]. 10 Generate the bus transfer error 11 Generate the interrupt and return all zeros (overrides the CTRL[MASKERR]).
      bit_offset: 0
      bit_size: 2
    - name: AUTRSD
      description: Auto Reseed.
      bit_offset: 4
      bit_size: 1
    - name: MIRQDN
      description: "Mask Interrupt Request for Done Event, asks the interrupts generated upon the completion of the seed and self-test modes. The status of these jobs can be viewed by: • Reading the STA and viewing the seed done and the self-test done bits (STA[SDN, STDN]). • Viewing the RNG_CMD for the generate-seed or the self-test bits (CMD[GS,ST]) being set, indicating that the operation is still taking place."
      bit_offset: 5
      bit_size: 1
    - name: MIRQERR
      description: Mask Interrupt Request for Error.
      bit_offset: 6
      bit_size: 1
fieldset/ERR:
  description: Error Registers.
  fields:
    - name: SCKERR
      description: Self-test error Indicates that the RNG failed the most recent self test. This bit is sticky and can only be reset by a hardware reset or by writing 1 to the CMD[CE].
      bit_offset: 3
      bit_size: 1
    - name: FUFE
      description: FIFO access error(underflow).
      bit_offset: 5
      bit_size: 1
fieldset/FO2B:
  description: FIFO out to bus/cpu.
  fields:
    - name: FO2B
      description: SW read the FIFO output.
      bit_offset: 0
      bit_size: 32
fieldset/R2SK:
  description: no description available.
  fields:
    - name: FO2S0
      description: FIFO out to KMAN, will be SDP engine key.
      bit_offset: 0
      bit_size: 32
fieldset/STA:
  description: Status Register.
  fields:
    - name: BUSY
      description: when 1, means the RNG engine is busy for seeding or random number generation, self test and so on.
      bit_offset: 1
      bit_size: 1
    - name: IDLE
      description: Idle, the RNG is in the idle mode, and internal clocks are disabled, in this mode, access to the FIFO is allowed. Once the FIFO is empty, the RNGB fills the FIFO and then enters idle mode again.
      bit_offset: 2
      bit_size: 1
    - name: RSDREQ
      description: Reseed needed Indicates that the RNG needs to be reseeded. This is done by setting the CMD[GS], or automatically if the CTRL[ARS] is set.
      bit_offset: 3
      bit_size: 1
    - name: SCDN
      description: Self Check Done Indicates whether Self Test is done or not. Can be cleared by the hardware reset or a new self test is initiated by setting the CMD[ST]. 0 Self test not completed 1 Completed a self test since the last reset.
      bit_offset: 4
      bit_size: 1
    - name: FSDDN
      description: 1st Seed done When "1", Indicates that the RNG generated the first seed.
      bit_offset: 5
      bit_size: 1
    - name: NSDDN
      description: New seed done.
      bit_offset: 6
      bit_size: 1
    - name: FRNNU
      description: Fifo Level, Indicates the number of random words currently in the output FIFO.
      bit_offset: 8
      bit_size: 4
    - name: FSIZE
      description: Fifo Size, it is 5 in this design.
      bit_offset: 12
      bit_size: 4
    - name: FUNCERR
      description: Error was detected, check ESR register for details.
      bit_offset: 16
      bit_size: 1
    - name: SCPF
      description: Self Check Pass Fail.
      bit_offset: 21
      bit_size: 3
