-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Wed Sep 28 16:47:00 2022
-- Host        : pinceta-MS-7B98 running 64-bit Ubuntu 20.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/pinceta/RedPitaya/RedPitaya/fpga/classic/prj/stream_app/project/redpitaya.srcs/sources_1/bd/system/ip/system_rp_oscilloscope_0/system_rp_oscilloscope_0_sim_netlist.vhdl
-- Design      : system_rp_oscilloscope_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_axi_lite is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_axi_lite : entity is "axi_lite";
end system_rp_oscilloscope_0_axi_lite;

architecture STRUCTURE of system_rp_oscilloscope_0_axi_lite is
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal axi_aresetn_d1 : STD_LOGIC;
  signal axi_aresetn_d2 : STD_LOGIC;
  signal bram_en_a_INST_0_i_1_n_0 : STD_LOGIC;
  signal bvalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bvalid_cnt_dec2_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_reg_aresetn\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of bram_en_a_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bram_we_a[0]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram_we_a[1]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram_we_a[2]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[3]_INST_0\ : label is "soft_lutpair3";
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_reg_aresetn <= \^s_axi_reg_aresetn\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC4CFFEEFF4C"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000800080"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF5D0000"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\,
      Q => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      S => \^s_axi_reg_aresetn\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\,
      Q => p_0_in,
      R => \^s_axi_reg_aresetn\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\,
      Q => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA22A222A2"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I2 => axi_aresetn_d1,
      I3 => axi_aresetn_d2,
      I4 => s_axi_arvalid,
      I5 => \^s_axi_arready\,
      O => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      O => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\,
      Q => \^s_axi_arready\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA88808880"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => s_axi_rready,
      I5 => \^s_axi_rvalid\,
      O => \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => axi_aresetn_d1,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_aresetn_d1,
      Q => axi_aresetn_d2,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88AAA8AAA8AAA8"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => bvalid_cnt(1),
      I2 => bvalid_cnt(0),
      I3 => bvalid_cnt(2),
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_wready_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_aresetn,
      O => \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.axi_wready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      Q => s_axi_wready,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => bram_en_a_INST_0_i_1_n_0,
      I2 => bvalid_cnt_dec2_out,
      I3 => bvalid_cnt(0),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBD4442"
    )
        port map (
      I0 => bvalid_cnt(0),
      I1 => bvalid_cnt_dec2_out,
      I2 => bram_en_a_INST_0_i_1_n_0,
      I3 => s_axi_arvalid,
      I4 => bvalid_cnt(1),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFF710101008"
    )
        port map (
      I0 => bvalid_cnt(1),
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt_dec2_out,
      I3 => bram_en_a_INST_0_i_1_n_0,
      I4 => s_axi_arvalid,
      I5 => bvalid_cnt(2),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => bvalid_cnt(2),
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(0),
      O => bvalid_cnt_dec2_out
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\,
      Q => bvalid_cnt(0),
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\,
      Q => bvalid_cnt(1),
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\,
      Q => bvalid_cnt(2),
      R => \^s_axi_reg_aresetn\
    );
\bram_addr_a[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(8),
      O => bram_addr_a(8)
    );
\bram_addr_a[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(9),
      O => bram_addr_a(9)
    );
\bram_addr_a[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(0),
      O => bram_addr_a(0)
    );
\bram_addr_a[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(1),
      O => bram_addr_a(1)
    );
\bram_addr_a[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(2),
      O => bram_addr_a(2)
    );
\bram_addr_a[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(3),
      O => bram_addr_a(3)
    );
\bram_addr_a[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(4),
      O => bram_addr_a(4)
    );
\bram_addr_a[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(5),
      O => bram_addr_a(5)
    );
\bram_addr_a[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(6),
      O => bram_addr_a(6)
    );
\bram_addr_a[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(7),
      O => bram_addr_a(7)
    );
bram_en_a_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FF0000"
    )
        port map (
      I0 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I1 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I2 => s_axi_arvalid,
      I3 => bram_en_a_INST_0_i_1_n_0,
      I4 => s_axi_aresetn,
      O => bram_en_a
    );
bram_en_a_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(1),
      I3 => bvalid_cnt(2),
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => bram_en_a_INST_0_i_1_n_0
    );
bram_rst_a_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_reg_aresetn\
    );
\bram_we_a[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(0),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(0)
    );
\bram_we_a[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(1),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(1)
    );
\bram_we_a[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(2),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(2)
    );
\bram_we_a[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(3),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_div_add_sub_rad2 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \R_reg[0][17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \R_reg[0][17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \R_reg[0][17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_Q_reg[0][0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \R_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_loop[1].R_reg[1][17]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_loop[1].R_reg[1][15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_div_add_sub_rad2 : entity is "div_add_sub_rad2";
end system_rp_oscilloscope_0_div_add_sub_rad2;

architecture STRUCTURE of system_rp_oscilloscope_0_div_add_sub_rad2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^r_reg[0][17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][0]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][10]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][11]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][12]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][13]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][14]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][15]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][16]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][17]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][1]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][2]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][3]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][4]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][5]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][6]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][7]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][8]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][9]_i_1__0\ : label is "soft_lutpair283";
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  \R_reg[0][17]\(0) <= \^r_reg[0][17]\(0);
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => Q(0),
      DI(3 downto 1) => \reg_Q_reg[0][0]\(2 downto 0),
      DI(0) => \i__carry_i_1__6_n_0\,
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \i__carry_i_2__7_n_0\,
      S(2) => \i__carry_i_3__7_n_0\,
      S(1) => \i__carry_i_4__6_n_0\,
      S(0) => \i__carry_i_5__3_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(6 downto 3),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \i__carry__0_i_1__7_n_0\,
      S(2) => \i__carry__0_i_2__7_n_0\,
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__7_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(10 downto 7),
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \i__carry__1_i_1__7_n_0\,
      S(2) => \i__carry__1_i_2__7_n_0\,
      S(1) => \i__carry__1_i_3__7_n_0\,
      S(0) => \i__carry__1_i_4__5_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(14 downto 11),
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \i__carry__2_i_1__5_n_0\,
      S(2) => \i__carry__2_i_2__5_n_0\,
      S(1) => \i__carry__2_i_3__4_n_0\,
      S(0) => \i__carry__2_i_4__4_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \reg_Q_reg[0][0]\(16 downto 15),
      O(3) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3),
      O(2) => \^r_reg[0][17]\(0),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(7),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(6),
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(6),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(5),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(5),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(4),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(4),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(3),
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(11),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(10),
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(10),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(9),
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(9),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(8),
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(8),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(7),
      O => \i__carry__1_i_4__5_n_0\
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(15),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(14),
      O => \i__carry__2_i_1__5_n_0\
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(14),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(13),
      O => \i__carry__2_i_2__5_n_0\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(13),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(12),
      O => \i__carry__2_i_3__4_n_0\
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(12),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(11),
      O => \i__carry__2_i_4__4_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_Q_reg[0][0]\(16),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(3),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(2),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(1),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(1),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(0),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \R_reg[0][15]\(0),
      O => \i__carry_i_5__3_n_0\
    );
\pipe_loop[1].R[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(0),
      O => \R_reg[0][17]_0\(0)
    );
\pipe_loop[1].R[1][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(2),
      O => \R_reg[0][17]_0\(10)
    );
\pipe_loop[1].R[1][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(3),
      O => \R_reg[0][17]_0\(11)
    );
\pipe_loop[1].R[1][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(0),
      O => \R_reg[0][17]_0\(12)
    );
\pipe_loop[1].R[1][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(1),
      O => \R_reg[0][17]_0\(13)
    );
\pipe_loop[1].R[1][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(2),
      O => \R_reg[0][17]_0\(14)
    );
\pipe_loop[1].R[1][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(3),
      O => \R_reg[0][17]_0\(15)
    );
\pipe_loop[1].R[1][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(16),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(0),
      O => \R_reg[0][17]_0\(16)
    );
\pipe_loop[1].R[1][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(17),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(1),
      O => \R_reg[0][17]_0\(17)
    );
\pipe_loop[1].R[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(1),
      O => \R_reg[0][17]_0\(1)
    );
\pipe_loop[1].R[1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(2),
      O => \R_reg[0][17]_0\(2)
    );
\pipe_loop[1].R[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(3),
      O => \R_reg[0][17]_0\(3)
    );
\pipe_loop[1].R[1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(0),
      O => \R_reg[0][17]_0\(4)
    );
\pipe_loop[1].R[1][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(1),
      O => \R_reg[0][17]_0\(5)
    );
\pipe_loop[1].R[1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(2),
      O => \R_reg[0][17]_0\(6)
    );
\pipe_loop[1].R[1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(3),
      O => \R_reg[0][17]_0\(7)
    );
\pipe_loop[1].R[1][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(0),
      O => \R_reg[0][17]_0\(8)
    );
\pipe_loop[1].R[1][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(1),
      O => \R_reg[0][17]_0\(9)
    );
\pipe_loop[1].reg_Q[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^r_reg[0][17]\(0),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(2),
      O => \R_reg[0][17]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_div_add_sub_rad2_0 is
  port (
    \pipe_loop[1].reg_X_reg[1][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_2r : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_div_add_sub_rad2_0 : entity is "div_add_sub_rad2";
end system_rp_oscilloscope_0_div_add_sub_rad2_0;

architecture STRUCTURE of system_rp_oscilloscope_0_div_add_sub_rad2_0 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => w_2r(0),
      DI(3 downto 1) => w_2r(3 downto 1),
      DI(0) => \i__carry_i_1__7_n_0\,
      O(3 downto 0) => \pipe_loop[1].reg_X_reg[1][31]\(3 downto 0),
      S(3) => \i__carry_i_2__8_n_0\,
      S(2) => \i__carry_i_3__8_n_0\,
      S(1) => \i__carry_i_4__7_n_0\,
      S(0) => \i__carry_i_5__4_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(7 downto 4),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][6]\(3 downto 0),
      S(3) => \i__carry__0_i_1__8_n_0\,
      S(2) => \i__carry__0_i_2__8_n_0\,
      S(1) => \i__carry__0_i_3__8_n_0\,
      S(0) => \i__carry__0_i_4__8_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(11 downto 8),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][10]\(3 downto 0),
      S(3) => \i__carry__1_i_1__8_n_0\,
      S(2) => \i__carry__1_i_2__8_n_0\,
      S(1) => \i__carry__1_i_3__8_n_0\,
      S(0) => \i__carry__1_i_4__6_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(15 downto 12),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][14]\(3 downto 0),
      S(3) => \i__carry__2_i_1__6_n_0\,
      S(2) => \i__carry__2_i_2__6_n_0\,
      S(1) => \i__carry__2_i_3__5_n_0\,
      S(0) => \i__carry__2_i_4__5_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_2r(17 downto 16),
      O(3) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(7),
      I1 => w_2r(17),
      I2 => w_2r(7),
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(6),
      I1 => w_2r(17),
      I2 => w_2r(6),
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => w_2r(17),
      I2 => w_2r(5),
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(4),
      I1 => w_2r(17),
      I2 => w_2r(4),
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(11),
      I1 => w_2r(17),
      I2 => w_2r(11),
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(10),
      I1 => w_2r(17),
      I2 => w_2r(10),
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(9),
      I1 => w_2r(17),
      I2 => w_2r(9),
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(8),
      I1 => w_2r(17),
      I2 => w_2r(8),
      O => \i__carry__1_i_4__6_n_0\
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(15),
      I1 => w_2r(17),
      I2 => w_2r(15),
      O => \i__carry__2_i_1__6_n_0\
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(14),
      I1 => w_2r(17),
      I2 => w_2r(14),
      O => \i__carry__2_i_2__6_n_0\
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(13),
      I1 => w_2r(17),
      I2 => w_2r(13),
      O => \i__carry__2_i_3__5_n_0\
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(12),
      I1 => w_2r(17),
      I2 => w_2r(12),
      O => \i__carry__2_i_4__5_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_2r(17),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(3),
      I1 => w_2r(17),
      I2 => w_2r(3),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(2),
      I1 => w_2r(17),
      I2 => w_2r(2),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => w_2r(17),
      I2 => w_2r(1),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      O => \i__carry_i_5__4_n_0\
    );
\q_o[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_div_add_sub_rad2_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \R_reg[0][17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \R_reg[0][17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \R_reg[0][17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_Q_reg[0][0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \R_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_loop[1].R_reg[1][17]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_loop[1].R_reg[1][15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_div_add_sub_rad2_19 : entity is "div_add_sub_rad2";
end system_rp_oscilloscope_0_div_add_sub_rad2_19;

architecture STRUCTURE of system_rp_oscilloscope_0_div_add_sub_rad2_19 is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^r_reg[0][17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][16]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][17]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pipe_loop[1].R[1][9]_i_1\ : label is "soft_lutpair87";
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  \R_reg[0][17]\(0) <= \^r_reg[0][17]\(0);
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => Q(0),
      DI(3 downto 1) => \reg_Q_reg[0][0]\(2 downto 0),
      DI(0) => \i__carry_i_1_n_0\,
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \i__carry_i_2__1_n_0\,
      S(2) => \i__carry_i_3__1_n_0\,
      S(1) => \i__carry_i_4__1_n_0\,
      S(0) => \i__carry_i_5__1_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(6 downto 3),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(10 downto 7),
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_Q_reg[0][0]\(14 downto 11),
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \reg_Q_reg[0][0]\(16 downto 15),
      O(3) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3),
      O(2) => \^r_reg[0][17]\(0),
      O(1 downto 0) => \^d\(17 downto 16),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(7),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(6),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(6),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(5),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(5),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(4),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(4),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(3),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(11),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(10),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(10),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(9),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(9),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(8),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(8),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(7),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(15),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(14),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(14),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(13),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(13),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(12),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(12),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(11),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_Q_reg[0][0]\(16),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(3),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(2),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(2),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \R_reg[0][15]\(1),
      I1 => \reg_Q_reg[0][0]\(16),
      I2 => \reg_Q_reg[0][0]\(0),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \R_reg[0][15]\(0),
      O => \i__carry_i_5__1_n_0\
    );
\pipe_loop[1].R[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(0),
      O => \R_reg[0][17]_0\(0)
    );
\pipe_loop[1].R[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(2),
      O => \R_reg[0][17]_0\(10)
    );
\pipe_loop[1].R[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(3),
      O => \R_reg[0][17]_0\(11)
    );
\pipe_loop[1].R[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(0),
      O => \R_reg[0][17]_0\(12)
    );
\pipe_loop[1].R[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(1),
      O => \R_reg[0][17]_0\(13)
    );
\pipe_loop[1].R[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(2),
      O => \R_reg[0][17]_0\(14)
    );
\pipe_loop[1].R[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][15]\(3),
      O => \R_reg[0][17]_0\(15)
    );
\pipe_loop[1].R[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(16),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(0),
      O => \R_reg[0][17]_0\(16)
    );
\pipe_loop[1].R[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(17),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(1),
      O => \R_reg[0][17]_0\(17)
    );
\pipe_loop[1].R[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(1),
      O => \R_reg[0][17]_0\(1)
    );
\pipe_loop[1].R[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(2),
      O => \R_reg[0][17]_0\(2)
    );
\pipe_loop[1].R[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][3]\(3),
      O => \R_reg[0][17]_0\(3)
    );
\pipe_loop[1].R[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(0),
      O => \R_reg[0][17]_0\(4)
    );
\pipe_loop[1].R[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(1),
      O => \R_reg[0][17]_0\(5)
    );
\pipe_loop[1].R[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(2),
      O => \R_reg[0][17]_0\(6)
    );
\pipe_loop[1].R[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][7]\(3),
      O => \R_reg[0][17]_0\(7)
    );
\pipe_loop[1].R[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(0),
      O => \R_reg[0][17]_0\(8)
    );
\pipe_loop[1].R[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => \pipe_loop[1].R_reg[1][11]\(1),
      O => \R_reg[0][17]_0\(9)
    );
\pipe_loop[1].reg_Q[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^r_reg[0][17]\(0),
      I1 => \pipe_loop[1].R_reg[1][17]\,
      I2 => O(2),
      O => \R_reg[0][17]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_div_add_sub_rad2_20 is
  port (
    \pipe_loop[1].reg_X_reg[1][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_loop[1].R_reg[1][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_2r : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_div_add_sub_rad2_20 : entity is "div_add_sub_rad2";
end system_rp_oscilloscope_0_div_add_sub_rad2_20;

architecture STRUCTURE of system_rp_oscilloscope_0_div_add_sub_rad2_20 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => w_2r(0),
      DI(3 downto 1) => w_2r(3 downto 1),
      DI(0) => \i__carry_i_1__0_n_0\,
      O(3 downto 0) => \pipe_loop[1].reg_X_reg[1][31]\(3 downto 0),
      S(3) => \i__carry_i_2__2_n_0\,
      S(2) => \i__carry_i_3__2_n_0\,
      S(1) => \i__carry_i_4__2_n_0\,
      S(0) => \i__carry_i_5__2_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(7 downto 4),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][6]\(3 downto 0),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(11 downto 8),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][10]\(3 downto 0),
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_2r(15 downto 12),
      O(3 downto 0) => \pipe_loop[1].R_reg[1][14]\(3 downto 0),
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_2r(17 downto 16),
      O(3) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(7),
      I1 => w_2r(17),
      I2 => w_2r(7),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(6),
      I1 => w_2r(17),
      I2 => w_2r(6),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => w_2r(17),
      I2 => w_2r(5),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(4),
      I1 => w_2r(17),
      I2 => w_2r(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(11),
      I1 => w_2r(17),
      I2 => w_2r(11),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(10),
      I1 => w_2r(17),
      I2 => w_2r(10),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(9),
      I1 => w_2r(17),
      I2 => w_2r(9),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(8),
      I1 => w_2r(17),
      I2 => w_2r(8),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(15),
      I1 => w_2r(17),
      I2 => w_2r(15),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(14),
      I1 => w_2r(17),
      I2 => w_2r(14),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(13),
      I1 => w_2r(17),
      I2 => w_2r(13),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(12),
      I1 => w_2r(17),
      I2 => w_2r(12),
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_2r(17),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(3),
      I1 => w_2r(17),
      I2 => w_2r(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(2),
      I1 => w_2r(17),
      I2 => w_2r(2),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => w_2r(17),
      I2 => w_2r(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      O => \i__carry_i_5__2_n_0\
    );
\q_o[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_acquire is
  port (
    acq_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    acq_tvalid : out STD_LOGIC;
    acq_tlast : out STD_LOGIC;
    event_num_reset_reg : out STD_LOGIC;
    sts_trig_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[0]_0\ : out STD_LOGIC;
    event_num_trig_reg : out STD_LOGIC;
    \cfg_event_sel_reg[0]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[30]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[28]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[27]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[26]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[25]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[24]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[23]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[22]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[21]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[20]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[19]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[18]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cfg_trig_pre_samp_reg[16]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[10]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[8]\ : out STD_LOGIC;
    \sts_trig_pre_cnt_reg[5]_0\ : out STD_LOGIC;
    \sts_trig_pre_cnt_reg[4]_0\ : out STD_LOGIC;
    \sts_trig_pre_cnt_reg[3]_0\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[17]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[23]_0\ : out STD_LOGIC;
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axis_tdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sts_start_reg_0 : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[31]\ : out STD_LOGIC;
    sts_acquire_reg_0 : out STD_LOGIC;
    \m_axis_tdata_reg[15]_3\ : in STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    \m_axis_tdata_reg[14]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[13]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[12]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[11]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[10]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[9]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[8]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[7]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[6]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[5]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[4]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[3]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[2]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[0]_0\ : in STD_LOGIC;
    clear : in STD_LOGIC;
    m_axis_tvalid0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[31]_i_3__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sts_trig_reg_1 : in STD_LOGIC;
    sts_acquire_reg_1 : in STD_LOGIC;
    \sts_trig_post_cnt_reg[0]_0\ : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    trig_tvalid : in STD_LOGIC;
    event_num_start : in STD_LOGIC;
    event_num_stop : in STD_LOGIC;
    dma_mode : in STD_LOGIC;
    cfg_event_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_rd_data_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_1\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_5\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[14]\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_0\ : in STD_LOGIC;
    event_num_trig : in STD_LOGIC;
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \upsize_buf_reg[0][7]\ : in STD_LOGIC;
    \upsize_buf_reg[7][0]\ : in STD_LOGIC;
    \upsize_buf_reg[7][0]_0\ : in STD_LOGIC;
    \upsize_buf_reg[2][0]\ : in STD_LOGIC;
    \upsize_buf_reg[7][1]\ : in STD_LOGIC;
    \upsize_buf_reg[7][2]\ : in STD_LOGIC;
    \upsize_buf_reg[7][3]\ : in STD_LOGIC;
    \upsize_buf_reg[7][4]\ : in STD_LOGIC;
    \upsize_buf_reg[7][5]\ : in STD_LOGIC;
    \upsize_buf_reg[7][6]\ : in STD_LOGIC;
    \upsize_buf_reg[7][7]\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[1]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_acquire : entity is "osc_acquire";
end system_rp_oscilloscope_0_osc_acquire;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_acquire is
  signal \FSM_sequential_state_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[2]_0\ : STD_LOGIC;
  signal \^acq_tdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^event_num_reset_reg\ : STD_LOGIC;
  signal \^event_num_trig_reg\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_i_1__0_n_0\ : STD_LOGIC;
  signal p_20_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \reg_rd_data[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_2__0_n_0\ : STD_LOGIC;
  signal state_ns1 : STD_LOGIC;
  signal state_ns11_out : STD_LOGIC;
  signal \state_ns1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_1\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_2\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_3\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_n_2\ : STD_LOGIC;
  signal \state_ns1_carry__1_n_3\ : STD_LOGIC;
  signal \state_ns1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal state_ns1_carry_n_0 : STD_LOGIC;
  signal state_ns1_carry_n_1 : STD_LOGIC;
  signal state_ns1_carry_n_2 : STD_LOGIC;
  signal state_ns1_carry_n_3 : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal state_ns2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal state_ns20_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \state_ns2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__6_n_3\ : STD_LOGIC;
  signal \state_ns2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal state_ns2_carry_n_0 : STD_LOGIC;
  signal state_ns2_carry_n_1 : STD_LOGIC;
  signal state_ns2_carry_n_2 : STD_LOGIC;
  signal state_ns2_carry_n_3 : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sts_acquire : STD_LOGIC;
  signal \sts_acquire_i_11__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_12__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_13__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_14__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_2__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_6__0_n_0\ : STD_LOGIC;
  signal \sts_acquire_i_7__0_n_0\ : STD_LOGIC;
  signal \^sts_acquire_reg_0\ : STD_LOGIC;
  signal \sts_start_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_start_i_2__0_n_0\ : STD_LOGIC;
  signal sts_trig_post_cnt : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sts_trig_post_cnt0 : STD_LOGIC;
  signal \sts_trig_post_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal sts_trig_post_overflow : STD_LOGIC;
  signal \sts_trig_post_overflow_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_2__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_3__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_4__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_5__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_6__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_7__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_8__0_n_0\ : STD_LOGIC;
  signal \sts_trig_post_overflow_i_9__0_n_0\ : STD_LOGIC;
  signal sts_trig_pre_cnt : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sts_trig_pre_cnt0 : STD_LOGIC;
  signal \sts_trig_pre_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal sts_trig_pre_overflow : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_1__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_2__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_3__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_4__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_5__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_6__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_7__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_8__0_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_overflow_i_9__0_n_0\ : STD_LOGIC;
  signal \^sts_trig_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_state_ns1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_ns2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns2_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_ns2_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sts_trig_post_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sts_trig_pre_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[1]_i_2__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[2]_i_3__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[2]_i_4__0\ : label is "soft_lutpair270";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[0]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[1]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[2]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of state_ns1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of state_ns2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of state_ns2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sts_acquire_i_2__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sts_start_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sts_start_i_2__0\ : label is "soft_lutpair261";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \upsize_buf[0][0]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \upsize_buf[0][1]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \upsize_buf[0][2]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \upsize_buf[0][3]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \upsize_buf[0][4]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \upsize_buf[0][5]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \upsize_buf[0][6]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \upsize_buf[0][7]_i_2__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \upsize_buf[7][0]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \upsize_buf[7][1]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \upsize_buf[7][2]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \upsize_buf[7][3]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \upsize_buf[7][4]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \upsize_buf[7][5]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \upsize_buf[7][6]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \upsize_buf[7][7]_i_2__0\ : label is "soft_lutpair269";
begin
  \FSM_sequential_state_cs_reg[0]_0\ <= \^fsm_sequential_state_cs_reg[0]_0\;
  \FSM_sequential_state_cs_reg[1]_0\ <= \^fsm_sequential_state_cs_reg[1]_0\;
  \FSM_sequential_state_cs_reg[2]_0\ <= \^fsm_sequential_state_cs_reg[2]_0\;
  acq_tdata(15 downto 0) <= \^acq_tdata\(15 downto 0);
  event_num_reset_reg <= \^event_num_reset_reg\;
  event_num_trig_reg <= \^event_num_trig_reg\;
  sts_acquire_reg_0 <= \^sts_acquire_reg_0\;
  sts_trig_reg_0(0) <= \^sts_trig_reg_0\(0);
\FSM_sequential_state_cs[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222666E"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[0]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2__0_n_0\,
      I2 => dma_mode,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4__0_n_0\,
      O => \FSM_sequential_state_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_state_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[1]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2__0_n_0\,
      I2 => \FSM_sequential_state_cs[1]_i_2__0_n_0\,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => \FSM_sequential_state_cs[2]_i_3__0_n_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4__0_n_0\,
      O => \FSM_sequential_state_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_state_cs[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C10"
    )
        port map (
      I0 => dma_mode,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => \^fsm_sequential_state_cs_reg[2]_0\,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      O => \FSM_sequential_state_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2__0_n_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => \FSM_sequential_state_cs[2]_i_3__0_n_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4__0_n_0\,
      O => \FSM_sequential_state_cs[2]_i_1__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => state_ns11_out,
      I1 => trig_tvalid,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      I3 => \^event_num_trig_reg\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_5__0_n_0\,
      O => \FSM_sequential_state_cs[2]_i_2__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => sts_acquire_reg_1,
      O => \FSM_sequential_state_cs[2]_i_3__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => event_num_stop,
      I1 => m_axi_osc2_aresetn,
      O => \FSM_sequential_state_cs[2]_i_4__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB03F3FBFB03030"
    )
        port map (
      I0 => \^event_num_trig_reg\,
      I1 => \FSM_sequential_state_cs[2]_i_6__0_n_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      I3 => event_num_start,
      I4 => \^fsm_sequential_state_cs_reg[0]_0\,
      I5 => event_num_stop,
      O => \FSM_sequential_state_cs[2]_i_5__0_n_0\
    );
\FSM_sequential_state_cs[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => state_ns1,
      O => \FSM_sequential_state_cs[2]_i_6__0_n_0\
    );
\FSM_sequential_state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[0]_i_1__0_n_0\,
      Q => \^fsm_sequential_state_cs_reg[0]_0\,
      R => '0'
    );
\FSM_sequential_state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[1]_i_1__0_n_0\,
      Q => \^fsm_sequential_state_cs_reg[1]_0\,
      R => '0'
    );
\FSM_sequential_state_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[2]_i_1__0_n_0\,
      Q => \^fsm_sequential_state_cs_reg[2]_0\,
      R => '0'
    );
\adc_dec_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sts_trig_post_cnt_reg[0]_0\,
      I1 => m_axi_osc2_aresetn,
      O => \^event_num_reset_reg\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(8),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(23),
      I1 => sts_trig_post_cnt(23),
      I2 => sts_trig_post_cnt(21),
      I3 => state_ns2(21),
      I4 => sts_trig_post_cnt(22),
      I5 => state_ns2(22),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(7),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(20),
      I1 => sts_trig_post_cnt(20),
      I2 => sts_trig_post_cnt(19),
      I3 => state_ns2(19),
      I4 => sts_trig_post_cnt(18),
      I5 => state_ns2(18),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(6),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(17),
      I1 => sts_trig_post_cnt(17),
      I2 => sts_trig_post_cnt(15),
      I3 => state_ns2(15),
      I4 => sts_trig_post_cnt(16),
      I5 => state_ns2(16),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(5),
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(12),
      I1 => state_ns2(12),
      I2 => sts_trig_post_cnt(13),
      I3 => state_ns2(13),
      I4 => state_ns2(14),
      I5 => sts_trig_post_cnt(14),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(12),
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state_ns2(31),
      I1 => \sts_trig_post_cnt_reg_n_0_[31]\,
      I2 => state_ns2(30),
      I3 => sts_trig_post_cnt(30),
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(11),
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(29),
      I1 => sts_trig_post_cnt(29),
      I2 => sts_trig_post_cnt(27),
      I3 => state_ns2(27),
      I4 => sts_trig_post_cnt(28),
      I5 => state_ns2(28),
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(10),
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(26),
      I1 => sts_trig_post_cnt(26),
      I2 => sts_trig_post_cnt(24),
      I3 => state_ns2(24),
      I4 => sts_trig_post_cnt(25),
      I5 => state_ns2(25),
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(9),
      O => \i__carry__1_i_4__4_n_0\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(16),
      O => \i__carry__2_i_1__4_n_0\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(15),
      O => \i__carry__2_i_2__4_n_0\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(14),
      O => \i__carry__2_i_3__3_n_0\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(13),
      O => \i__carry__2_i_4__3_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(20),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(19),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(18),
      O => \i__carry__3_i_3__3_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(17),
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(24),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(23),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(22),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(21),
      O => \i__carry__4_i_4__0_n_0\
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(28),
      O => \i__carry__5_i_1__0_n_0\
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(27),
      O => \i__carry__5_i_2__0_n_0\
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(26),
      O => \i__carry__5_i_3__0_n_0\
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(25),
      O => \i__carry__5_i_4__0_n_0\
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(31),
      O => \i__carry__6_i_1__0_n_0\
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(30),
      O => \i__carry__6_i_2__0_n_0\
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(29),
      O => \i__carry__6_i_3__0_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(4),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(9),
      I1 => state_ns2(9),
      I2 => sts_trig_post_cnt(10),
      I3 => state_ns2(10),
      I4 => state_ns2(11),
      I5 => sts_trig_post_cnt(11),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(3),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(8),
      I1 => state_ns2(8),
      I2 => sts_trig_post_cnt(6),
      I3 => state_ns2(6),
      I4 => state_ns2(7),
      I5 => sts_trig_post_cnt(7),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(2),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(5),
      I1 => state_ns2(5),
      I2 => sts_trig_post_cnt(3),
      I3 => state_ns2(3),
      I4 => state_ns2(4),
      I5 => sts_trig_post_cnt(4),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(1),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0\(0),
      I1 => sts_trig_post_cnt(0),
      I2 => sts_trig_post_cnt(2),
      I3 => state_ns2(2),
      I4 => sts_trig_post_cnt(1),
      I5 => state_ns2(1),
      O => \i__carry_i_4__5_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[0]_0\,
      Q => \^acq_tdata\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[10]_0\,
      Q => \^acq_tdata\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[11]_0\,
      Q => \^acq_tdata\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[12]_0\,
      Q => \^acq_tdata\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[13]_0\,
      Q => \^acq_tdata\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[14]_0\,
      Q => \^acq_tdata\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[15]_3\,
      Q => \^acq_tdata\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[1]_0\,
      Q => \^acq_tdata\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[2]_0\,
      Q => \^acq_tdata\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[3]_0\,
      Q => \^acq_tdata\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[4]_0\,
      Q => \^acq_tdata\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[5]_0\,
      Q => \^acq_tdata\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[6]_0\,
      Q => \^acq_tdata\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[7]_0\,
      Q => \^acq_tdata\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[8]_0\,
      Q => \^acq_tdata\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[9]_0\,
      Q => \^acq_tdata\(9),
      R => '0'
    );
\m_axis_tlast_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => event_num_stop,
      I1 => trig_tvalid,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      I3 => state_ns1,
      I4 => \^fsm_sequential_state_cs_reg[1]_0\,
      I5 => \^fsm_sequential_state_cs_reg[2]_0\,
      O => \m_axis_tlast_i_1__0_n_0\
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tlast_i_1__0_n_0\,
      Q => acq_tlast,
      R => '0'
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => m_axis_tvalid0,
      Q => acq_tvalid,
      R => clear
    );
\reg_rd_data[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_rd_data[31]_i_3__0\(0),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(0),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(0),
      O => \reg_rd_data[0]_i_13__0_n_0\
    );
\reg_rd_data[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF3FF050F030"
    )
        port map (
      I0 => cfg_event_sel(0),
      I1 => \reg_rd_data_reg[5]\(0),
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => \reg_rd_data[0]_i_13__0_n_0\,
      O => \cfg_event_sel_reg[0]\
    );
\reg_rd_data[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(10),
      I1 => \reg_rd_data[31]_i_3__0\(10),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(10),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(10),
      O => \cfg_trig_pre_samp_reg[10]\
    );
\reg_rd_data[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[11]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[11]\,
      I5 => \reg_rd_data_reg[11]_0\,
      O => D(4)
    );
\reg_rd_data[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(11),
      I1 => \reg_rd_data[31]_i_3__0\(11),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(11),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(11),
      O => \reg_rd_data[11]_i_2__0_n_0\
    );
\reg_rd_data[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[12]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[12]\,
      I5 => \reg_rd_data_reg[12]_0\,
      O => D(5)
    );
\reg_rd_data[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(12),
      I1 => \reg_rd_data[31]_i_3__0\(12),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(12),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(12),
      O => \reg_rd_data[12]_i_2__0_n_0\
    );
\reg_rd_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[13]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[13]\,
      I5 => \reg_rd_data_reg[13]_0\,
      O => D(6)
    );
\reg_rd_data[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(13),
      I1 => \reg_rd_data[31]_i_3__0\(13),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(13),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(13),
      O => \reg_rd_data[13]_i_2__0_n_0\
    );
\reg_rd_data[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[14]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[14]\,
      I5 => \reg_rd_data_reg[14]_0\,
      O => D(7)
    );
\reg_rd_data[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(14),
      I1 => \reg_rd_data[31]_i_3__0\(14),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(14),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(14),
      O => \reg_rd_data[14]_i_2__0_n_0\
    );
\reg_rd_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF200F2"
    )
        port map (
      I0 => \reg_rd_data_reg[15]\,
      I1 => \reg_rd_data[15]_i_3__0_n_0\,
      I2 => \reg_rd_data_reg[15]_0\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[15]_1\,
      I5 => \reg_rd_data_reg[15]_2\,
      O => D(8)
    );
\reg_rd_data[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(15),
      I1 => \reg_rd_data[31]_i_3__0\(15),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(15),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(15),
      O => \reg_rd_data[15]_i_3__0_n_0\
    );
\reg_rd_data[16]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(16),
      I1 => \reg_rd_data[31]_i_3__0\(16),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(16),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(16),
      O => \cfg_trig_pre_samp_reg[16]\
    );
\reg_rd_data[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[17]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[17]_4\,
      I5 => \reg_rd_data_reg[17]_5\,
      O => D(9)
    );
\reg_rd_data[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(17),
      I1 => \reg_rd_data[31]_i_3__0\(17),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(17),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(17),
      O => \reg_rd_data[17]_i_2__0_n_0\
    );
\reg_rd_data[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(18),
      I1 => \reg_rd_data[31]_i_3__0\(18),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(18),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(18),
      O => \cfg_trig_pre_samp_reg[18]\
    );
\reg_rd_data[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(19),
      I1 => \reg_rd_data[31]_i_3__0\(19),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(19),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(19),
      O => \cfg_trig_pre_samp_reg[19]\
    );
\reg_rd_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \reg_rd_data[1]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[1]\,
      I2 => S(0),
      I3 => \reg_rd_data_reg[1]_0\,
      I4 => \reg_rd_data_reg[1]_1\(0),
      O => D(0)
    );
\reg_rd_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => \reg_rd_data_reg[1]_2\,
      I1 => \reg_rd_data_reg[1]_3\,
      I2 => \reg_rd_data[1]_i_4__0_n_0\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[1]_4\,
      I5 => \reg_rd_data_reg[17]_2\,
      O => \reg_rd_data[1]_i_2__0_n_0\
    );
\reg_rd_data[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_event_sel(1),
      I1 => \reg_rd_data_reg[5]\(1),
      I2 => \reg_rd_data_reg[2]_i_3__0\,
      I3 => p_20_in(1),
      I4 => \reg_rd_data_reg[2]_i_3__0_0\,
      I5 => \reg_rd_data[1]_i_7_n_0\,
      O => \reg_rd_data[1]_i_4__0_n_0\
    );
\reg_rd_data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => \reg_rd_data[31]_i_3__0\(1),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(1),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(1),
      O => \reg_rd_data[1]_i_7_n_0\
    );
\reg_rd_data[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(20),
      I1 => \reg_rd_data[31]_i_3__0\(20),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(20),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(20),
      O => \cfg_trig_pre_samp_reg[20]\
    );
\reg_rd_data[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(21),
      I1 => \reg_rd_data[31]_i_3__0\(21),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(21),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(21),
      O => \cfg_trig_pre_samp_reg[21]\
    );
\reg_rd_data[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(22),
      I1 => \reg_rd_data[31]_i_3__0\(22),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(22),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(22),
      O => \cfg_trig_pre_samp_reg[22]\
    );
\reg_rd_data[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(23),
      I1 => \reg_rd_data[31]_i_3__0\(23),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(23),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(23),
      O => \cfg_trig_pre_samp_reg[23]\
    );
\reg_rd_data[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(24),
      I1 => \reg_rd_data[31]_i_3__0\(24),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(24),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(24),
      O => \cfg_trig_pre_samp_reg[24]\
    );
\reg_rd_data[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(25),
      I1 => \reg_rd_data[31]_i_3__0\(25),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(25),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(25),
      O => \cfg_trig_pre_samp_reg[25]\
    );
\reg_rd_data[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(26),
      I1 => \reg_rd_data[31]_i_3__0\(26),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(26),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(26),
      O => \cfg_trig_pre_samp_reg[26]\
    );
\reg_rd_data[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(27),
      I1 => \reg_rd_data[31]_i_3__0\(27),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(27),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(27),
      O => \cfg_trig_pre_samp_reg[27]\
    );
\reg_rd_data[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(28),
      I1 => \reg_rd_data[31]_i_3__0\(28),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(28),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(28),
      O => \cfg_trig_pre_samp_reg[28]\
    );
\reg_rd_data[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(29),
      I1 => \reg_rd_data[31]_i_3__0\(29),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(29),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(29),
      O => \cfg_trig_pre_samp_reg[29]\
    );
\reg_rd_data[2]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => \reg_rd_data[31]_i_3__0\(2),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(2),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(2),
      O => \reg_rd_data[2]_i_15__0_n_0\
    );
\reg_rd_data[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFA03030AFAF3F3"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \reg_rd_data[2]_i_15__0_n_0\,
      I2 => \reg_rd_data_reg[2]_i_3__0\,
      I3 => cfg_event_sel(2),
      I4 => \reg_rd_data_reg[2]_i_3__0_0\,
      I5 => \reg_rd_data_reg[5]\(2),
      O => sts_start_reg_0
    );
\reg_rd_data[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(30),
      I1 => \reg_rd_data[31]_i_3__0\(30),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(30),
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_cnt(30),
      O => \cfg_trig_pre_samp_reg[30]\
    );
\reg_rd_data[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \reg_rd_data[31]_i_3__0\(31),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_overflow,
      I4 => \reg_rd_data[30]_i_2__0\,
      I5 => sts_trig_post_overflow,
      O => \cfg_trig_pre_samp_reg[31]\
    );
\reg_rd_data[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => Q(3),
      I1 => \reg_rd_data[31]_i_3__0\(3),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => sts_trig_post_cnt(3),
      O => \reg_rd_data[3]_i_10__0_n_0\
    );
\reg_rd_data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFD0000FFFFFFFF"
    )
        port map (
      I0 => \reg_rd_data_reg[5]\(3),
      I1 => \reg_rd_data_reg[17]_1\,
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => \^sts_trig_reg_0\(0),
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data_reg[17]_3\,
      O => \reg_rd_data[3]_i_11_n_0\
    );
\reg_rd_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBAAA"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => sts_trig_pre_cnt(3),
      I4 => \reg_rd_data[3]_i_10__0_n_0\,
      I5 => \reg_rd_data[3]_i_11_n_0\,
      O => \sts_trig_pre_cnt_reg[3]_0\
    );
\reg_rd_data[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0CCEECCCC"
    )
        port map (
      I0 => sts_trig_pre_cnt(4),
      I1 => \reg_rd_data[4]_i_8__0_n_0\,
      I2 => \reg_rd_data_reg[5]\(4),
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => \reg_rd_data_reg[17]\,
      O => \sts_trig_pre_cnt_reg[4]_0\
    );
\reg_rd_data[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => Q(4),
      I1 => \reg_rd_data[31]_i_3__0\(4),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => sts_trig_post_cnt(4),
      O => \reg_rd_data[4]_i_8__0_n_0\
    );
\reg_rd_data[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0CCEECCCC"
    )
        port map (
      I0 => sts_trig_pre_cnt(5),
      I1 => \reg_rd_data[5]_i_8__0_n_0\,
      I2 => \reg_rd_data_reg[5]\(5),
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => \reg_rd_data_reg[17]\,
      O => \sts_trig_pre_cnt_reg[5]_0\
    );
\reg_rd_data[5]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => Q(5),
      I1 => \reg_rd_data[31]_i_3__0\(5),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => sts_trig_post_cnt(5),
      O => \reg_rd_data[5]_i_8__0_n_0\
    );
\reg_rd_data[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[6]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[6]\,
      I5 => \reg_rd_data_reg[6]_0\,
      O => D(1)
    );
\reg_rd_data[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(6),
      I1 => \reg_rd_data[31]_i_3__0\(6),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(6),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(6),
      O => \reg_rd_data[6]_i_2__0_n_0\
    );
\reg_rd_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[7]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[7]\,
      I5 => \reg_rd_data_reg[7]_0\,
      O => D(2)
    );
\reg_rd_data[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(7),
      I1 => \reg_rd_data[31]_i_3__0\(7),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(7),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(7),
      O => \reg_rd_data[7]_i_2__0_n_0\
    );
\reg_rd_data[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(8),
      I1 => \reg_rd_data[31]_i_3__0\(8),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(8),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(8),
      O => \cfg_trig_pre_samp_reg[8]\
    );
\reg_rd_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550100"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_2\,
      I1 => \reg_rd_data[9]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[9]\,
      I5 => \reg_rd_data_reg[9]_0\,
      O => D(3)
    );
\reg_rd_data[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(9),
      I1 => \reg_rd_data[31]_i_3__0\(9),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(9),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(9),
      O => \reg_rd_data[9]_i_2__0_n_0\
    );
state_ns1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_ns1_carry_n_0,
      CO(2) => state_ns1_carry_n_1,
      CO(1) => state_ns1_carry_n_2,
      CO(0) => state_ns1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_ns1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state_ns1_carry_i_1__0_n_0\,
      S(2) => \state_ns1_carry_i_2__0_n_0\,
      S(1) => \state_ns1_carry_i_3__0_n_0\,
      S(0) => \state_ns1_carry_i_4__0_n_0\
    );
\state_ns1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_ns1_carry_n_0,
      CO(3) => \state_ns1_carry__0_n_0\,
      CO(2) => \state_ns1_carry__0_n_1\,
      CO(1) => \state_ns1_carry__0_n_2\,
      CO(0) => \state_ns1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state_ns1_carry__0_i_1__0_n_0\,
      S(2) => \state_ns1_carry__0_i_2__0_n_0\,
      S(1) => \state_ns1_carry__0_i_3__0_n_0\,
      S(0) => \state_ns1_carry__0_i_4__0_n_0\
    );
\state_ns1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(23),
      I1 => sts_trig_pre_cnt(23),
      I2 => sts_trig_pre_cnt(21),
      I3 => state_ns20_in(21),
      I4 => sts_trig_pre_cnt(22),
      I5 => state_ns20_in(22),
      O => \state_ns1_carry__0_i_1__0_n_0\
    );
\state_ns1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(20),
      I1 => sts_trig_pre_cnt(20),
      I2 => sts_trig_pre_cnt(18),
      I3 => state_ns20_in(18),
      I4 => sts_trig_pre_cnt(19),
      I5 => state_ns20_in(19),
      O => \state_ns1_carry__0_i_2__0_n_0\
    );
\state_ns1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(17),
      I1 => sts_trig_pre_cnt(17),
      I2 => sts_trig_pre_cnt(16),
      I3 => state_ns20_in(16),
      I4 => sts_trig_pre_cnt(15),
      I5 => state_ns20_in(15),
      O => \state_ns1_carry__0_i_3__0_n_0\
    );
\state_ns1_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(14),
      I1 => sts_trig_pre_cnt(14),
      I2 => sts_trig_pre_cnt(12),
      I3 => state_ns20_in(12),
      I4 => sts_trig_pre_cnt(13),
      I5 => state_ns20_in(13),
      O => \state_ns1_carry__0_i_4__0_n_0\
    );
\state_ns1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_carry__0_n_0\,
      CO(3) => \NLW_state_ns1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => state_ns11_out,
      CO(1) => \state_ns1_carry__1_n_2\,
      CO(0) => \state_ns1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state_ns1_carry__1_i_1__0_n_0\,
      S(1) => \state_ns1_carry__1_i_2__0_n_0\,
      S(0) => \state_ns1_carry__1_i_3__0_n_0\
    );
\state_ns1_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state_ns20_in(31),
      I1 => \sts_trig_pre_cnt_reg_n_0_[31]\,
      I2 => state_ns20_in(30),
      I3 => sts_trig_pre_cnt(30),
      O => \state_ns1_carry__1_i_1__0_n_0\
    );
\state_ns1_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(29),
      I1 => sts_trig_pre_cnt(29),
      I2 => sts_trig_pre_cnt(27),
      I3 => state_ns20_in(27),
      I4 => sts_trig_pre_cnt(28),
      I5 => state_ns20_in(28),
      O => \state_ns1_carry__1_i_2__0_n_0\
    );
\state_ns1_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(26),
      I1 => sts_trig_pre_cnt(26),
      I2 => sts_trig_pre_cnt(24),
      I3 => state_ns20_in(24),
      I4 => sts_trig_pre_cnt(25),
      I5 => state_ns20_in(25),
      O => \state_ns1_carry__1_i_3__0_n_0\
    );
\state_ns1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(11),
      I1 => sts_trig_pre_cnt(11),
      I2 => sts_trig_pre_cnt(9),
      I3 => state_ns20_in(9),
      I4 => sts_trig_pre_cnt(10),
      I5 => state_ns20_in(10),
      O => \state_ns1_carry_i_1__0_n_0\
    );
\state_ns1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(8),
      I1 => sts_trig_pre_cnt(8),
      I2 => sts_trig_pre_cnt(6),
      I3 => state_ns20_in(6),
      I4 => sts_trig_pre_cnt(7),
      I5 => state_ns20_in(7),
      O => \state_ns1_carry_i_2__0_n_0\
    );
\state_ns1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_pre_cnt(4),
      I1 => state_ns20_in(4),
      I2 => sts_trig_pre_cnt(3),
      I3 => state_ns20_in(3),
      I4 => state_ns20_in(5),
      I5 => sts_trig_pre_cnt(5),
      O => \state_ns1_carry_i_3__0_n_0\
    );
\state_ns1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(0),
      I1 => sts_trig_pre_cnt(0),
      I2 => sts_trig_pre_cnt(2),
      I3 => state_ns20_in(2),
      I4 => sts_trig_pre_cnt(1),
      I5 => state_ns20_in(1),
      O => \state_ns1_carry_i_4__0_n_0\
    );
\state_ns1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_ns1_inferred__0/i__carry_n_0\,
      CO(2) => \state_ns1_inferred__0/i__carry_n_1\,
      CO(1) => \state_ns1_inferred__0/i__carry_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\state_ns1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_inferred__0/i__carry_n_0\,
      CO(3) => \state_ns1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state_ns1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state_ns1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\state_ns1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state_ns1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => state_ns1,
      CO(1) => \state_ns1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__6_n_0\,
      S(1) => \i__carry__1_i_2__6_n_0\,
      S(0) => \i__carry__1_i_3__6_n_0\
    );
state_ns2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_ns2_carry_n_0,
      CO(2) => state_ns2_carry_n_1,
      CO(1) => state_ns2_carry_n_2,
      CO(0) => state_ns2_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => state_ns20_in(4 downto 1),
      S(3) => \state_ns2_carry_i_1__0_n_0\,
      S(2) => \state_ns2_carry_i_2__0_n_0\,
      S(1) => \state_ns2_carry_i_3__0_n_0\,
      S(0) => \state_ns2_carry_i_4__0_n_0\
    );
\state_ns2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_ns2_carry_n_0,
      CO(3) => \state_ns2_carry__0_n_0\,
      CO(2) => \state_ns2_carry__0_n_1\,
      CO(1) => \state_ns2_carry__0_n_2\,
      CO(0) => \state_ns2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => state_ns20_in(8 downto 5),
      S(3) => \state_ns2_carry__0_i_1__0_n_0\,
      S(2) => \state_ns2_carry__0_i_2__0_n_0\,
      S(1) => \state_ns2_carry__0_i_3__0_n_0\,
      S(0) => \state_ns2_carry__0_i_4__0_n_0\
    );
\state_ns2_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_ns2_carry__0_i_1__0_n_0\
    );
\state_ns2_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_ns2_carry__0_i_2__0_n_0\
    );
\state_ns2_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_ns2_carry__0_i_3__0_n_0\
    );
\state_ns2_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_ns2_carry__0_i_4__0_n_0\
    );
\state_ns2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__0_n_0\,
      CO(3) => \state_ns2_carry__1_n_0\,
      CO(2) => \state_ns2_carry__1_n_1\,
      CO(1) => \state_ns2_carry__1_n_2\,
      CO(0) => \state_ns2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => state_ns20_in(12 downto 9),
      S(3) => \state_ns2_carry__1_i_1__0_n_0\,
      S(2) => \state_ns2_carry__1_i_2__0_n_0\,
      S(1) => \state_ns2_carry__1_i_3__0_n_0\,
      S(0) => \state_ns2_carry__1_i_4__0_n_0\
    );
\state_ns2_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_ns2_carry__1_i_1__0_n_0\
    );
\state_ns2_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_ns2_carry__1_i_2__0_n_0\
    );
\state_ns2_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_ns2_carry__1_i_3__0_n_0\
    );
\state_ns2_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_ns2_carry__1_i_4__0_n_0\
    );
\state_ns2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__1_n_0\,
      CO(3) => \state_ns2_carry__2_n_0\,
      CO(2) => \state_ns2_carry__2_n_1\,
      CO(1) => \state_ns2_carry__2_n_2\,
      CO(0) => \state_ns2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => state_ns20_in(16 downto 13),
      S(3) => \state_ns2_carry__2_i_1__0_n_0\,
      S(2) => \state_ns2_carry__2_i_2__0_n_0\,
      S(1) => \state_ns2_carry__2_i_3__0_n_0\,
      S(0) => \state_ns2_carry__2_i_4__0_n_0\
    );
\state_ns2_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_ns2_carry__2_i_1__0_n_0\
    );
\state_ns2_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_ns2_carry__2_i_2__0_n_0\
    );
\state_ns2_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_ns2_carry__2_i_3__0_n_0\
    );
\state_ns2_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_ns2_carry__2_i_4__0_n_0\
    );
\state_ns2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__2_n_0\,
      CO(3) => \state_ns2_carry__3_n_0\,
      CO(2) => \state_ns2_carry__3_n_1\,
      CO(1) => \state_ns2_carry__3_n_2\,
      CO(0) => \state_ns2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => state_ns20_in(20 downto 17),
      S(3) => \state_ns2_carry__3_i_1__0_n_0\,
      S(2) => \state_ns2_carry__3_i_2__0_n_0\,
      S(1) => \state_ns2_carry__3_i_3__0_n_0\,
      S(0) => \state_ns2_carry__3_i_4__0_n_0\
    );
\state_ns2_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_ns2_carry__3_i_1__0_n_0\
    );
\state_ns2_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_ns2_carry__3_i_2__0_n_0\
    );
\state_ns2_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_ns2_carry__3_i_3__0_n_0\
    );
\state_ns2_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_ns2_carry__3_i_4__0_n_0\
    );
\state_ns2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__3_n_0\,
      CO(3) => \state_ns2_carry__4_n_0\,
      CO(2) => \state_ns2_carry__4_n_1\,
      CO(1) => \state_ns2_carry__4_n_2\,
      CO(0) => \state_ns2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => state_ns20_in(24 downto 21),
      S(3) => \state_ns2_carry__4_i_1__0_n_0\,
      S(2) => \state_ns2_carry__4_i_2__0_n_0\,
      S(1) => \state_ns2_carry__4_i_3__0_n_0\,
      S(0) => \state_ns2_carry__4_i_4__0_n_0\
    );
\state_ns2_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_ns2_carry__4_i_1__0_n_0\
    );
\state_ns2_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_ns2_carry__4_i_2__0_n_0\
    );
\state_ns2_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_ns2_carry__4_i_3__0_n_0\
    );
\state_ns2_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_ns2_carry__4_i_4__0_n_0\
    );
\state_ns2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__4_n_0\,
      CO(3) => \state_ns2_carry__5_n_0\,
      CO(2) => \state_ns2_carry__5_n_1\,
      CO(1) => \state_ns2_carry__5_n_2\,
      CO(0) => \state_ns2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => state_ns20_in(28 downto 25),
      S(3) => \state_ns2_carry__5_i_1__0_n_0\,
      S(2) => \state_ns2_carry__5_i_2__0_n_0\,
      S(1) => \state_ns2_carry__5_i_3__0_n_0\,
      S(0) => \state_ns2_carry__5_i_4__0_n_0\
    );
\state_ns2_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \state_ns2_carry__5_i_1__0_n_0\
    );
\state_ns2_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_ns2_carry__5_i_2__0_n_0\
    );
\state_ns2_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_ns2_carry__5_i_3__0_n_0\
    );
\state_ns2_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_ns2_carry__5_i_4__0_n_0\
    );
\state_ns2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state_ns2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_ns2_carry__6_n_2\,
      CO(0) => \state_ns2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(30 downto 29),
      O(3) => \NLW_state_ns2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => state_ns20_in(31 downto 29),
      S(3) => '0',
      S(2) => \state_ns2_carry__6_i_1__0_n_0\,
      S(1) => \state_ns2_carry__6_i_2__0_n_0\,
      S(0) => \state_ns2_carry__6_i_3__0_n_0\
    );
\state_ns2_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \state_ns2_carry__6_i_1__0_n_0\
    );
\state_ns2_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \state_ns2_carry__6_i_2__0_n_0\
    );
\state_ns2_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \state_ns2_carry__6_i_3__0_n_0\
    );
\state_ns2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_ns2_carry_i_1__0_n_0\
    );
\state_ns2_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_ns2_carry_i_2__0_n_0\
    );
\state_ns2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_ns2_carry_i_3__0_n_0\
    );
\state_ns2_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_ns2_carry_i_4__0_n_0\
    );
\state_ns2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_ns2_inferred__0/i__carry_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry_n_3\,
      CYINIT => \reg_rd_data[31]_i_3__0\(0),
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(4 downto 1),
      O(3 downto 0) => state_ns2(4 downto 1),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\state_ns2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__0_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__0_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__0_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(8 downto 5),
      O(3 downto 0) => state_ns2(8 downto 5),
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\state_ns2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__0_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__1_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__1_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__1_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(12 downto 9),
      O(3 downto 0) => state_ns2(12 downto 9),
      S(3) => \i__carry__1_i_1__5_n_0\,
      S(2) => \i__carry__1_i_2__5_n_0\,
      S(1) => \i__carry__1_i_3__5_n_0\,
      S(0) => \i__carry__1_i_4__4_n_0\
    );
\state_ns2_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__1_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__2_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__2_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__2_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(16 downto 13),
      O(3 downto 0) => state_ns2(16 downto 13),
      S(3) => \i__carry__2_i_1__4_n_0\,
      S(2) => \i__carry__2_i_2__4_n_0\,
      S(1) => \i__carry__2_i_3__3_n_0\,
      S(0) => \i__carry__2_i_4__3_n_0\
    );
\state_ns2_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__2_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__3_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__3_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__3_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(20 downto 17),
      O(3 downto 0) => state_ns2(20 downto 17),
      S(3) => \i__carry__3_i_1__0_n_0\,
      S(2) => \i__carry__3_i_2__0_n_0\,
      S(1) => \i__carry__3_i_3__3_n_0\,
      S(0) => \i__carry__3_i_4__1_n_0\
    );
\state_ns2_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__3_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__4_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__4_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__4_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(24 downto 21),
      O(3 downto 0) => state_ns2(24 downto 21),
      S(3) => \i__carry__4_i_1__0_n_0\,
      S(2) => \i__carry__4_i_2__0_n_0\,
      S(1) => \i__carry__4_i_3__0_n_0\,
      S(0) => \i__carry__4_i_4__0_n_0\
    );
\state_ns2_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__4_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__5_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__5_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__5_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3__0\(28 downto 25),
      O(3 downto 0) => state_ns2(28 downto 25),
      S(3) => \i__carry__5_i_1__0_n_0\,
      S(2) => \i__carry__5_i_2__0_n_0\,
      S(1) => \i__carry__5_i_3__0_n_0\,
      S(0) => \i__carry__5_i_4__0_n_0\
    );
\state_ns2_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_state_ns2_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_ns2_inferred__0/i__carry__6_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \reg_rd_data[31]_i_3__0\(30 downto 29),
      O(3) => \NLW_state_ns2_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => state_ns2(31 downto 29),
      S(3) => '0',
      S(2) => \i__carry__6_i_1__0_n_0\,
      S(1) => \i__carry__6_i_2__0_n_0\,
      S(0) => \i__carry__6_i_3__0_n_0\
    );
\sts_acquire_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(12),
      I2 => Q(10),
      I3 => Q(13),
      O => \sts_acquire_i_11__0_n_0\
    );
\sts_acquire_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(16),
      I1 => Q(20),
      I2 => Q(3),
      I3 => Q(30),
      O => \sts_acquire_i_12__0_n_0\
    );
\sts_acquire_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(6),
      I2 => Q(28),
      I3 => Q(2),
      I4 => \sts_acquire_i_14__0_n_0\,
      O => \sts_acquire_i_13__0_n_0\
    );
\sts_acquire_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(27),
      I2 => Q(0),
      I3 => Q(11),
      O => \sts_acquire_i_14__0_n_0\
    );
\sts_acquire_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAFFEAEA"
    )
        port map (
      I0 => \^sts_acquire_reg_0\,
      I1 => \sts_acquire_i_2__0_n_0\,
      I2 => \^event_num_trig_reg\,
      I3 => sts_acquire_reg_1,
      I4 => event_num_start,
      I5 => sts_acquire,
      O => \sts_acquire_i_1__0_n_0\
    );
\sts_acquire_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      O => \sts_acquire_i_2__0_n_0\
    );
\sts_acquire_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sts_acquire_i_6__0_n_0\,
      I1 => event_num_trig,
      I2 => \reg_rd_data_reg[5]\(5),
      I3 => trig_ip(5),
      I4 => \sts_acquire_i_7__0_n_0\,
      O => \^event_num_trig_reg\
    );
\sts_acquire_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => state_ns1,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4__0_n_0\,
      O => sts_acquire
    );
\sts_acquire_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trig_ip(4),
      I1 => \reg_rd_data_reg[5]\(4),
      I2 => \reg_rd_data_reg[5]\(2),
      I3 => trig_ip(2),
      I4 => \reg_rd_data_reg[5]\(3),
      I5 => trig_ip(3),
      O => \sts_acquire_i_6__0_n_0\
    );
\sts_acquire_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => trig_ip(0),
      I1 => \reg_rd_data_reg[5]\(0),
      I2 => trig_ip(1),
      I3 => \reg_rd_data_reg[5]\(1),
      O => \sts_acquire_i_7__0_n_0\
    );
\sts_acquire_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(9),
      I2 => Q(21),
      I3 => Q(15),
      I4 => \sts_acquire_i_11__0_n_0\,
      O => \cfg_trig_pre_samp_reg[23]_0\
    );
\sts_acquire_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sts_acquire_i_12__0_n_0\,
      I1 => Q(17),
      I2 => Q(19),
      I3 => Q(8),
      I4 => Q(26),
      I5 => \sts_acquire_i_13__0_n_0\,
      O => \cfg_trig_pre_samp_reg[17]\
    );
sts_acquire_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sts_acquire_i_1__0_n_0\,
      Q => \^sts_acquire_reg_0\,
      R => '0'
    );
\sts_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => p_20_in(1),
      I1 => event_num_start,
      I2 => event_num_stop,
      I3 => m_axi_osc2_aresetn,
      I4 => \sts_start_i_2__0_n_0\,
      O => \sts_start_i_1__0_n_0\
    );
\sts_start_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => state_ns1,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => trig_tvalid,
      O => \sts_start_i_2__0_n_0\
    );
sts_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sts_start_i_1__0_n_0\,
      Q => p_20_in(1),
      R => '0'
    );
\sts_trig_post_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => trig_tvalid,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      O => sts_trig_post_cnt0
    );
\sts_trig_post_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sts_trig_post_cnt(0),
      O => \sts_trig_post_cnt[0]_i_3__0_n_0\
    );
\sts_trig_post_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2__0_n_7\,
      Q => sts_trig_post_cnt(0),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sts_trig_post_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sts_trig_post_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => sts_trig_post_cnt(3 downto 1),
      S(0) => \sts_trig_post_cnt[0]_i_3__0_n_0\
    );
\sts_trig_post_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(10),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(11),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(12),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(15 downto 12)
    );
\sts_trig_post_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(13),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(14),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(15),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(16),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(19 downto 16)
    );
\sts_trig_post_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(17),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(18),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(19),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2__0_n_6\,
      Q => sts_trig_post_cnt(1),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(20),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(23 downto 20)
    );
\sts_trig_post_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(21),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(22),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(23),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(24),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(27 downto 24)
    );
\sts_trig_post_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(25),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(26),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(27),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(28),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_sts_trig_post_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sts_trig_post_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \sts_trig_post_cnt_reg_n_0_[31]\,
      S(2 downto 0) => sts_trig_post_cnt(30 downto 28)
    );
\sts_trig_post_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(29),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2__0_n_5\,
      Q => sts_trig_post_cnt(2),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(30),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1__0_n_4\,
      Q => \sts_trig_post_cnt_reg_n_0_[31]\,
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2__0_n_4\,
      Q => sts_trig_post_cnt(3),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(4),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(7 downto 4)
    );
\sts_trig_post_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(5),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1__0_n_5\,
      Q => sts_trig_post_cnt(6),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1__0_n_4\,
      Q => sts_trig_post_cnt(7),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1__0_n_7\,
      Q => sts_trig_post_cnt(8),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \sts_trig_post_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \sts_trig_post_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \sts_trig_post_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(11 downto 8)
    );
\sts_trig_post_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1__0_n_6\,
      Q => sts_trig_post_cnt(9),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_overflow_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \sts_trig_post_overflow_i_2__0_n_0\,
      I1 => \sts_trig_post_overflow_i_3__0_n_0\,
      I2 => \sts_trig_post_overflow_i_4__0_n_0\,
      I3 => \sts_trig_post_overflow_i_5__0_n_0\,
      I4 => sts_trig_post_overflow,
      O => \sts_trig_post_overflow_i_1__0_n_0\
    );
\sts_trig_post_overflow_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sts_trig_post_cnt(20),
      I1 => sts_trig_post_cnt(9),
      I2 => sts_trig_post_cnt(0),
      I3 => sts_trig_post_cnt(6),
      I4 => sts_trig_post_cnt(13),
      I5 => sts_trig_post_cnt(14),
      O => \sts_trig_post_overflow_i_2__0_n_0\
    );
\sts_trig_post_overflow_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => sts_trig_post_overflow,
      I1 => sts_trig_post_cnt(8),
      I2 => sts_trig_post_cnt(11),
      I3 => sts_trig_post_cnt(22),
      I4 => \sts_trig_post_overflow_i_6__0_n_0\,
      O => \sts_trig_post_overflow_i_3__0_n_0\
    );
\sts_trig_post_overflow_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(2),
      I1 => sts_trig_post_cnt(29),
      I2 => sts_trig_post_cnt(4),
      I3 => sts_trig_post_cnt(15),
      I4 => \sts_trig_post_overflow_i_7__0_n_0\,
      O => \sts_trig_post_overflow_i_4__0_n_0\
    );
\sts_trig_post_overflow_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sts_trig_post_cnt(3),
      I1 => sts_trig_post_cnt(19),
      I2 => sts_trig_post_cnt(18),
      I3 => \sts_trig_post_overflow_i_8__0_n_0\,
      I4 => \sts_trig_post_overflow_i_9__0_n_0\,
      O => \sts_trig_post_overflow_i_5__0_n_0\
    );
\sts_trig_post_overflow_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(23),
      I1 => sts_trig_post_cnt(10),
      I2 => sts_trig_post_cnt(25),
      I3 => sts_trig_post_cnt(7),
      O => \sts_trig_post_overflow_i_6__0_n_0\
    );
\sts_trig_post_overflow_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sts_trig_post_cnt_reg_n_0_[31]\,
      I1 => sts_trig_post_cnt(30),
      I2 => sts_trig_post_cnt(24),
      I3 => sts_trig_post_cnt(17),
      O => \sts_trig_post_overflow_i_7__0_n_0\
    );
\sts_trig_post_overflow_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(26),
      I1 => sts_trig_post_cnt(12),
      I2 => sts_trig_post_cnt(28),
      I3 => sts_trig_post_cnt(16),
      O => \sts_trig_post_overflow_i_8__0_n_0\
    );
\sts_trig_post_overflow_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(27),
      I1 => sts_trig_post_cnt(1),
      I2 => sts_trig_post_cnt(21),
      I3 => sts_trig_post_cnt(5),
      O => \sts_trig_post_overflow_i_9__0_n_0\
    );
sts_trig_post_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sts_trig_post_overflow_i_1__0_n_0\,
      Q => sts_trig_post_overflow,
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[2]_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      O => sts_trig_pre_cnt0
    );
\sts_trig_pre_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sts_trig_pre_cnt(0),
      O => \sts_trig_pre_cnt[0]_i_3__0_n_0\
    );
\sts_trig_pre_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2__0_n_7\,
      Q => sts_trig_pre_cnt(0),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => sts_trig_pre_cnt(3 downto 1),
      S(0) => \sts_trig_pre_cnt[0]_i_3__0_n_0\
    );
\sts_trig_pre_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(10),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(11),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(12),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(15 downto 12)
    );
\sts_trig_pre_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(13),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(14),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(15),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(16),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(19 downto 16)
    );
\sts_trig_pre_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(17),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(18),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(19),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2__0_n_6\,
      Q => sts_trig_pre_cnt(1),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(20),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(23 downto 20)
    );
\sts_trig_pre_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(21),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(22),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(23),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(24),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(27 downto 24)
    );
\sts_trig_pre_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(25),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(26),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(27),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(28),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_sts_trig_pre_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \sts_trig_pre_cnt_reg_n_0_[31]\,
      S(2 downto 0) => sts_trig_pre_cnt(30 downto 28)
    );
\sts_trig_pre_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(29),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2__0_n_5\,
      Q => sts_trig_pre_cnt(2),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(30),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1__0_n_4\,
      Q => \sts_trig_pre_cnt_reg_n_0_[31]\,
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2__0_n_4\,
      Q => sts_trig_pre_cnt(3),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(4),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(7 downto 4)
    );
\sts_trig_pre_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(5),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1__0_n_5\,
      Q => sts_trig_pre_cnt(6),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1__0_n_4\,
      Q => sts_trig_pre_cnt(7),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1__0_n_7\,
      Q => sts_trig_pre_cnt(8),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(11 downto 8)
    );
\sts_trig_pre_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1__0_n_6\,
      Q => sts_trig_pre_cnt(9),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_overflow_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \sts_trig_pre_overflow_i_2__0_n_0\,
      I1 => \sts_trig_pre_overflow_i_3__0_n_0\,
      I2 => \sts_trig_pre_overflow_i_4__0_n_0\,
      I3 => \sts_trig_pre_overflow_i_5__0_n_0\,
      I4 => sts_trig_pre_overflow,
      O => \sts_trig_pre_overflow_i_1__0_n_0\
    );
\sts_trig_pre_overflow_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(14),
      I1 => sts_trig_pre_overflow,
      I2 => sts_trig_pre_cnt(3),
      I3 => sts_trig_pre_cnt(13),
      I4 => sts_trig_pre_cnt(1),
      I5 => sts_trig_pre_cnt(9),
      O => \sts_trig_pre_overflow_i_2__0_n_0\
    );
\sts_trig_pre_overflow_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(17),
      I1 => sts_trig_pre_cnt(23),
      I2 => sts_trig_pre_cnt(27),
      I3 => sts_trig_pre_cnt(28),
      I4 => \sts_trig_pre_overflow_i_6__0_n_0\,
      O => \sts_trig_pre_overflow_i_3__0_n_0\
    );
\sts_trig_pre_overflow_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(15),
      I1 => sts_trig_pre_cnt(16),
      I2 => sts_trig_pre_cnt(11),
      I3 => sts_trig_pre_cnt(25),
      I4 => \sts_trig_pre_overflow_i_7__0_n_0\,
      O => \sts_trig_pre_overflow_i_4__0_n_0\
    );
\sts_trig_pre_overflow_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sts_trig_pre_cnt(8),
      I1 => sts_trig_pre_cnt(18),
      I2 => sts_trig_pre_cnt(7),
      I3 => \sts_trig_pre_overflow_i_8__0_n_0\,
      I4 => \sts_trig_pre_overflow_i_9__0_n_0\,
      O => \sts_trig_pre_overflow_i_5__0_n_0\
    );
\sts_trig_pre_overflow_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(26),
      I1 => sts_trig_pre_cnt(10),
      I2 => sts_trig_pre_cnt(30),
      I3 => sts_trig_pre_cnt(21),
      O => \sts_trig_pre_overflow_i_6__0_n_0\
    );
\sts_trig_pre_overflow_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(29),
      I1 => sts_trig_pre_cnt(5),
      I2 => \sts_trig_pre_cnt_reg_n_0_[31]\,
      I3 => sts_trig_pre_cnt(19),
      O => \sts_trig_pre_overflow_i_7__0_n_0\
    );
\sts_trig_pre_overflow_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(24),
      I1 => sts_trig_pre_cnt(0),
      I2 => sts_trig_pre_cnt(22),
      I3 => sts_trig_pre_cnt(12),
      O => \sts_trig_pre_overflow_i_8__0_n_0\
    );
\sts_trig_pre_overflow_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(6),
      I1 => sts_trig_pre_cnt(2),
      I2 => sts_trig_pre_cnt(20),
      I3 => sts_trig_pre_cnt(4),
      O => \sts_trig_pre_overflow_i_9__0_n_0\
    );
sts_trig_pre_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sts_trig_pre_overflow_i_1__0_n_0\,
      Q => sts_trig_pre_overflow,
      R => \^event_num_reset_reg\
    );
sts_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => sts_trig_reg_1,
      Q => \^sts_trig_reg_0\(0),
      R => \^event_num_reset_reg\
    );
\upsize_buf[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      O => \m_axis_tdata_reg[15]_2\(0)
    );
\upsize_buf[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      O => \m_axis_tdata_reg[15]_2\(1)
    );
\upsize_buf[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      O => \m_axis_tdata_reg[15]_2\(2)
    );
\upsize_buf[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      O => \m_axis_tdata_reg[15]_2\(3)
    );
\upsize_buf[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      O => \m_axis_tdata_reg[15]_2\(4)
    );
\upsize_buf[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      O => \m_axis_tdata_reg[15]_2\(5)
    );
\upsize_buf[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      O => \m_axis_tdata_reg[15]_2\(6)
    );
\upsize_buf[0][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      O => \m_axis_tdata_reg[15]_2\(7)
    );
\upsize_buf[2][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][0]_0\,
      O => \m_axis_tdata_reg[15]_1\(0)
    );
\upsize_buf[2][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][1]\,
      O => \m_axis_tdata_reg[15]_1\(1)
    );
\upsize_buf[2][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][2]\,
      O => \m_axis_tdata_reg[15]_1\(2)
    );
\upsize_buf[2][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][3]\,
      O => \m_axis_tdata_reg[15]_1\(3)
    );
\upsize_buf[2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][4]\,
      O => \m_axis_tdata_reg[15]_1\(4)
    );
\upsize_buf[2][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][5]\,
      O => \m_axis_tdata_reg[15]_1\(5)
    );
\upsize_buf[2][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][6]\,
      O => \m_axis_tdata_reg[15]_1\(6)
    );
\upsize_buf[2][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][7]\,
      O => \m_axis_tdata_reg[15]_1\(7)
    );
\upsize_buf[7][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][0]_0\,
      O => \m_axis_tdata_reg[15]_0\(0)
    );
\upsize_buf[7][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][1]\,
      O => \m_axis_tdata_reg[15]_0\(1)
    );
\upsize_buf[7][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][2]\,
      O => \m_axis_tdata_reg[15]_0\(2)
    );
\upsize_buf[7][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][3]\,
      O => \m_axis_tdata_reg[15]_0\(3)
    );
\upsize_buf[7][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][4]\,
      O => \m_axis_tdata_reg[15]_0\(4)
    );
\upsize_buf[7][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][5]\,
      O => \m_axis_tdata_reg[15]_0\(5)
    );
\upsize_buf[7][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][6]\,
      O => \m_axis_tdata_reg[15]_0\(6)
    );
\upsize_buf[7][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][7]\,
      O => \m_axis_tdata_reg[15]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_acquire_13 is
  port (
    acq_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    acq_tvalid : out STD_LOGIC;
    acq_tlast : out STD_LOGIC;
    sts_trig_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    event_num_reset_reg : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[0]_0\ : out STD_LOGIC;
    event_num_trig_reg : out STD_LOGIC;
    \cfg_event_sel_reg[0]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[30]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[28]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[27]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[26]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[25]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[24]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[23]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[22]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[21]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[20]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[19]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[18]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cfg_trig_pre_samp_reg[10]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[8]\ : out STD_LOGIC;
    \cfg_trig_mask_reg[5]\ : out STD_LOGIC;
    \cfg_trig_mask_reg[4]\ : out STD_LOGIC;
    \sts_trig_pre_cnt_reg[3]_0\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[17]\ : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[23]_0\ : out STD_LOGIC;
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axis_tdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cfg_trig_pre_samp_reg[31]\ : out STD_LOGIC;
    sts_start_reg_0 : out STD_LOGIC;
    sts_start_reg_1 : out STD_LOGIC;
    sts_acquire_reg_0 : out STD_LOGIC;
    \m_axis_tdata_reg[15]_3\ : in STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    \m_axis_tdata_reg[14]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[13]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[12]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[11]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[10]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[9]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[8]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[7]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[6]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[5]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[4]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[3]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[2]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tdata_reg[0]_0\ : in STD_LOGIC;
    clear : in STD_LOGIC;
    m_axis_tvalid0 : in STD_LOGIC;
    sts_trig_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sts_acquire_reg_1 : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_rd_data_reg[17]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_2\ : in STD_LOGIC;
    \sts_trig_post_cnt_reg[0]_0\ : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    trig_tvalid : in STD_LOGIC;
    event_num_start : in STD_LOGIC;
    event_num_stop : in STD_LOGIC;
    dma_mode : in STD_LOGIC;
    cfg_event_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[17]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_5\ : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[14]\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_0\ : in STD_LOGIC;
    event_num_trig : in STD_LOGIC;
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \upsize_buf_reg[0][7]\ : in STD_LOGIC;
    \upsize_buf_reg[7][0]\ : in STD_LOGIC;
    \upsize_buf_reg[7][0]_0\ : in STD_LOGIC;
    \upsize_buf_reg[2][0]\ : in STD_LOGIC;
    \upsize_buf_reg[7][1]\ : in STD_LOGIC;
    \upsize_buf_reg[7][2]\ : in STD_LOGIC;
    \upsize_buf_reg[7][3]\ : in STD_LOGIC;
    \upsize_buf_reg[7][4]\ : in STD_LOGIC;
    \upsize_buf_reg[7][5]\ : in STD_LOGIC;
    \upsize_buf_reg[7][6]\ : in STD_LOGIC;
    \upsize_buf_reg[7][7]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_acquire_13 : entity is "osc_acquire";
end system_rp_oscilloscope_0_osc_acquire_13;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_acquire_13 is
  signal \FSM_sequential_state_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_cs_reg[2]_0\ : STD_LOGIC;
  signal \^acq_tdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^event_num_reset_reg\ : STD_LOGIC;
  signal \^event_num_trig_reg\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal p_20_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \reg_rd_data[0]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_19_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal state_ns1 : STD_LOGIC;
  signal state_ns11_out : STD_LOGIC;
  signal \state_ns1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_1\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_2\ : STD_LOGIC;
  signal \state_ns1_carry__0_n_3\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state_ns1_carry__1_n_2\ : STD_LOGIC;
  signal \state_ns1_carry__1_n_3\ : STD_LOGIC;
  signal state_ns1_carry_i_1_n_0 : STD_LOGIC;
  signal state_ns1_carry_i_2_n_0 : STD_LOGIC;
  signal state_ns1_carry_i_3_n_0 : STD_LOGIC;
  signal state_ns1_carry_i_4_n_0 : STD_LOGIC;
  signal state_ns1_carry_n_0 : STD_LOGIC;
  signal state_ns1_carry_n_1 : STD_LOGIC;
  signal state_ns1_carry_n_2 : STD_LOGIC;
  signal state_ns1_carry_n_3 : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state_ns1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal state_ns2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal state_ns20_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \state_ns2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__0_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__1_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__2_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__3_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__4_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_1\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__5_n_3\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \state_ns2_carry__6_n_2\ : STD_LOGIC;
  signal \state_ns2_carry__6_n_3\ : STD_LOGIC;
  signal state_ns2_carry_i_1_n_0 : STD_LOGIC;
  signal state_ns2_carry_i_2_n_0 : STD_LOGIC;
  signal state_ns2_carry_i_3_n_0 : STD_LOGIC;
  signal state_ns2_carry_i_4_n_0 : STD_LOGIC;
  signal state_ns2_carry_n_0 : STD_LOGIC;
  signal state_ns2_carry_n_1 : STD_LOGIC;
  signal state_ns2_carry_n_2 : STD_LOGIC;
  signal state_ns2_carry_n_3 : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state_ns2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sts_acquire : STD_LOGIC;
  signal sts_acquire_i_11_n_0 : STD_LOGIC;
  signal sts_acquire_i_12_n_0 : STD_LOGIC;
  signal sts_acquire_i_13_n_0 : STD_LOGIC;
  signal sts_acquire_i_14_n_0 : STD_LOGIC;
  signal sts_acquire_i_1_n_0 : STD_LOGIC;
  signal sts_acquire_i_2_n_0 : STD_LOGIC;
  signal sts_acquire_i_6_n_0 : STD_LOGIC;
  signal sts_acquire_i_7_n_0 : STD_LOGIC;
  signal \^sts_acquire_reg_0\ : STD_LOGIC;
  signal sts_start_i_1_n_0 : STD_LOGIC;
  signal sts_start_i_2_n_0 : STD_LOGIC;
  signal sts_trig_post_cnt : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sts_trig_post_cnt0 : STD_LOGIC;
  signal \sts_trig_post_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_post_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal sts_trig_post_overflow : STD_LOGIC;
  signal sts_trig_post_overflow_i_1_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_2_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_3_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_4_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_5_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_6_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_7_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_8_n_0 : STD_LOGIC;
  signal sts_trig_post_overflow_i_9_n_0 : STD_LOGIC;
  signal sts_trig_pre_cnt : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sts_trig_pre_cnt0 : STD_LOGIC;
  signal \sts_trig_pre_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sts_trig_pre_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal sts_trig_pre_overflow : STD_LOGIC;
  signal sts_trig_pre_overflow_i_1_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_2_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_3_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_4_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_5_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_6_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_7_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_8_n_0 : STD_LOGIC;
  signal sts_trig_pre_overflow_i_9_n_0 : STD_LOGIC;
  signal \^sts_trig_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_state_ns1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_ns2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_ns2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_ns2_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_ns2_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sts_trig_post_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sts_trig_pre_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[1]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[2]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[2]_i_4\ : label is "soft_lutpair73";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[0]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[1]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[2]\ : label is "IDLE:001,PRE_SAMP_WAIT_TRIG:100,POST_SAMP_WAIT_TRIG:011,PRE_SAMP_FILL:101,POST_SAMP_FILL:010,STRM_SAMP:000";
  attribute SOFT_HLUTNM of \reg_rd_data[4]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_rd_data[5]_i_14\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of state_ns1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_ns1_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of state_ns2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of state_ns2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \state_ns2_inferred__0/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \state_ns2_inferred__0/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sts_acquire_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of sts_start_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sts_start_i_2 : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_post_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_post_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sts_trig_pre_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sts_trig_pre_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \upsize_buf[0][0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \upsize_buf[0][1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \upsize_buf[0][2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \upsize_buf[0][3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \upsize_buf[0][4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \upsize_buf[0][5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \upsize_buf[0][6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \upsize_buf[0][7]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \upsize_buf[7][0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \upsize_buf[7][1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \upsize_buf[7][2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \upsize_buf[7][3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \upsize_buf[7][4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \upsize_buf[7][5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \upsize_buf[7][6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \upsize_buf[7][7]_i_2\ : label is "soft_lutpair72";
begin
  \FSM_sequential_state_cs_reg[0]_0\ <= \^fsm_sequential_state_cs_reg[0]_0\;
  \FSM_sequential_state_cs_reg[1]_0\ <= \^fsm_sequential_state_cs_reg[1]_0\;
  \FSM_sequential_state_cs_reg[2]_0\ <= \^fsm_sequential_state_cs_reg[2]_0\;
  acq_tdata(15 downto 0) <= \^acq_tdata\(15 downto 0);
  event_num_reset_reg <= \^event_num_reset_reg\;
  event_num_trig_reg <= \^event_num_trig_reg\;
  sts_acquire_reg_0 <= \^sts_acquire_reg_0\;
  sts_trig_reg_0(0) <= \^sts_trig_reg_0\(0);
\FSM_sequential_state_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222666E"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[0]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2_n_0\,
      I2 => dma_mode,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4_n_0\,
      O => \FSM_sequential_state_cs[0]_i_1_n_0\
    );
\FSM_sequential_state_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[1]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_cs[1]_i_2_n_0\,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => \FSM_sequential_state_cs[2]_i_3_n_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4_n_0\,
      O => \FSM_sequential_state_cs[1]_i_1_n_0\
    );
\FSM_sequential_state_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C10"
    )
        port map (
      I0 => dma_mode,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => \^fsm_sequential_state_cs_reg[2]_0\,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      O => \FSM_sequential_state_cs[1]_i_2_n_0\
    );
\FSM_sequential_state_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \FSM_sequential_state_cs[2]_i_2_n_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => \FSM_sequential_state_cs[2]_i_3_n_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4_n_0\,
      O => \FSM_sequential_state_cs[2]_i_1_n_0\
    );
\FSM_sequential_state_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => state_ns11_out,
      I1 => trig_tvalid,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      I3 => \^event_num_trig_reg\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_5_n_0\,
      O => \FSM_sequential_state_cs[2]_i_2_n_0\
    );
\FSM_sequential_state_cs[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => sts_acquire_reg_1,
      O => \FSM_sequential_state_cs[2]_i_3_n_0\
    );
\FSM_sequential_state_cs[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => event_num_stop,
      I1 => m_axi_osc1_aresetn,
      O => \FSM_sequential_state_cs[2]_i_4_n_0\
    );
\FSM_sequential_state_cs[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB03F3FBFB03030"
    )
        port map (
      I0 => \^event_num_trig_reg\,
      I1 => \FSM_sequential_state_cs[2]_i_6_n_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      I3 => event_num_start,
      I4 => \^fsm_sequential_state_cs_reg[0]_0\,
      I5 => event_num_stop,
      O => \FSM_sequential_state_cs[2]_i_5_n_0\
    );
\FSM_sequential_state_cs[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => state_ns1,
      O => \FSM_sequential_state_cs[2]_i_6_n_0\
    );
\FSM_sequential_state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[0]_i_1_n_0\,
      Q => \^fsm_sequential_state_cs_reg[0]_0\,
      R => '0'
    );
\FSM_sequential_state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[1]_i_1_n_0\,
      Q => \^fsm_sequential_state_cs_reg[1]_0\,
      R => '0'
    );
\FSM_sequential_state_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[2]_i_1_n_0\,
      Q => \^fsm_sequential_state_cs_reg[2]_0\,
      R => '0'
    );
\adc_dec_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sts_trig_post_cnt_reg[0]_0\,
      I1 => m_axi_osc1_aresetn,
      O => \^event_num_reset_reg\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(8),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(23),
      I1 => sts_trig_post_cnt(23),
      I2 => sts_trig_post_cnt(22),
      I3 => state_ns2(22),
      I4 => sts_trig_post_cnt(21),
      I5 => state_ns2(21),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(7),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(20),
      I1 => sts_trig_post_cnt(20),
      I2 => sts_trig_post_cnt(19),
      I3 => state_ns2(19),
      I4 => sts_trig_post_cnt(18),
      I5 => state_ns2(18),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(17),
      I1 => sts_trig_post_cnt(17),
      I2 => sts_trig_post_cnt(15),
      I3 => state_ns2(15),
      I4 => sts_trig_post_cnt(16),
      I5 => state_ns2(16),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(5),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(12),
      I1 => state_ns2(12),
      I2 => sts_trig_post_cnt(13),
      I3 => state_ns2(13),
      I4 => state_ns2(14),
      I5 => sts_trig_post_cnt(14),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(12),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state_ns2(31),
      I1 => \sts_trig_post_cnt_reg_n_0_[31]\,
      I2 => state_ns2(30),
      I3 => sts_trig_post_cnt(30),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(11),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(29),
      I1 => sts_trig_post_cnt(29),
      I2 => sts_trig_post_cnt(27),
      I3 => state_ns2(27),
      I4 => sts_trig_post_cnt(28),
      I5 => state_ns2(28),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(10),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(26),
      I1 => sts_trig_post_cnt(26),
      I2 => sts_trig_post_cnt(25),
      I3 => state_ns2(25),
      I4 => sts_trig_post_cnt(24),
      I5 => state_ns2(24),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(9),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(16),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(15),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(14),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(13),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(20),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(19),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(18),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(17),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(24),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(23),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(22),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(21),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(28),
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(27),
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(26),
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(25),
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(31),
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(30),
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(29),
      O => \i__carry__6_i_3_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(4),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(9),
      I1 => state_ns2(9),
      I2 => sts_trig_post_cnt(10),
      I3 => state_ns2(10),
      I4 => state_ns2(11),
      I5 => sts_trig_post_cnt(11),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(3),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_post_cnt(6),
      I1 => state_ns2(6),
      I2 => sts_trig_post_cnt(7),
      I3 => state_ns2(7),
      I4 => state_ns2(8),
      I5 => sts_trig_post_cnt(8),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns2(5),
      I1 => sts_trig_post_cnt(5),
      I2 => sts_trig_post_cnt(4),
      I3 => state_ns2(4),
      I4 => sts_trig_post_cnt(3),
      I5 => state_ns2(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3\(0),
      I1 => sts_trig_post_cnt(0),
      I2 => sts_trig_post_cnt(2),
      I3 => state_ns2(2),
      I4 => sts_trig_post_cnt(1),
      I5 => state_ns2(1),
      O => \i__carry_i_4__0_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[0]_0\,
      Q => \^acq_tdata\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[10]_0\,
      Q => \^acq_tdata\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[11]_0\,
      Q => \^acq_tdata\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[12]_0\,
      Q => \^acq_tdata\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[13]_0\,
      Q => \^acq_tdata\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[14]_0\,
      Q => \^acq_tdata\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[15]_3\,
      Q => \^acq_tdata\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[1]_0\,
      Q => \^acq_tdata\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[2]_0\,
      Q => \^acq_tdata\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[3]_0\,
      Q => \^acq_tdata\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[4]_0\,
      Q => \^acq_tdata\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[5]_0\,
      Q => \^acq_tdata\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[6]_0\,
      Q => \^acq_tdata\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[7]_0\,
      Q => \^acq_tdata\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[8]_0\,
      Q => \^acq_tdata\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata_reg[9]_0\,
      Q => \^acq_tdata\(9),
      R => '0'
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => event_num_stop,
      I1 => trig_tvalid,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      I3 => state_ns1,
      I4 => \^fsm_sequential_state_cs_reg[1]_0\,
      I5 => \^fsm_sequential_state_cs_reg[2]_0\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => acq_tlast,
      R => '0'
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axis_tvalid0,
      Q => acq_tvalid,
      R => clear
    );
\reg_rd_data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_rd_data[31]_i_3\(0),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(0),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(0),
      O => \reg_rd_data[0]_i_13_n_0\
    );
\reg_rd_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAFACACACAFAFAF"
    )
        port map (
      I0 => \reg_rd_data[0]_i_13_n_0\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => cfg_event_sel(0),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => \reg_rd_data_reg[5]\(0),
      O => \cfg_event_sel_reg[0]\
    );
\reg_rd_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(10),
      I1 => \reg_rd_data[31]_i_3\(10),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(10),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(10),
      O => \cfg_trig_pre_samp_reg[10]\
    );
\reg_rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[11]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[11]\,
      I5 => \reg_rd_data_reg[11]_0\,
      O => D(3)
    );
\reg_rd_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(11),
      I1 => \reg_rd_data[31]_i_3\(11),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(11),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(11),
      O => \reg_rd_data[11]_i_2_n_0\
    );
\reg_rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[12]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[12]\,
      I5 => \reg_rd_data_reg[12]_0\,
      O => D(4)
    );
\reg_rd_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(12),
      I1 => \reg_rd_data[31]_i_3\(12),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(12),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(12),
      O => \reg_rd_data[12]_i_2_n_0\
    );
\reg_rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[13]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[13]\,
      I5 => \reg_rd_data_reg[13]_0\,
      O => D(5)
    );
\reg_rd_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(13),
      I1 => \reg_rd_data[31]_i_3\(13),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(13),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(13),
      O => \reg_rd_data[13]_i_2_n_0\
    );
\reg_rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[14]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[14]\,
      I5 => \reg_rd_data_reg[14]_0\,
      O => D(6)
    );
\reg_rd_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(14),
      I1 => \reg_rd_data[31]_i_3\(14),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(14),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(14),
      O => \reg_rd_data[14]_i_2_n_0\
    );
\reg_rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF200F2"
    )
        port map (
      I0 => \reg_rd_data_reg[15]\,
      I1 => \reg_rd_data[15]_i_3_n_0\,
      I2 => \reg_rd_data_reg[15]_0\,
      I3 => \reg_rd_data_reg[17]_3\,
      I4 => \reg_rd_data_reg[15]_1\,
      I5 => \reg_rd_data_reg[15]_2\,
      O => D(7)
    );
\reg_rd_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(15),
      I1 => \reg_rd_data[31]_i_3\(15),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(15),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(15),
      O => \reg_rd_data[15]_i_3_n_0\
    );
\reg_rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[16]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[16]\,
      I5 => \reg_rd_data_reg[16]_0\,
      O => D(8)
    );
\reg_rd_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(16),
      I1 => \reg_rd_data[31]_i_3\(16),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(16),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(16),
      O => \reg_rd_data[16]_i_2_n_0\
    );
\reg_rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[17]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[17]_4\,
      I5 => \reg_rd_data_reg[17]_5\,
      O => D(9)
    );
\reg_rd_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(17),
      I1 => \reg_rd_data[31]_i_3\(17),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(17),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(17),
      O => \reg_rd_data[17]_i_2_n_0\
    );
\reg_rd_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(18),
      I1 => \reg_rd_data[31]_i_3\(18),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(18),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(18),
      O => \cfg_trig_pre_samp_reg[18]\
    );
\reg_rd_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(19),
      I1 => \reg_rd_data[31]_i_3\(19),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(19),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(19),
      O => \cfg_trig_pre_samp_reg[19]\
    );
\reg_rd_data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(1),
      I1 => \reg_rd_data[31]_i_3\(1),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(1),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(1),
      O => \reg_rd_data[1]_i_10_n_0\
    );
\reg_rd_data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005F1B"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data[1]_i_10_n_0\,
      I3 => p_20_in(1),
      I4 => \reg_rd_data_reg[1]\,
      O => sts_start_reg_1
    );
\reg_rd_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(20),
      I1 => \reg_rd_data[31]_i_3\(20),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(20),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(20),
      O => \cfg_trig_pre_samp_reg[20]\
    );
\reg_rd_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(21),
      I1 => \reg_rd_data[31]_i_3\(21),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(21),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(21),
      O => \cfg_trig_pre_samp_reg[21]\
    );
\reg_rd_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(22),
      I1 => \reg_rd_data[31]_i_3\(22),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(22),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(22),
      O => \cfg_trig_pre_samp_reg[22]\
    );
\reg_rd_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(23),
      I1 => \reg_rd_data[31]_i_3\(23),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(23),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(23),
      O => \cfg_trig_pre_samp_reg[23]\
    );
\reg_rd_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(24),
      I1 => \reg_rd_data[31]_i_3\(24),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(24),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(24),
      O => \cfg_trig_pre_samp_reg[24]\
    );
\reg_rd_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(25),
      I1 => \reg_rd_data[31]_i_3\(25),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(25),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(25),
      O => \cfg_trig_pre_samp_reg[25]\
    );
\reg_rd_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(26),
      I1 => \reg_rd_data[31]_i_3\(26),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(26),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(26),
      O => \cfg_trig_pre_samp_reg[26]\
    );
\reg_rd_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(27),
      I1 => \reg_rd_data[31]_i_3\(27),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(27),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(27),
      O => \cfg_trig_pre_samp_reg[27]\
    );
\reg_rd_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(28),
      I1 => \reg_rd_data[31]_i_3\(28),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(28),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(28),
      O => \cfg_trig_pre_samp_reg[28]\
    );
\reg_rd_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(29),
      I1 => \reg_rd_data[31]_i_3\(29),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(29),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(29),
      O => \cfg_trig_pre_samp_reg[29]\
    );
\reg_rd_data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(2),
      I1 => \reg_rd_data[31]_i_3\(2),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(2),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(2),
      O => \reg_rd_data[2]_i_19_n_0\
    );
\reg_rd_data[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \reg_rd_data[2]_i_19_n_0\,
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => \reg_rd_data_reg[17]\,
      I4 => \reg_rd_data_reg[2]_i_3\,
      O => sts_start_reg_0
    );
\reg_rd_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(30),
      I1 => \reg_rd_data[31]_i_3\(30),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(30),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(30),
      O => \cfg_trig_pre_samp_reg[30]\
    );
\reg_rd_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \reg_rd_data[31]_i_3\(31),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_overflow,
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_overflow,
      O => \cfg_trig_pre_samp_reg[31]\
    );
\reg_rd_data[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => Q(3),
      I1 => \reg_rd_data[31]_i_3\(3),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => sts_trig_post_cnt(3),
      O => \reg_rd_data[3]_i_10_n_0\
    );
\reg_rd_data[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15150415FFFFFFFF"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \^sts_trig_reg_0\(0),
      I3 => \reg_rd_data_reg[5]\(3),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => \reg_rd_data_reg[17]_2\,
      O => \reg_rd_data[3]_i_11__0_n_0\
    );
\reg_rd_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF40FF"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_0\,
      I1 => \reg_rd_data_reg[17]_1\,
      I2 => sts_trig_pre_cnt(3),
      I3 => \reg_rd_data_reg[17]\,
      I4 => \reg_rd_data[3]_i_10_n_0\,
      I5 => \reg_rd_data[3]_i_11__0_n_0\,
      O => \sts_trig_pre_cnt_reg[3]_0\
    );
\reg_rd_data[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => sts_trig_post_cnt(4),
      O => \reg_rd_data[4]_i_14_n_0\
    );
\reg_rd_data[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => \reg_rd_data_reg[5]\(4),
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]\,
      I4 => \reg_rd_data[4]_i_8_n_0\,
      O => \cfg_trig_mask_reg[4]\
    );
\reg_rd_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530F530053FF53F0"
    )
        port map (
      I0 => Q(4),
      I1 => \reg_rd_data[31]_i_3\(4),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data[4]_i_14_n_0\,
      I5 => sts_trig_pre_cnt(4),
      O => \reg_rd_data[4]_i_8_n_0\
    );
\reg_rd_data[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => sts_trig_post_cnt(5),
      O => \reg_rd_data[5]_i_14_n_0\
    );
\reg_rd_data[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => \reg_rd_data_reg[5]\(5),
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]\,
      I4 => \reg_rd_data[5]_i_8_n_0\,
      O => \cfg_trig_mask_reg[5]\
    );
\reg_rd_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530F530053FF53F0"
    )
        port map (
      I0 => Q(5),
      I1 => \reg_rd_data[31]_i_3\(5),
      I2 => \reg_rd_data_reg[17]_1\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data[5]_i_14_n_0\,
      I5 => sts_trig_pre_cnt(5),
      O => \reg_rd_data[5]_i_8_n_0\
    );
\reg_rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[6]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[6]\,
      I5 => \reg_rd_data_reg[6]_0\,
      O => D(0)
    );
\reg_rd_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(6),
      I1 => \reg_rd_data[31]_i_3\(6),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(6),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(6),
      O => \reg_rd_data[6]_i_2_n_0\
    );
\reg_rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[7]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[7]\,
      I5 => \reg_rd_data_reg[7]_0\,
      O => D(1)
    );
\reg_rd_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(7),
      I1 => \reg_rd_data[31]_i_3\(7),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(7),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(7),
      O => \reg_rd_data[7]_i_2_n_0\
    );
\reg_rd_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(8),
      I1 => \reg_rd_data[31]_i_3\(8),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(8),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(8),
      O => \cfg_trig_pre_samp_reg[8]\
    );
\reg_rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10551000"
    )
        port map (
      I0 => \reg_rd_data_reg[17]_3\,
      I1 => \reg_rd_data[9]_i_2_n_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[17]_2\,
      I4 => \reg_rd_data_reg[9]\,
      I5 => \reg_rd_data_reg[9]_0\,
      O => D(2)
    );
\reg_rd_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => Q(9),
      I1 => \reg_rd_data[31]_i_3\(9),
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => sts_trig_pre_cnt(9),
      I4 => \reg_rd_data_reg[17]_1\,
      I5 => sts_trig_post_cnt(9),
      O => \reg_rd_data[9]_i_2_n_0\
    );
state_ns1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_ns1_carry_n_0,
      CO(2) => state_ns1_carry_n_1,
      CO(1) => state_ns1_carry_n_2,
      CO(0) => state_ns1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_ns1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state_ns1_carry_i_1_n_0,
      S(2) => state_ns1_carry_i_2_n_0,
      S(1) => state_ns1_carry_i_3_n_0,
      S(0) => state_ns1_carry_i_4_n_0
    );
\state_ns1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_ns1_carry_n_0,
      CO(3) => \state_ns1_carry__0_n_0\,
      CO(2) => \state_ns1_carry__0_n_1\,
      CO(1) => \state_ns1_carry__0_n_2\,
      CO(0) => \state_ns1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state_ns1_carry__0_i_1_n_0\,
      S(2) => \state_ns1_carry__0_i_2_n_0\,
      S(1) => \state_ns1_carry__0_i_3_n_0\,
      S(0) => \state_ns1_carry__0_i_4_n_0\
    );
\state_ns1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(23),
      I1 => sts_trig_pre_cnt(23),
      I2 => sts_trig_pre_cnt(21),
      I3 => state_ns20_in(21),
      I4 => sts_trig_pre_cnt(22),
      I5 => state_ns20_in(22),
      O => \state_ns1_carry__0_i_1_n_0\
    );
\state_ns1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(20),
      I1 => sts_trig_pre_cnt(20),
      I2 => sts_trig_pre_cnt(18),
      I3 => state_ns20_in(18),
      I4 => sts_trig_pre_cnt(19),
      I5 => state_ns20_in(19),
      O => \state_ns1_carry__0_i_2_n_0\
    );
\state_ns1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(17),
      I1 => sts_trig_pre_cnt(17),
      I2 => sts_trig_pre_cnt(15),
      I3 => state_ns20_in(15),
      I4 => sts_trig_pre_cnt(16),
      I5 => state_ns20_in(16),
      O => \state_ns1_carry__0_i_3_n_0\
    );
\state_ns1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(14),
      I1 => sts_trig_pre_cnt(14),
      I2 => sts_trig_pre_cnt(12),
      I3 => state_ns20_in(12),
      I4 => sts_trig_pre_cnt(13),
      I5 => state_ns20_in(13),
      O => \state_ns1_carry__0_i_4_n_0\
    );
\state_ns1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_carry__0_n_0\,
      CO(3) => \NLW_state_ns1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => state_ns11_out,
      CO(1) => \state_ns1_carry__1_n_2\,
      CO(0) => \state_ns1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state_ns1_carry__1_i_1_n_0\,
      S(1) => \state_ns1_carry__1_i_2_n_0\,
      S(0) => \state_ns1_carry__1_i_3_n_0\
    );
\state_ns1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state_ns20_in(31),
      I1 => \sts_trig_pre_cnt_reg_n_0_[31]\,
      I2 => state_ns20_in(30),
      I3 => sts_trig_pre_cnt(30),
      O => \state_ns1_carry__1_i_1_n_0\
    );
\state_ns1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(29),
      I1 => sts_trig_pre_cnt(29),
      I2 => sts_trig_pre_cnt(27),
      I3 => state_ns20_in(27),
      I4 => sts_trig_pre_cnt(28),
      I5 => state_ns20_in(28),
      O => \state_ns1_carry__1_i_2_n_0\
    );
\state_ns1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(26),
      I1 => sts_trig_pre_cnt(26),
      I2 => sts_trig_pre_cnt(24),
      I3 => state_ns20_in(24),
      I4 => sts_trig_pre_cnt(25),
      I5 => state_ns20_in(25),
      O => \state_ns1_carry__1_i_3_n_0\
    );
state_ns1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(11),
      I1 => sts_trig_pre_cnt(11),
      I2 => sts_trig_pre_cnt(9),
      I3 => state_ns20_in(9),
      I4 => sts_trig_pre_cnt(10),
      I5 => state_ns20_in(10),
      O => state_ns1_carry_i_1_n_0
    );
state_ns1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state_ns20_in(8),
      I1 => sts_trig_pre_cnt(8),
      I2 => sts_trig_pre_cnt(6),
      I3 => state_ns20_in(6),
      I4 => sts_trig_pre_cnt(7),
      I5 => state_ns20_in(7),
      O => state_ns1_carry_i_2_n_0
    );
state_ns1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sts_trig_pre_cnt(5),
      I1 => state_ns20_in(5),
      I2 => sts_trig_pre_cnt(3),
      I3 => state_ns20_in(3),
      I4 => state_ns20_in(4),
      I5 => sts_trig_pre_cnt(4),
      O => state_ns1_carry_i_3_n_0
    );
state_ns1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(0),
      I1 => sts_trig_pre_cnt(0),
      I2 => sts_trig_pre_cnt(2),
      I3 => state_ns20_in(2),
      I4 => sts_trig_pre_cnt(1),
      I5 => state_ns20_in(1),
      O => state_ns1_carry_i_4_n_0
    );
\state_ns1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_ns1_inferred__0/i__carry_n_0\,
      CO(2) => \state_ns1_inferred__0/i__carry_n_1\,
      CO(1) => \state_ns1_inferred__0/i__carry_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\state_ns1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_inferred__0/i__carry_n_0\,
      CO(3) => \state_ns1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state_ns1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state_ns1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\state_ns1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state_ns1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => state_ns1,
      CO(1) => \state_ns1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state_ns1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_ns1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1) => \i__carry__1_i_2__0_n_0\,
      S(0) => \i__carry__1_i_3__0_n_0\
    );
state_ns2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_ns2_carry_n_0,
      CO(2) => state_ns2_carry_n_1,
      CO(1) => state_ns2_carry_n_2,
      CO(0) => state_ns2_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => state_ns20_in(4 downto 1),
      S(3) => state_ns2_carry_i_1_n_0,
      S(2) => state_ns2_carry_i_2_n_0,
      S(1) => state_ns2_carry_i_3_n_0,
      S(0) => state_ns2_carry_i_4_n_0
    );
\state_ns2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_ns2_carry_n_0,
      CO(3) => \state_ns2_carry__0_n_0\,
      CO(2) => \state_ns2_carry__0_n_1\,
      CO(1) => \state_ns2_carry__0_n_2\,
      CO(0) => \state_ns2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => state_ns20_in(8 downto 5),
      S(3) => \state_ns2_carry__0_i_1_n_0\,
      S(2) => \state_ns2_carry__0_i_2_n_0\,
      S(1) => \state_ns2_carry__0_i_3_n_0\,
      S(0) => \state_ns2_carry__0_i_4_n_0\
    );
\state_ns2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_ns2_carry__0_i_1_n_0\
    );
\state_ns2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_ns2_carry__0_i_2_n_0\
    );
\state_ns2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_ns2_carry__0_i_3_n_0\
    );
\state_ns2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_ns2_carry__0_i_4_n_0\
    );
\state_ns2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__0_n_0\,
      CO(3) => \state_ns2_carry__1_n_0\,
      CO(2) => \state_ns2_carry__1_n_1\,
      CO(1) => \state_ns2_carry__1_n_2\,
      CO(0) => \state_ns2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => state_ns20_in(12 downto 9),
      S(3) => \state_ns2_carry__1_i_1_n_0\,
      S(2) => \state_ns2_carry__1_i_2_n_0\,
      S(1) => \state_ns2_carry__1_i_3_n_0\,
      S(0) => \state_ns2_carry__1_i_4_n_0\
    );
\state_ns2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_ns2_carry__1_i_1_n_0\
    );
\state_ns2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_ns2_carry__1_i_2_n_0\
    );
\state_ns2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_ns2_carry__1_i_3_n_0\
    );
\state_ns2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_ns2_carry__1_i_4_n_0\
    );
\state_ns2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__1_n_0\,
      CO(3) => \state_ns2_carry__2_n_0\,
      CO(2) => \state_ns2_carry__2_n_1\,
      CO(1) => \state_ns2_carry__2_n_2\,
      CO(0) => \state_ns2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => state_ns20_in(16 downto 13),
      S(3) => \state_ns2_carry__2_i_1_n_0\,
      S(2) => \state_ns2_carry__2_i_2_n_0\,
      S(1) => \state_ns2_carry__2_i_3_n_0\,
      S(0) => \state_ns2_carry__2_i_4_n_0\
    );
\state_ns2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_ns2_carry__2_i_1_n_0\
    );
\state_ns2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_ns2_carry__2_i_2_n_0\
    );
\state_ns2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_ns2_carry__2_i_3_n_0\
    );
\state_ns2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_ns2_carry__2_i_4_n_0\
    );
\state_ns2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__2_n_0\,
      CO(3) => \state_ns2_carry__3_n_0\,
      CO(2) => \state_ns2_carry__3_n_1\,
      CO(1) => \state_ns2_carry__3_n_2\,
      CO(0) => \state_ns2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => state_ns20_in(20 downto 17),
      S(3) => \state_ns2_carry__3_i_1_n_0\,
      S(2) => \state_ns2_carry__3_i_2_n_0\,
      S(1) => \state_ns2_carry__3_i_3_n_0\,
      S(0) => \state_ns2_carry__3_i_4_n_0\
    );
\state_ns2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_ns2_carry__3_i_1_n_0\
    );
\state_ns2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_ns2_carry__3_i_2_n_0\
    );
\state_ns2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_ns2_carry__3_i_3_n_0\
    );
\state_ns2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_ns2_carry__3_i_4_n_0\
    );
\state_ns2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__3_n_0\,
      CO(3) => \state_ns2_carry__4_n_0\,
      CO(2) => \state_ns2_carry__4_n_1\,
      CO(1) => \state_ns2_carry__4_n_2\,
      CO(0) => \state_ns2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => state_ns20_in(24 downto 21),
      S(3) => \state_ns2_carry__4_i_1_n_0\,
      S(2) => \state_ns2_carry__4_i_2_n_0\,
      S(1) => \state_ns2_carry__4_i_3_n_0\,
      S(0) => \state_ns2_carry__4_i_4_n_0\
    );
\state_ns2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_ns2_carry__4_i_1_n_0\
    );
\state_ns2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_ns2_carry__4_i_2_n_0\
    );
\state_ns2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_ns2_carry__4_i_3_n_0\
    );
\state_ns2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_ns2_carry__4_i_4_n_0\
    );
\state_ns2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__4_n_0\,
      CO(3) => \state_ns2_carry__5_n_0\,
      CO(2) => \state_ns2_carry__5_n_1\,
      CO(1) => \state_ns2_carry__5_n_2\,
      CO(0) => \state_ns2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => state_ns20_in(28 downto 25),
      S(3) => \state_ns2_carry__5_i_1_n_0\,
      S(2) => \state_ns2_carry__5_i_2_n_0\,
      S(1) => \state_ns2_carry__5_i_3_n_0\,
      S(0) => \state_ns2_carry__5_i_4_n_0\
    );
\state_ns2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \state_ns2_carry__5_i_1_n_0\
    );
\state_ns2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_ns2_carry__5_i_2_n_0\
    );
\state_ns2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_ns2_carry__5_i_3_n_0\
    );
\state_ns2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_ns2_carry__5_i_4_n_0\
    );
\state_ns2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state_ns2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_ns2_carry__6_n_2\,
      CO(0) => \state_ns2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(30 downto 29),
      O(3) => \NLW_state_ns2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => state_ns20_in(31 downto 29),
      S(3) => '0',
      S(2) => \state_ns2_carry__6_i_1_n_0\,
      S(1) => \state_ns2_carry__6_i_2_n_0\,
      S(0) => \state_ns2_carry__6_i_3_n_0\
    );
\state_ns2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \state_ns2_carry__6_i_1_n_0\
    );
\state_ns2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \state_ns2_carry__6_i_2_n_0\
    );
\state_ns2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \state_ns2_carry__6_i_3_n_0\
    );
state_ns2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => state_ns2_carry_i_1_n_0
    );
state_ns2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => state_ns2_carry_i_2_n_0
    );
state_ns2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => state_ns2_carry_i_3_n_0
    );
state_ns2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => state_ns2_carry_i_4_n_0
    );
\state_ns2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_ns2_inferred__0/i__carry_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry_n_3\,
      CYINIT => \reg_rd_data[31]_i_3\(0),
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(4 downto 1),
      O(3 downto 0) => state_ns2(4 downto 1),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__0_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__0_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__0_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(8 downto 5),
      O(3 downto 0) => state_ns2(8 downto 5),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__0_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__1_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__1_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__1_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(12 downto 9),
      O(3 downto 0) => state_ns2(12 downto 9),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__1_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__2_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__2_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__2_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(16 downto 13),
      O(3 downto 0) => state_ns2(16 downto 13),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__2_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__3_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__3_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__3_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(20 downto 17),
      O(3 downto 0) => state_ns2(20 downto 17),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__3_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__4_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__4_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__4_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(24 downto 21),
      O(3 downto 0) => state_ns2(24 downto 21),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__4_n_0\,
      CO(3) => \state_ns2_inferred__0/i__carry__5_n_0\,
      CO(2) => \state_ns2_inferred__0/i__carry__5_n_1\,
      CO(1) => \state_ns2_inferred__0/i__carry__5_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_rd_data[31]_i_3\(28 downto 25),
      O(3 downto 0) => state_ns2(28 downto 25),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\state_ns2_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_ns2_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_state_ns2_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_ns2_inferred__0/i__carry__6_n_2\,
      CO(0) => \state_ns2_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \reg_rd_data[31]_i_3\(30 downto 29),
      O(3) => \NLW_state_ns2_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => state_ns2(31 downto 29),
      S(3) => '0',
      S(2) => \i__carry__6_i_1_n_0\,
      S(1) => \i__carry__6_i_2_n_0\,
      S(0) => \i__carry__6_i_3_n_0\
    );
sts_acquire_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAFFEAEA"
    )
        port map (
      I0 => \^sts_acquire_reg_0\,
      I1 => sts_acquire_i_2_n_0,
      I2 => \^event_num_trig_reg\,
      I3 => sts_acquire_reg_1,
      I4 => event_num_start,
      I5 => sts_acquire,
      O => sts_acquire_i_1_n_0
    );
sts_acquire_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(12),
      I2 => Q(10),
      I3 => Q(13),
      O => sts_acquire_i_11_n_0
    );
sts_acquire_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(16),
      I1 => Q(20),
      I2 => Q(3),
      I3 => Q(30),
      O => sts_acquire_i_12_n_0
    );
sts_acquire_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(6),
      I2 => Q(28),
      I3 => Q(2),
      I4 => sts_acquire_i_14_n_0,
      O => sts_acquire_i_13_n_0
    );
sts_acquire_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(27),
      I2 => Q(0),
      I3 => Q(11),
      O => sts_acquire_i_14_n_0
    );
sts_acquire_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => \^fsm_sequential_state_cs_reg[0]_0\,
      O => sts_acquire_i_2_n_0
    );
sts_acquire_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => sts_acquire_i_6_n_0,
      I1 => event_num_trig,
      I2 => \reg_rd_data_reg[5]\(5),
      I3 => trig_ip(5),
      I4 => sts_acquire_i_7_n_0,
      O => \^event_num_trig_reg\
    );
sts_acquire_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[0]_0\,
      I2 => state_ns1,
      I3 => \^fsm_sequential_state_cs_reg[1]_0\,
      I4 => \^fsm_sequential_state_cs_reg[2]_0\,
      I5 => \FSM_sequential_state_cs[2]_i_4_n_0\,
      O => sts_acquire
    );
sts_acquire_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trig_ip(4),
      I1 => \reg_rd_data_reg[5]\(4),
      I2 => \reg_rd_data_reg[5]\(2),
      I3 => trig_ip(2),
      I4 => \reg_rd_data_reg[5]\(3),
      I5 => trig_ip(3),
      O => sts_acquire_i_6_n_0
    );
sts_acquire_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => trig_ip(0),
      I1 => \reg_rd_data_reg[5]\(0),
      I2 => trig_ip(1),
      I3 => \reg_rd_data_reg[5]\(1),
      O => sts_acquire_i_7_n_0
    );
sts_acquire_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(9),
      I2 => Q(21),
      I3 => Q(15),
      I4 => sts_acquire_i_11_n_0,
      O => \cfg_trig_pre_samp_reg[23]_0\
    );
sts_acquire_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sts_acquire_i_12_n_0,
      I1 => Q(17),
      I2 => Q(19),
      I3 => Q(8),
      I4 => Q(26),
      I5 => sts_acquire_i_13_n_0,
      O => \cfg_trig_pre_samp_reg[17]\
    );
sts_acquire_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sts_acquire_i_1_n_0,
      Q => \^sts_acquire_reg_0\,
      R => '0'
    );
sts_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => p_20_in(1),
      I1 => event_num_start,
      I2 => event_num_stop,
      I3 => m_axi_osc1_aresetn,
      I4 => sts_start_i_2_n_0,
      O => sts_start_i_1_n_0
    );
sts_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => state_ns1,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      I4 => trig_tvalid,
      O => sts_start_i_2_n_0
    );
sts_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sts_start_i_1_n_0,
      Q => p_20_in(1),
      R => '0'
    );
\sts_trig_post_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^fsm_sequential_state_cs_reg[2]_0\,
      I1 => \^fsm_sequential_state_cs_reg[1]_0\,
      I2 => trig_tvalid,
      I3 => \^fsm_sequential_state_cs_reg[0]_0\,
      O => sts_trig_post_cnt0
    );
\sts_trig_post_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sts_trig_post_cnt(0),
      O => \sts_trig_post_cnt[0]_i_3_n_0\
    );
\sts_trig_post_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2_n_7\,
      Q => sts_trig_post_cnt(0),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sts_trig_post_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sts_trig_post_cnt_reg[0]_i_2_n_4\,
      O(2) => \sts_trig_post_cnt_reg[0]_i_2_n_5\,
      O(1) => \sts_trig_post_cnt_reg[0]_i_2_n_6\,
      O(0) => \sts_trig_post_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => sts_trig_post_cnt(3 downto 1),
      S(0) => \sts_trig_post_cnt[0]_i_3_n_0\
    );
\sts_trig_post_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1_n_5\,
      Q => sts_trig_post_cnt(10),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1_n_4\,
      Q => sts_trig_post_cnt(11),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1_n_7\,
      Q => sts_trig_post_cnt(12),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[12]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[12]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[12]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(15 downto 12)
    );
\sts_trig_post_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1_n_6\,
      Q => sts_trig_post_cnt(13),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1_n_5\,
      Q => sts_trig_post_cnt(14),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[12]_i_1_n_4\,
      Q => sts_trig_post_cnt(15),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1_n_7\,
      Q => sts_trig_post_cnt(16),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[12]_i_1_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[16]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[16]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[16]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[16]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(19 downto 16)
    );
\sts_trig_post_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1_n_6\,
      Q => sts_trig_post_cnt(17),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1_n_5\,
      Q => sts_trig_post_cnt(18),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[16]_i_1_n_4\,
      Q => sts_trig_post_cnt(19),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2_n_6\,
      Q => sts_trig_post_cnt(1),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1_n_7\,
      Q => sts_trig_post_cnt(20),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[16]_i_1_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[20]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[20]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[20]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[20]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[20]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[20]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(23 downto 20)
    );
\sts_trig_post_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1_n_6\,
      Q => sts_trig_post_cnt(21),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1_n_5\,
      Q => sts_trig_post_cnt(22),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[20]_i_1_n_4\,
      Q => sts_trig_post_cnt(23),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1_n_7\,
      Q => sts_trig_post_cnt(24),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[20]_i_1_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[24]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[24]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[24]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[24]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[24]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[24]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(27 downto 24)
    );
\sts_trig_post_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1_n_6\,
      Q => sts_trig_post_cnt(25),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1_n_5\,
      Q => sts_trig_post_cnt(26),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[24]_i_1_n_4\,
      Q => sts_trig_post_cnt(27),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1_n_7\,
      Q => sts_trig_post_cnt(28),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_sts_trig_post_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sts_trig_post_cnt_reg[28]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[28]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[28]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[28]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[28]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[28]_i_1_n_7\,
      S(3) => \sts_trig_post_cnt_reg_n_0_[31]\,
      S(2 downto 0) => sts_trig_post_cnt(30 downto 28)
    );
\sts_trig_post_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1_n_6\,
      Q => sts_trig_post_cnt(29),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2_n_5\,
      Q => sts_trig_post_cnt(2),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1_n_5\,
      Q => sts_trig_post_cnt(30),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[28]_i_1_n_4\,
      Q => \sts_trig_post_cnt_reg_n_0_[31]\,
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[0]_i_2_n_4\,
      Q => sts_trig_post_cnt(3),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1_n_7\,
      Q => sts_trig_post_cnt(4),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[4]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[4]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[4]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(7 downto 4)
    );
\sts_trig_post_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1_n_6\,
      Q => sts_trig_post_cnt(5),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1_n_5\,
      Q => sts_trig_post_cnt(6),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[4]_i_1_n_4\,
      Q => sts_trig_post_cnt(7),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1_n_7\,
      Q => sts_trig_post_cnt(8),
      R => \^event_num_reset_reg\
    );
\sts_trig_post_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_post_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sts_trig_post_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sts_trig_post_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sts_trig_post_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sts_trig_post_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_post_cnt_reg[8]_i_1_n_4\,
      O(2) => \sts_trig_post_cnt_reg[8]_i_1_n_5\,
      O(1) => \sts_trig_post_cnt_reg[8]_i_1_n_6\,
      O(0) => \sts_trig_post_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => sts_trig_post_cnt(11 downto 8)
    );
\sts_trig_post_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_post_cnt0,
      D => \sts_trig_post_cnt_reg[8]_i_1_n_6\,
      Q => sts_trig_post_cnt(9),
      R => \^event_num_reset_reg\
    );
sts_trig_post_overflow_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => sts_trig_post_overflow_i_2_n_0,
      I1 => sts_trig_post_overflow_i_3_n_0,
      I2 => sts_trig_post_overflow_i_4_n_0,
      I3 => sts_trig_post_overflow_i_5_n_0,
      I4 => sts_trig_post_overflow,
      O => sts_trig_post_overflow_i_1_n_0
    );
sts_trig_post_overflow_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sts_trig_post_cnt(20),
      I1 => sts_trig_post_cnt(9),
      I2 => sts_trig_post_cnt(0),
      I3 => sts_trig_post_cnt(6),
      I4 => sts_trig_post_cnt(13),
      I5 => sts_trig_post_cnt(14),
      O => sts_trig_post_overflow_i_2_n_0
    );
sts_trig_post_overflow_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(3),
      I1 => sts_trig_post_cnt(19),
      I2 => sts_trig_post_cnt(8),
      I3 => sts_trig_post_cnt(21),
      I4 => sts_trig_post_overflow_i_6_n_0,
      O => sts_trig_post_overflow_i_3_n_0
    );
sts_trig_post_overflow_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(2),
      I1 => sts_trig_post_cnt(12),
      I2 => sts_trig_post_cnt(4),
      I3 => sts_trig_post_cnt(15),
      I4 => sts_trig_post_overflow_i_7_n_0,
      O => sts_trig_post_overflow_i_4_n_0
    );
sts_trig_post_overflow_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sts_trig_post_cnt(1),
      I1 => sts_trig_post_cnt(27),
      I2 => sts_trig_post_cnt(5),
      I3 => sts_trig_post_overflow_i_8_n_0,
      I4 => sts_trig_post_overflow_i_9_n_0,
      O => sts_trig_post_overflow_i_5_n_0
    );
sts_trig_post_overflow_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(25),
      I1 => sts_trig_post_cnt(7),
      I2 => sts_trig_post_cnt(22),
      I3 => sts_trig_post_cnt(11),
      O => sts_trig_post_overflow_i_6_n_0
    );
sts_trig_post_overflow_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sts_trig_post_cnt_reg_n_0_[31]\,
      I1 => sts_trig_post_cnt(30),
      I2 => sts_trig_post_cnt(24),
      I3 => sts_trig_post_cnt(17),
      O => sts_trig_post_overflow_i_7_n_0
    );
sts_trig_post_overflow_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sts_trig_post_cnt(18),
      I1 => sts_trig_post_overflow,
      I2 => sts_trig_post_cnt(29),
      I3 => sts_trig_post_cnt(10),
      O => sts_trig_post_overflow_i_8_n_0
    );
sts_trig_post_overflow_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_post_cnt(26),
      I1 => sts_trig_post_cnt(23),
      I2 => sts_trig_post_cnt(28),
      I3 => sts_trig_post_cnt(16),
      O => sts_trig_post_overflow_i_9_n_0
    );
sts_trig_post_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sts_trig_post_overflow_i_1_n_0,
      Q => sts_trig_post_overflow,
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trig_tvalid,
      I1 => \^fsm_sequential_state_cs_reg[2]_0\,
      I2 => \^fsm_sequential_state_cs_reg[1]_0\,
      O => sts_trig_pre_cnt0
    );
\sts_trig_pre_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sts_trig_pre_cnt(0),
      O => \sts_trig_pre_cnt[0]_i_3_n_0\
    );
\sts_trig_pre_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2_n_7\,
      Q => sts_trig_pre_cnt(0),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sts_trig_pre_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sts_trig_pre_cnt_reg[0]_i_2_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[0]_i_2_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[0]_i_2_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => sts_trig_pre_cnt(3 downto 1),
      S(0) => \sts_trig_pre_cnt[0]_i_3_n_0\
    );
\sts_trig_pre_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1_n_5\,
      Q => sts_trig_pre_cnt(10),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1_n_4\,
      Q => sts_trig_pre_cnt(11),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1_n_7\,
      Q => sts_trig_pre_cnt(12),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[12]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[12]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[12]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(15 downto 12)
    );
\sts_trig_pre_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1_n_6\,
      Q => sts_trig_pre_cnt(13),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1_n_5\,
      Q => sts_trig_pre_cnt(14),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[12]_i_1_n_4\,
      Q => sts_trig_pre_cnt(15),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1_n_7\,
      Q => sts_trig_pre_cnt(16),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[12]_i_1_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[16]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[16]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[16]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[16]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(19 downto 16)
    );
\sts_trig_pre_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1_n_6\,
      Q => sts_trig_pre_cnt(17),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1_n_5\,
      Q => sts_trig_pre_cnt(18),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[16]_i_1_n_4\,
      Q => sts_trig_pre_cnt(19),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2_n_6\,
      Q => sts_trig_pre_cnt(1),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1_n_7\,
      Q => sts_trig_pre_cnt(20),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[16]_i_1_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[20]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[20]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[20]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[20]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[20]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[20]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(23 downto 20)
    );
\sts_trig_pre_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1_n_6\,
      Q => sts_trig_pre_cnt(21),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1_n_5\,
      Q => sts_trig_pre_cnt(22),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[20]_i_1_n_4\,
      Q => sts_trig_pre_cnt(23),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1_n_7\,
      Q => sts_trig_pre_cnt(24),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[20]_i_1_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[24]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[24]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[24]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[24]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[24]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[24]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(27 downto 24)
    );
\sts_trig_pre_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1_n_6\,
      Q => sts_trig_pre_cnt(25),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1_n_5\,
      Q => sts_trig_pre_cnt(26),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[24]_i_1_n_4\,
      Q => sts_trig_pre_cnt(27),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1_n_7\,
      Q => sts_trig_pre_cnt(28),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_sts_trig_pre_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sts_trig_pre_cnt_reg[28]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[28]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[28]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[28]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[28]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[28]_i_1_n_7\,
      S(3) => \sts_trig_pre_cnt_reg_n_0_[31]\,
      S(2 downto 0) => sts_trig_pre_cnt(30 downto 28)
    );
\sts_trig_pre_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1_n_6\,
      Q => sts_trig_pre_cnt(29),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2_n_5\,
      Q => sts_trig_pre_cnt(2),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1_n_5\,
      Q => sts_trig_pre_cnt(30),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[28]_i_1_n_4\,
      Q => \sts_trig_pre_cnt_reg_n_0_[31]\,
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[0]_i_2_n_4\,
      Q => sts_trig_pre_cnt(3),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1_n_7\,
      Q => sts_trig_pre_cnt(4),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[4]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[4]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[4]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(7 downto 4)
    );
\sts_trig_pre_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1_n_6\,
      Q => sts_trig_pre_cnt(5),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1_n_5\,
      Q => sts_trig_pre_cnt(6),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[4]_i_1_n_4\,
      Q => sts_trig_pre_cnt(7),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1_n_7\,
      Q => sts_trig_pre_cnt(8),
      R => \^event_num_reset_reg\
    );
\sts_trig_pre_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sts_trig_pre_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sts_trig_pre_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sts_trig_pre_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sts_trig_pre_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sts_trig_pre_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sts_trig_pre_cnt_reg[8]_i_1_n_4\,
      O(2) => \sts_trig_pre_cnt_reg[8]_i_1_n_5\,
      O(1) => \sts_trig_pre_cnt_reg[8]_i_1_n_6\,
      O(0) => \sts_trig_pre_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => sts_trig_pre_cnt(11 downto 8)
    );
\sts_trig_pre_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => sts_trig_pre_cnt0,
      D => \sts_trig_pre_cnt_reg[8]_i_1_n_6\,
      Q => sts_trig_pre_cnt(9),
      R => \^event_num_reset_reg\
    );
sts_trig_pre_overflow_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => sts_trig_pre_overflow_i_2_n_0,
      I1 => sts_trig_pre_overflow_i_3_n_0,
      I2 => sts_trig_pre_overflow_i_4_n_0,
      I3 => sts_trig_pre_overflow_i_5_n_0,
      I4 => sts_trig_pre_overflow,
      O => sts_trig_pre_overflow_i_1_n_0
    );
sts_trig_pre_overflow_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(14),
      I1 => sts_trig_pre_overflow,
      I2 => sts_trig_pre_cnt(3),
      I3 => sts_trig_pre_cnt(13),
      I4 => sts_trig_pre_cnt(1),
      I5 => sts_trig_pre_cnt(9),
      O => sts_trig_pre_overflow_i_2_n_0
    );
sts_trig_pre_overflow_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(8),
      I1 => sts_trig_pre_cnt(18),
      I2 => sts_trig_pre_cnt(20),
      I3 => sts_trig_pre_cnt(23),
      I4 => sts_trig_pre_overflow_i_6_n_0,
      O => sts_trig_pre_overflow_i_3_n_0
    );
sts_trig_pre_overflow_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(15),
      I1 => sts_trig_pre_cnt(26),
      I2 => sts_trig_pre_cnt(11),
      I3 => sts_trig_pre_cnt(25),
      I4 => sts_trig_pre_overflow_i_7_n_0,
      O => sts_trig_pre_overflow_i_4_n_0
    );
sts_trig_pre_overflow_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sts_trig_pre_cnt(2),
      I1 => sts_trig_pre_cnt(6),
      I2 => sts_trig_pre_cnt(4),
      I3 => sts_trig_pre_overflow_i_8_n_0,
      I4 => sts_trig_pre_overflow_i_9_n_0,
      O => sts_trig_pre_overflow_i_5_n_0
    );
sts_trig_pre_overflow_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(30),
      I1 => sts_trig_pre_cnt(21),
      I2 => sts_trig_pre_cnt(28),
      I3 => sts_trig_pre_cnt(27),
      O => sts_trig_pre_overflow_i_6_n_0
    );
sts_trig_pre_overflow_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(29),
      I1 => sts_trig_pre_cnt(5),
      I2 => \sts_trig_pre_cnt_reg_n_0_[31]\,
      I3 => sts_trig_pre_cnt(19),
      O => sts_trig_pre_overflow_i_7_n_0
    );
sts_trig_pre_overflow_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(17),
      I1 => sts_trig_pre_cnt(7),
      I2 => sts_trig_pre_cnt(16),
      I3 => sts_trig_pre_cnt(0),
      O => sts_trig_pre_overflow_i_8_n_0
    );
sts_trig_pre_overflow_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sts_trig_pre_cnt(24),
      I1 => sts_trig_pre_cnt(10),
      I2 => sts_trig_pre_cnt(22),
      I3 => sts_trig_pre_cnt(12),
      O => sts_trig_pre_overflow_i_9_n_0
    );
sts_trig_pre_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sts_trig_pre_overflow_i_1_n_0,
      Q => sts_trig_pre_overflow,
      R => \^event_num_reset_reg\
    );
sts_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sts_trig_reg_1,
      Q => \^sts_trig_reg_0\(0),
      R => \^event_num_reset_reg\
    );
\upsize_buf[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      O => \m_axis_tdata_reg[15]_2\(0)
    );
\upsize_buf[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      O => \m_axis_tdata_reg[15]_2\(1)
    );
\upsize_buf[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      O => \m_axis_tdata_reg[15]_2\(2)
    );
\upsize_buf[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      O => \m_axis_tdata_reg[15]_2\(3)
    );
\upsize_buf[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      O => \m_axis_tdata_reg[15]_2\(4)
    );
\upsize_buf[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      O => \m_axis_tdata_reg[15]_2\(5)
    );
\upsize_buf[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      O => \m_axis_tdata_reg[15]_2\(6)
    );
\upsize_buf[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      O => \m_axis_tdata_reg[15]_2\(7)
    );
\upsize_buf[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][0]_0\,
      O => \m_axis_tdata_reg[15]_1\(0)
    );
\upsize_buf[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][1]\,
      O => \m_axis_tdata_reg[15]_1\(1)
    );
\upsize_buf[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][2]\,
      O => \m_axis_tdata_reg[15]_1\(2)
    );
\upsize_buf[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][3]\,
      O => \m_axis_tdata_reg[15]_1\(3)
    );
\upsize_buf[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][4]\,
      O => \m_axis_tdata_reg[15]_1\(4)
    );
\upsize_buf[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][5]\,
      O => \m_axis_tdata_reg[15]_1\(5)
    );
\upsize_buf[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][6]\,
      O => \m_axis_tdata_reg[15]_1\(6)
    );
\upsize_buf[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      I3 => \upsize_buf_reg[2][0]\,
      I4 => \upsize_buf_reg[7][7]\,
      O => \m_axis_tdata_reg[15]_1\(7)
    );
\upsize_buf[7][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(8),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(0),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][0]_0\,
      O => \m_axis_tdata_reg[15]_0\(0)
    );
\upsize_buf[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(9),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(1),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][1]\,
      O => \m_axis_tdata_reg[15]_0\(1)
    );
\upsize_buf[7][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(10),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(2),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][2]\,
      O => \m_axis_tdata_reg[15]_0\(2)
    );
\upsize_buf[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(11),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(3),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][3]\,
      O => \m_axis_tdata_reg[15]_0\(3)
    );
\upsize_buf[7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(12),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(4),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][4]\,
      O => \m_axis_tdata_reg[15]_0\(4)
    );
\upsize_buf[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(13),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(5),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][5]\,
      O => \m_axis_tdata_reg[15]_0\(5)
    );
\upsize_buf[7][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(14),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(6),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][6]\,
      O => \m_axis_tdata_reg[15]_0\(6)
    );
\upsize_buf[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^acq_tdata\(15),
      I1 => \upsize_buf_reg[0][7]\,
      I2 => \^acq_tdata\(7),
      I3 => \upsize_buf_reg[7][0]\,
      I4 => \upsize_buf_reg[7][7]\,
      O => \m_axis_tdata_reg[15]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_calib is
  port (
    ramp_sig_reg_0_sp_1 : out STD_LOGIC;
    ramp_sig_reg_1_sp_1 : out STD_LOGIC;
    ramp_sig_reg_2_sp_1 : out STD_LOGIC;
    ramp_sig_reg_3_sp_1 : out STD_LOGIC;
    ramp_sig_reg_4_sp_1 : out STD_LOGIC;
    ramp_sig_reg_5_sp_1 : out STD_LOGIC;
    ramp_sig_reg_6_sp_1 : out STD_LOGIC;
    ramp_sig_reg_7_sp_1 : out STD_LOGIC;
    ramp_sig_reg_8_sp_1 : out STD_LOGIC;
    ramp_sig_reg_9_sp_1 : out STD_LOGIC;
    ramp_sig_reg_10_sp_1 : out STD_LOGIC;
    ramp_sig_reg_11_sp_1 : out STD_LOGIC;
    ramp_sig_reg_12_sp_1 : out STD_LOGIC;
    ramp_sig_reg_13_sp_1 : out STD_LOGIC;
    ramp_sig_reg_14_sp_1 : out STD_LOGIC;
    ramp_sig_reg_15_sp_1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc_sum_reg[31]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ramp_sig_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \offset_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gain_calc_r_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_calib : entity is "osc_calib";
end system_rp_oscilloscope_0_osc_calib;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_calib is
  signal A : STD_LOGIC_VECTOR ( 16 downto 15 );
  signal B : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal adc_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc_sum[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal calib_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gain_calc_r_reg_n_106 : STD_LOGIC;
  signal gain_calc_r_reg_n_107 : STD_LOGIC;
  signal gain_calc_r_reg_n_108 : STD_LOGIC;
  signal gain_calc_r_reg_n_109 : STD_LOGIC;
  signal gain_calc_r_reg_n_110 : STD_LOGIC;
  signal gain_calc_r_reg_n_111 : STD_LOGIC;
  signal gain_calc_r_reg_n_112 : STD_LOGIC;
  signal gain_calc_r_reg_n_113 : STD_LOGIC;
  signal gain_calc_r_reg_n_114 : STD_LOGIC;
  signal gain_calc_r_reg_n_115 : STD_LOGIC;
  signal gain_calc_r_reg_n_116 : STD_LOGIC;
  signal gain_calc_r_reg_n_117 : STD_LOGIC;
  signal gain_calc_r_reg_n_118 : STD_LOGIC;
  signal gain_calc_r_reg_n_119 : STD_LOGIC;
  signal gain_calc_r_reg_n_120 : STD_LOGIC;
  signal gain_calc_r_reg_n_121 : STD_LOGIC;
  signal gain_calc_r_reg_n_122 : STD_LOGIC;
  signal gain_calc_r_reg_n_123 : STD_LOGIC;
  signal gain_calc_r_reg_n_124 : STD_LOGIC;
  signal gain_calc_r_reg_n_125 : STD_LOGIC;
  signal gain_calc_r_reg_n_126 : STD_LOGIC;
  signal gain_calc_r_reg_n_127 : STD_LOGIC;
  signal gain_calc_r_reg_n_128 : STD_LOGIC;
  signal gain_calc_r_reg_n_129 : STD_LOGIC;
  signal gain_calc_r_reg_n_130 : STD_LOGIC;
  signal gain_calc_r_reg_n_131 : STD_LOGIC;
  signal gain_calc_r_reg_n_132 : STD_LOGIC;
  signal gain_calc_r_reg_n_133 : STD_LOGIC;
  signal gain_calc_r_reg_n_134 : STD_LOGIC;
  signal gain_calc_r_reg_n_135 : STD_LOGIC;
  signal gain_calc_r_reg_n_136 : STD_LOGIC;
  signal gain_calc_r_reg_n_137 : STD_LOGIC;
  signal gain_calc_r_reg_n_138 : STD_LOGIC;
  signal gain_calc_r_reg_n_139 : STD_LOGIC;
  signal gain_calc_r_reg_n_140 : STD_LOGIC;
  signal gain_calc_r_reg_n_141 : STD_LOGIC;
  signal gain_calc_r_reg_n_142 : STD_LOGIC;
  signal gain_calc_r_reg_n_143 : STD_LOGIC;
  signal gain_calc_r_reg_n_144 : STD_LOGIC;
  signal gain_calc_r_reg_n_145 : STD_LOGIC;
  signal gain_calc_r_reg_n_146 : STD_LOGIC;
  signal gain_calc_r_reg_n_147 : STD_LOGIC;
  signal gain_calc_r_reg_n_148 : STD_LOGIC;
  signal gain_calc_r_reg_n_149 : STD_LOGIC;
  signal gain_calc_r_reg_n_150 : STD_LOGIC;
  signal gain_calc_r_reg_n_151 : STD_LOGIC;
  signal gain_calc_r_reg_n_152 : STD_LOGIC;
  signal gain_calc_r_reg_n_153 : STD_LOGIC;
  signal gain_calc_reg_n_100 : STD_LOGIC;
  signal gain_calc_reg_n_101 : STD_LOGIC;
  signal gain_calc_reg_n_102 : STD_LOGIC;
  signal gain_calc_reg_n_103 : STD_LOGIC;
  signal gain_calc_reg_n_104 : STD_LOGIC;
  signal gain_calc_reg_n_105 : STD_LOGIC;
  signal gain_calc_reg_n_76 : STD_LOGIC;
  signal gain_calc_reg_n_93 : STD_LOGIC;
  signal gain_calc_reg_n_94 : STD_LOGIC;
  signal gain_calc_reg_n_95 : STD_LOGIC;
  signal gain_calc_reg_n_96 : STD_LOGIC;
  signal gain_calc_reg_n_97 : STD_LOGIC;
  signal gain_calc_reg_n_98 : STD_LOGIC;
  signal gain_calc_reg_n_99 : STD_LOGIC;
  signal gain_max : STD_LOGIC;
  signal gain_min : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1__2_n_0\ : STD_LOGIC;
  signal offset : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \offset_calc[11]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_6_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[0]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[10]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[11]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[12]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[13]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[14]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[1]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[2]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[3]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[4]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[5]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[6]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[7]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[8]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[9]\ : STD_LOGIC;
  signal offset_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ramp_sig_reg_0_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_10_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_11_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_12_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_13_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_14_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_15_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_1_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_2_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_3_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_4_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_5_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_6_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_7_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_8_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_9_sn_1 : STD_LOGIC;
  signal \NLW_adc_sum_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gain_calc_r_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_calc_r_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_calc_r_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_calc_r_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_calc_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_calc_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_calc_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_calc_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_gain_calc_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_offset_calc_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_offset_calc_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adc_sum_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_1__2\ : label is "soft_lutpair274";
begin
  ramp_sig_reg_0_sp_1 <= ramp_sig_reg_0_sn_1;
  ramp_sig_reg_10_sp_1 <= ramp_sig_reg_10_sn_1;
  ramp_sig_reg_11_sp_1 <= ramp_sig_reg_11_sn_1;
  ramp_sig_reg_12_sp_1 <= ramp_sig_reg_12_sn_1;
  ramp_sig_reg_13_sp_1 <= ramp_sig_reg_13_sn_1;
  ramp_sig_reg_14_sp_1 <= ramp_sig_reg_14_sn_1;
  ramp_sig_reg_15_sp_1 <= ramp_sig_reg_15_sn_1;
  ramp_sig_reg_1_sp_1 <= ramp_sig_reg_1_sn_1;
  ramp_sig_reg_2_sp_1 <= ramp_sig_reg_2_sn_1;
  ramp_sig_reg_3_sp_1 <= ramp_sig_reg_3_sn_1;
  ramp_sig_reg_4_sp_1 <= ramp_sig_reg_4_sn_1;
  ramp_sig_reg_5_sp_1 <= ramp_sig_reg_5_sn_1;
  ramp_sig_reg_6_sp_1 <= ramp_sig_reg_6_sn_1;
  ramp_sig_reg_7_sp_1 <= ramp_sig_reg_7_sn_1;
  ramp_sig_reg_8_sp_1 <= ramp_sig_reg_8_sn_1;
  ramp_sig_reg_9_sp_1 <= ramp_sig_reg_9_sn_1;
\adc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(0),
      Q => adc_data(0),
      R => '0'
    );
\adc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(10),
      Q => adc_data(10),
      R => '0'
    );
\adc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(11),
      Q => adc_data(11),
      R => '0'
    );
\adc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(12),
      Q => adc_data(12),
      R => '0'
    );
\adc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(13),
      Q => adc_data(13),
      R => '0'
    );
\adc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(14),
      Q => adc_data(14),
      R => '0'
    );
\adc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(15),
      Q => adc_data(15),
      R => '0'
    );
\adc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(1),
      Q => adc_data(1),
      R => '0'
    );
\adc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(2),
      Q => adc_data(2),
      R => '0'
    );
\adc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(3),
      Q => adc_data(3),
      R => '0'
    );
\adc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(4),
      Q => adc_data(4),
      R => '0'
    );
\adc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(5),
      Q => adc_data(5),
      R => '0'
    );
\adc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(6),
      Q => adc_data(6),
      R => '0'
    );
\adc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(7),
      Q => adc_data(7),
      R => '0'
    );
\adc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(8),
      Q => adc_data(8),
      R => '0'
    );
\adc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => adc_data_reg(9),
      Q => adc_data(9),
      R => '0'
    );
\adc_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(0),
      Q => adc_data_reg(0),
      R => '0'
    );
\adc_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(10),
      Q => adc_data_reg(10),
      R => '0'
    );
\adc_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(11),
      Q => adc_data_reg(11),
      R => '0'
    );
\adc_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(12),
      Q => adc_data_reg(12),
      R => '0'
    );
\adc_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(13),
      Q => adc_data_reg(13),
      R => '0'
    );
\adc_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(14),
      Q => adc_data_reg(14),
      R => '0'
    );
\adc_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(15),
      Q => adc_data_reg(15),
      R => '0'
    );
\adc_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(1),
      Q => adc_data_reg(1),
      R => '0'
    );
\adc_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(2),
      Q => adc_data_reg(2),
      R => '0'
    );
\adc_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(3),
      Q => adc_data_reg(3),
      R => '0'
    );
\adc_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(4),
      Q => adc_data_reg(4),
      R => '0'
    );
\adc_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(5),
      Q => adc_data_reg(5),
      R => '0'
    );
\adc_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(6),
      Q => adc_data_reg(6),
      R => '0'
    );
\adc_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(7),
      Q => adc_data_reg(7),
      R => '0'
    );
\adc_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(8),
      Q => adc_data_reg(8),
      R => '0'
    );
\adc_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => D(9),
      Q => adc_data_reg(9),
      R => '0'
    );
\adc_sum[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(3),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(1),
      I3 => Q(1),
      I4 => ramp_sig_reg(3),
      I5 => CO(0),
      O => \adc_sum[0]_i_2__0_n_0\
    );
\adc_sum[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(2),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(0),
      I3 => Q(1),
      I4 => ramp_sig_reg(2),
      I5 => CO(0),
      O => \adc_sum[0]_i_3__0_n_0\
    );
\adc_sum[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(1),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(1),
      I4 => ramp_sig_reg(1),
      I5 => CO(0),
      O => \adc_sum[0]_i_4__0_n_0\
    );
\adc_sum[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(0),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(1),
      I4 => ramp_sig_reg(0),
      I5 => CO(0),
      O => \adc_sum[0]_i_5__0_n_0\
    );
\adc_sum[12]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(15),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(0),
      I4 => calib_tdata(15),
      O => ramp_sig_reg_15_sn_1
    );
\adc_sum[12]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(14),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(12),
      I3 => Q(0),
      I4 => calib_tdata(14),
      O => ramp_sig_reg_14_sn_1
    );
\adc_sum[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(15),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(1),
      I4 => ramp_sig_reg(15),
      I5 => CO(0),
      O => \adc_sum[12]_i_2__0_n_0\
    );
\adc_sum[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(14),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(12),
      I3 => Q(1),
      I4 => ramp_sig_reg(14),
      I5 => CO(0),
      O => \adc_sum[12]_i_3__0_n_0\
    );
\adc_sum[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(13),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(11),
      I3 => Q(1),
      I4 => ramp_sig_reg(13),
      I5 => CO(0),
      O => \adc_sum[12]_i_4__0_n_0\
    );
\adc_sum[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(12),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(10),
      I3 => Q(1),
      I4 => ramp_sig_reg(12),
      I5 => CO(0),
      O => \adc_sum[12]_i_5__0_n_0\
    );
\adc_sum[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(7),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(5),
      I3 => Q(1),
      I4 => ramp_sig_reg(7),
      I5 => CO(0),
      O => \adc_sum[4]_i_2__0_n_0\
    );
\adc_sum[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(6),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(4),
      I3 => Q(1),
      I4 => ramp_sig_reg(6),
      I5 => CO(0),
      O => \adc_sum[4]_i_3__0_n_0\
    );
\adc_sum[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(5),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(3),
      I3 => Q(1),
      I4 => ramp_sig_reg(5),
      I5 => CO(0),
      O => \adc_sum[4]_i_4__0_n_0\
    );
\adc_sum[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(4),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(2),
      I3 => Q(1),
      I4 => ramp_sig_reg(4),
      I5 => CO(0),
      O => \adc_sum[4]_i_5__0_n_0\
    );
\adc_sum[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(11),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(9),
      I3 => Q(1),
      I4 => ramp_sig_reg(11),
      I5 => CO(0),
      O => \adc_sum[8]_i_2__0_n_0\
    );
\adc_sum[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(10),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(8),
      I3 => Q(1),
      I4 => ramp_sig_reg(10),
      I5 => CO(0),
      O => \adc_sum[8]_i_3__0_n_0\
    );
\adc_sum[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(9),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(7),
      I3 => Q(1),
      I4 => ramp_sig_reg(9),
      I5 => CO(0),
      O => \adc_sum[8]_i_4__0_n_0\
    );
\adc_sum[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(8),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(6),
      I3 => Q(1),
      I4 => ramp_sig_reg(8),
      I5 => CO(0),
      O => \adc_sum[8]_i_5__0_n_0\
    );
\adc_sum_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adc_sum_reg[0]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[0]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[0]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[0]_i_2__0_n_0\,
      DI(2) => \adc_sum[0]_i_3__0_n_0\,
      DI(1) => \adc_sum[0]_i_4__0_n_0\,
      DI(0) => \adc_sum[0]_i_5__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\adc_sum_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[8]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[12]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[12]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[12]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2__0_n_0\,
      DI(2) => \adc_sum[12]_i_3__0_n_0\,
      DI(1) => \adc_sum[12]_i_4__0_n_0\,
      DI(0) => \adc_sum[12]_i_5__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[15]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[15]\(3 downto 0)
    );
\adc_sum_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[12]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[16]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[16]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[16]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2__0_n_0\,
      DI(2) => \adc_sum[12]_i_2__0_n_0\,
      DI(1) => \adc_sum[12]_i_2__0_n_0\,
      DI(0) => \adc_sum[12]_i_2__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[15]_1\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[19]\(3 downto 0)
    );
\adc_sum_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[16]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[20]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[20]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[20]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2__0_n_0\,
      DI(2) => \adc_sum[12]_i_2__0_n_0\,
      DI(1) => \adc_sum[12]_i_2__0_n_0\,
      DI(0) => \adc_sum[12]_i_2__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[15]_2\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[23]\(3 downto 0)
    );
\adc_sum_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[20]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[24]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[24]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[24]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2__0_n_0\,
      DI(2) => \adc_sum[12]_i_2__0_n_0\,
      DI(1) => \adc_sum[12]_i_2__0_n_0\,
      DI(0) => \adc_sum[12]_i_2__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[15]_3\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[27]\(3 downto 0)
    );
\adc_sum_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_adc_sum_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \adc_sum_reg[28]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[28]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \adc_sum[12]_i_2__0_n_0\,
      DI(1) => \adc_sum[12]_i_2__0_n_0\,
      DI(0) => \adc_sum[12]_i_2__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[15]_4\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[31]_0\(3 downto 0)
    );
\adc_sum_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[0]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[4]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[4]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[4]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[4]_i_2__0_n_0\,
      DI(2) => \adc_sum[4]_i_3__0_n_0\,
      DI(1) => \adc_sum[4]_i_4__0_n_0\,
      DI(0) => \adc_sum[4]_i_5__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[7]\(3 downto 0)
    );
\adc_sum_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[4]_i_1__0_n_0\,
      CO(3) => \adc_sum_reg[8]_i_1__0_n_0\,
      CO(2) => \adc_sum_reg[8]_i_1__0_n_1\,
      CO(1) => \adc_sum_reg[8]_i_1__0_n_2\,
      CO(0) => \adc_sum_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[8]_i_2__0_n_0\,
      DI(2) => \adc_sum[8]_i_3__0_n_0\,
      DI(1) => \adc_sum[8]_i_4__0_n_0\,
      DI(0) => \adc_sum[8]_i_5__0_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[11]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[11]\(3 downto 0)
    );
gain_calc_r_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 15) => A(16 downto 15),
      A(14 downto 0) => B"000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_calc_r_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => gain_calc_r_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_calc_r_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_calc_r_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_calc_r_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_calc_r_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_calc_r_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_gain_calc_r_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_gain_calc_r_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_calc_r_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => gain_calc_r_reg_n_106,
      PCOUT(46) => gain_calc_r_reg_n_107,
      PCOUT(45) => gain_calc_r_reg_n_108,
      PCOUT(44) => gain_calc_r_reg_n_109,
      PCOUT(43) => gain_calc_r_reg_n_110,
      PCOUT(42) => gain_calc_r_reg_n_111,
      PCOUT(41) => gain_calc_r_reg_n_112,
      PCOUT(40) => gain_calc_r_reg_n_113,
      PCOUT(39) => gain_calc_r_reg_n_114,
      PCOUT(38) => gain_calc_r_reg_n_115,
      PCOUT(37) => gain_calc_r_reg_n_116,
      PCOUT(36) => gain_calc_r_reg_n_117,
      PCOUT(35) => gain_calc_r_reg_n_118,
      PCOUT(34) => gain_calc_r_reg_n_119,
      PCOUT(33) => gain_calc_r_reg_n_120,
      PCOUT(32) => gain_calc_r_reg_n_121,
      PCOUT(31) => gain_calc_r_reg_n_122,
      PCOUT(30) => gain_calc_r_reg_n_123,
      PCOUT(29) => gain_calc_r_reg_n_124,
      PCOUT(28) => gain_calc_r_reg_n_125,
      PCOUT(27) => gain_calc_r_reg_n_126,
      PCOUT(26) => gain_calc_r_reg_n_127,
      PCOUT(25) => gain_calc_r_reg_n_128,
      PCOUT(24) => gain_calc_r_reg_n_129,
      PCOUT(23) => gain_calc_r_reg_n_130,
      PCOUT(22) => gain_calc_r_reg_n_131,
      PCOUT(21) => gain_calc_r_reg_n_132,
      PCOUT(20) => gain_calc_r_reg_n_133,
      PCOUT(19) => gain_calc_r_reg_n_134,
      PCOUT(18) => gain_calc_r_reg_n_135,
      PCOUT(17) => gain_calc_r_reg_n_136,
      PCOUT(16) => gain_calc_r_reg_n_137,
      PCOUT(15) => gain_calc_r_reg_n_138,
      PCOUT(14) => gain_calc_r_reg_n_139,
      PCOUT(13) => gain_calc_r_reg_n_140,
      PCOUT(12) => gain_calc_r_reg_n_141,
      PCOUT(11) => gain_calc_r_reg_n_142,
      PCOUT(10) => gain_calc_r_reg_n_143,
      PCOUT(9) => gain_calc_r_reg_n_144,
      PCOUT(8) => gain_calc_r_reg_n_145,
      PCOUT(7) => gain_calc_r_reg_n_146,
      PCOUT(6) => gain_calc_r_reg_n_147,
      PCOUT(5) => gain_calc_r_reg_n_148,
      PCOUT(4) => gain_calc_r_reg_n_149,
      PCOUT(3) => gain_calc_r_reg_n_150,
      PCOUT(2) => gain_calc_r_reg_n_151,
      PCOUT(1) => gain_calc_r_reg_n_152,
      PCOUT(0) => gain_calc_r_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_calc_r_reg_UNDERFLOW_UNCONNECTED
    );
\gain_calc_r_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[1]\,
      O => A(16)
    );
\gain_calc_r_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[0]\,
      O => A(15)
    );
gain_calc_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFFFCFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"FFFFDFFFFFFF",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => gain_calc_r_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_calc_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_in(1),
      B(16) => p_0_in(1),
      B(15) => p_0_in(1),
      B(14) => p_0_in(1),
      B(13) => p_0_in(1),
      B(12 downto 0) => B(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_calc_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_calc_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_calc_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_calc_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_gain_calc_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_gain_calc_reg_P_UNCONNECTED(47 downto 30),
      P(29) => gain_calc_reg_n_76,
      P(28 downto 13) => p_2_in(15 downto 0),
      P(12) => gain_calc_reg_n_93,
      P(11) => gain_calc_reg_n_94,
      P(10) => gain_calc_reg_n_95,
      P(9) => gain_calc_reg_n_96,
      P(8) => gain_calc_reg_n_97,
      P(7) => gain_calc_reg_n_98,
      P(6) => gain_calc_reg_n_99,
      P(5) => gain_calc_reg_n_100,
      P(4) => gain_calc_reg_n_101,
      P(3) => gain_calc_reg_n_102,
      P(2) => gain_calc_reg_n_103,
      P(1) => gain_calc_reg_n_104,
      P(0) => gain_calc_reg_n_105,
      PATTERNBDETECT => gain_min,
      PATTERNDETECT => gain_max,
      PCIN(47) => gain_calc_r_reg_n_106,
      PCIN(46) => gain_calc_r_reg_n_107,
      PCIN(45) => gain_calc_r_reg_n_108,
      PCIN(44) => gain_calc_r_reg_n_109,
      PCIN(43) => gain_calc_r_reg_n_110,
      PCIN(42) => gain_calc_r_reg_n_111,
      PCIN(41) => gain_calc_r_reg_n_112,
      PCIN(40) => gain_calc_r_reg_n_113,
      PCIN(39) => gain_calc_r_reg_n_114,
      PCIN(38) => gain_calc_r_reg_n_115,
      PCIN(37) => gain_calc_r_reg_n_116,
      PCIN(36) => gain_calc_r_reg_n_117,
      PCIN(35) => gain_calc_r_reg_n_118,
      PCIN(34) => gain_calc_r_reg_n_119,
      PCIN(33) => gain_calc_r_reg_n_120,
      PCIN(32) => gain_calc_r_reg_n_121,
      PCIN(31) => gain_calc_r_reg_n_122,
      PCIN(30) => gain_calc_r_reg_n_123,
      PCIN(29) => gain_calc_r_reg_n_124,
      PCIN(28) => gain_calc_r_reg_n_125,
      PCIN(27) => gain_calc_r_reg_n_126,
      PCIN(26) => gain_calc_r_reg_n_127,
      PCIN(25) => gain_calc_r_reg_n_128,
      PCIN(24) => gain_calc_r_reg_n_129,
      PCIN(23) => gain_calc_r_reg_n_130,
      PCIN(22) => gain_calc_r_reg_n_131,
      PCIN(21) => gain_calc_r_reg_n_132,
      PCIN(20) => gain_calc_r_reg_n_133,
      PCIN(19) => gain_calc_r_reg_n_134,
      PCIN(18) => gain_calc_r_reg_n_135,
      PCIN(17) => gain_calc_r_reg_n_136,
      PCIN(16) => gain_calc_r_reg_n_137,
      PCIN(15) => gain_calc_r_reg_n_138,
      PCIN(14) => gain_calc_r_reg_n_139,
      PCIN(13) => gain_calc_r_reg_n_140,
      PCIN(12) => gain_calc_r_reg_n_141,
      PCIN(11) => gain_calc_r_reg_n_142,
      PCIN(10) => gain_calc_r_reg_n_143,
      PCIN(9) => gain_calc_r_reg_n_144,
      PCIN(8) => gain_calc_r_reg_n_145,
      PCIN(7) => gain_calc_r_reg_n_146,
      PCIN(6) => gain_calc_r_reg_n_147,
      PCIN(5) => gain_calc_r_reg_n_148,
      PCIN(4) => gain_calc_r_reg_n_149,
      PCIN(3) => gain_calc_r_reg_n_150,
      PCIN(2) => gain_calc_r_reg_n_151,
      PCIN(1) => gain_calc_r_reg_n_152,
      PCIN(0) => gain_calc_r_reg_n_153,
      PCOUT(47 downto 0) => NLW_gain_calc_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_calc_reg_UNDERFLOW_UNCONNECTED
    );
\gain_calc_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[5]\,
      O => B(3)
    );
\gain_calc_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[4]\,
      O => B(2)
    );
\gain_calc_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[3]\,
      O => B(1)
    );
\gain_calc_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[2]\,
      O => B(0)
    );
\gain_calc_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[14]\,
      O => B(12)
    );
\gain_calc_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[13]\,
      O => B(11)
    );
\gain_calc_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[12]\,
      O => B(10)
    );
\gain_calc_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[11]\,
      O => B(9)
    );
\gain_calc_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[10]\,
      O => B(8)
    );
\gain_calc_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[9]\,
      O => B(7)
    );
\gain_calc_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[8]\,
      O => B(6)
    );
\gain_calc_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[7]\,
      O => B(5)
    );
\gain_calc_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[6]\,
      O => B(4)
    );
\m_axis_tdata[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(0),
      I1 => gain_min,
      O => \m_axis_tdata[0]_i_1__2_n_0\
    );
\m_axis_tdata[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(0),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(0),
      I4 => calib_tdata(0),
      O => ramp_sig_reg_0_sn_1
    );
\m_axis_tdata[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(10),
      I1 => gain_min,
      O => \m_axis_tdata[10]_i_1__2_n_0\
    );
\m_axis_tdata[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(10),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(8),
      I3 => Q(0),
      I4 => calib_tdata(10),
      O => ramp_sig_reg_10_sn_1
    );
\m_axis_tdata[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(11),
      I1 => gain_min,
      O => \m_axis_tdata[11]_i_1__2_n_0\
    );
\m_axis_tdata[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(11),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(9),
      I3 => Q(0),
      I4 => calib_tdata(11),
      O => ramp_sig_reg_11_sn_1
    );
\m_axis_tdata[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(12),
      I1 => gain_min,
      O => \m_axis_tdata[12]_i_1__2_n_0\
    );
\m_axis_tdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(12),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(10),
      I3 => Q(0),
      I4 => calib_tdata(12),
      O => ramp_sig_reg_12_sn_1
    );
\m_axis_tdata[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(13),
      I1 => gain_min,
      O => \m_axis_tdata[13]_i_1__2_n_0\
    );
\m_axis_tdata[13]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(13),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(11),
      I3 => Q(0),
      I4 => calib_tdata(13),
      O => ramp_sig_reg_13_sn_1
    );
\m_axis_tdata[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(14),
      I1 => gain_min,
      O => \m_axis_tdata[14]_i_1__2_n_0\
    );
\m_axis_tdata[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(15),
      I1 => gain_min,
      O => \m_axis_tdata[15]_i_1__1_n_0\
    );
\m_axis_tdata[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(1),
      I1 => gain_min,
      O => \m_axis_tdata[1]_i_1__2_n_0\
    );
\m_axis_tdata[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(1),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(0),
      I4 => calib_tdata(1),
      O => ramp_sig_reg_1_sn_1
    );
\m_axis_tdata[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(2),
      I1 => gain_min,
      O => \m_axis_tdata[2]_i_1__2_n_0\
    );
\m_axis_tdata[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(2),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(0),
      I3 => Q(0),
      I4 => calib_tdata(2),
      O => ramp_sig_reg_2_sn_1
    );
\m_axis_tdata[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(3),
      I1 => gain_min,
      O => \m_axis_tdata[3]_i_1__2_n_0\
    );
\m_axis_tdata[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(3),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(1),
      I3 => Q(0),
      I4 => calib_tdata(3),
      O => ramp_sig_reg_3_sn_1
    );
\m_axis_tdata[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(4),
      I1 => gain_min,
      O => \m_axis_tdata[4]_i_1__2_n_0\
    );
\m_axis_tdata[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(4),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(2),
      I3 => Q(0),
      I4 => calib_tdata(4),
      O => ramp_sig_reg_4_sn_1
    );
\m_axis_tdata[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(5),
      I1 => gain_min,
      O => \m_axis_tdata[5]_i_1__2_n_0\
    );
\m_axis_tdata[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(5),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(3),
      I3 => Q(0),
      I4 => calib_tdata(5),
      O => ramp_sig_reg_5_sn_1
    );
\m_axis_tdata[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(6),
      I1 => gain_min,
      O => \m_axis_tdata[6]_i_1__2_n_0\
    );
\m_axis_tdata[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(6),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(4),
      I3 => Q(0),
      I4 => calib_tdata(6),
      O => ramp_sig_reg_6_sn_1
    );
\m_axis_tdata[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(7),
      I1 => gain_min,
      O => \m_axis_tdata[7]_i_1__2_n_0\
    );
\m_axis_tdata[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(7),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(5),
      I3 => Q(0),
      I4 => calib_tdata(7),
      O => ramp_sig_reg_7_sn_1
    );
\m_axis_tdata[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(8),
      I1 => gain_min,
      O => \m_axis_tdata[8]_i_1__2_n_0\
    );
\m_axis_tdata[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(8),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(6),
      I3 => Q(0),
      I4 => calib_tdata(8),
      O => ramp_sig_reg_8_sn_1
    );
\m_axis_tdata[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(9),
      I1 => gain_min,
      O => \m_axis_tdata[9]_i_1__2_n_0\
    );
\m_axis_tdata[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(9),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(7),
      I3 => Q(0),
      I4 => calib_tdata(9),
      O => ramp_sig_reg_9_sn_1
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[0]_i_1__2_n_0\,
      Q => calib_tdata(0),
      S => gain_max
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[10]_i_1__2_n_0\,
      Q => calib_tdata(10),
      S => gain_max
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[11]_i_1__2_n_0\,
      Q => calib_tdata(11),
      S => gain_max
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[12]_i_1__2_n_0\,
      Q => calib_tdata(12),
      S => gain_max
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[13]_i_1__2_n_0\,
      Q => calib_tdata(13),
      S => gain_max
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[14]_i_1__2_n_0\,
      Q => calib_tdata(14),
      S => gain_max
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[15]_i_1__1_n_0\,
      Q => calib_tdata(15),
      R => gain_max
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[1]_i_1__2_n_0\,
      Q => calib_tdata(1),
      S => gain_max
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[2]_i_1__2_n_0\,
      Q => calib_tdata(2),
      S => gain_max
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[3]_i_1__2_n_0\,
      Q => calib_tdata(3),
      S => gain_max
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[4]_i_1__2_n_0\,
      Q => calib_tdata(4),
      S => gain_max
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[5]_i_1__2_n_0\,
      Q => calib_tdata(5),
      S => gain_max
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[6]_i_1__2_n_0\,
      Q => calib_tdata(6),
      S => gain_max
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[7]_i_1__2_n_0\,
      Q => calib_tdata(7),
      S => gain_max
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[8]_i_1__2_n_0\,
      Q => calib_tdata(8),
      S => gain_max
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \m_axis_tdata[9]_i_1__2_n_0\,
      Q => calib_tdata(9),
      S => gain_max
    );
\offset_calc[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(11),
      I1 => offset(11),
      O => \offset_calc[11]_i_2_n_0\
    );
\offset_calc[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(10),
      I1 => offset(10),
      O => \offset_calc[11]_i_3_n_0\
    );
\offset_calc[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(9),
      I1 => offset(9),
      O => \offset_calc[11]_i_4_n_0\
    );
\offset_calc[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(8),
      I1 => offset(8),
      O => \offset_calc[11]_i_5_n_0\
    );
\offset_calc[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data(15),
      O => \offset_calc[15]_i_2_n_0\
    );
\offset_calc[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(15),
      I1 => offset(15),
      O => \offset_calc[15]_i_3__0_n_0\
    );
\offset_calc[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(14),
      I1 => offset(14),
      O => \offset_calc[15]_i_4_n_0\
    );
\offset_calc[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(13),
      I1 => offset(13),
      O => \offset_calc[15]_i_5_n_0\
    );
\offset_calc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(12),
      I1 => offset(12),
      O => \offset_calc[15]_i_6_n_0\
    );
\offset_calc[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(3),
      I1 => offset(3),
      O => \offset_calc[3]_i_2_n_0\
    );
\offset_calc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(2),
      I1 => offset(2),
      O => \offset_calc[3]_i_3_n_0\
    );
\offset_calc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(1),
      I1 => offset(1),
      O => \offset_calc[3]_i_4_n_0\
    );
\offset_calc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(0),
      I1 => offset(0),
      O => \offset_calc[3]_i_5_n_0\
    );
\offset_calc[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(7),
      I1 => offset(7),
      O => \offset_calc[7]_i_2_n_0\
    );
\offset_calc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(6),
      I1 => offset(6),
      O => \offset_calc[7]_i_3_n_0\
    );
\offset_calc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(5),
      I1 => offset(5),
      O => \offset_calc[7]_i_4_n_0\
    );
\offset_calc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(4),
      I1 => offset(4),
      O => \offset_calc[7]_i_5_n_0\
    );
\offset_calc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[0]\,
      R => '0'
    );
\offset_calc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[10]\,
      R => '0'
    );
\offset_calc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[11]\,
      R => '0'
    );
\offset_calc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[7]_i_1_n_0\,
      CO(3) => \offset_calc_reg[11]_i_1_n_0\,
      CO(2) => \offset_calc_reg[11]_i_1_n_1\,
      CO(1) => \offset_calc_reg[11]_i_1_n_2\,
      CO(0) => \offset_calc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(11 downto 8),
      O(3) => \offset_calc_reg[11]_i_1_n_4\,
      O(2) => \offset_calc_reg[11]_i_1_n_5\,
      O(1) => \offset_calc_reg[11]_i_1_n_6\,
      O(0) => \offset_calc_reg[11]_i_1_n_7\,
      S(3) => \offset_calc[11]_i_2_n_0\,
      S(2) => \offset_calc[11]_i_3_n_0\,
      S(1) => \offset_calc[11]_i_4_n_0\,
      S(0) => \offset_calc[11]_i_5_n_0\
    );
\offset_calc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[12]\,
      R => '0'
    );
\offset_calc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[13]\,
      R => '0'
    );
\offset_calc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[14]\,
      R => '0'
    );
\offset_calc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_4\,
      Q => p_0_in(0),
      R => '0'
    );
\offset_calc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[11]_i_1_n_0\,
      CO(3) => \offset_calc_reg[15]_i_1_n_0\,
      CO(2) => \offset_calc_reg[15]_i_1_n_1\,
      CO(1) => \offset_calc_reg[15]_i_1_n_2\,
      CO(0) => \offset_calc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \offset_calc[15]_i_2_n_0\,
      DI(2 downto 0) => adc_data(14 downto 12),
      O(3) => \offset_calc_reg[15]_i_1_n_4\,
      O(2) => \offset_calc_reg[15]_i_1_n_5\,
      O(1) => \offset_calc_reg[15]_i_1_n_6\,
      O(0) => \offset_calc_reg[15]_i_1_n_7\,
      S(3) => \offset_calc[15]_i_3__0_n_0\,
      S(2) => \offset_calc[15]_i_4_n_0\,
      S(1) => \offset_calc[15]_i_5_n_0\,
      S(0) => \offset_calc[15]_i_6_n_0\
    );
\offset_calc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[16]_i_1_n_7\,
      Q => p_0_in(1),
      R => '0'
    );
\offset_calc_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_offset_calc_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_offset_calc_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \offset_calc_reg[16]_i_1_n_7\,
      S(3 downto 0) => B"0001"
    );
\offset_calc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[1]\,
      R => '0'
    );
\offset_calc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[2]\,
      R => '0'
    );
\offset_calc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[3]\,
      R => '0'
    );
\offset_calc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_calc_reg[3]_i_1_n_0\,
      CO(2) => \offset_calc_reg[3]_i_1_n_1\,
      CO(1) => \offset_calc_reg[3]_i_1_n_2\,
      CO(0) => \offset_calc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(3 downto 0),
      O(3) => \offset_calc_reg[3]_i_1_n_4\,
      O(2) => \offset_calc_reg[3]_i_1_n_5\,
      O(1) => \offset_calc_reg[3]_i_1_n_6\,
      O(0) => \offset_calc_reg[3]_i_1_n_7\,
      S(3) => \offset_calc[3]_i_2_n_0\,
      S(2) => \offset_calc[3]_i_3_n_0\,
      S(1) => \offset_calc[3]_i_4_n_0\,
      S(0) => \offset_calc[3]_i_5_n_0\
    );
\offset_calc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[4]\,
      R => '0'
    );
\offset_calc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[5]\,
      R => '0'
    );
\offset_calc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[6]\,
      R => '0'
    );
\offset_calc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[7]\,
      R => '0'
    );
\offset_calc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[3]_i_1_n_0\,
      CO(3) => \offset_calc_reg[7]_i_1_n_0\,
      CO(2) => \offset_calc_reg[7]_i_1_n_1\,
      CO(1) => \offset_calc_reg[7]_i_1_n_2\,
      CO(0) => \offset_calc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(7 downto 4),
      O(3) => \offset_calc_reg[7]_i_1_n_4\,
      O(2) => \offset_calc_reg[7]_i_1_n_5\,
      O(1) => \offset_calc_reg[7]_i_1_n_6\,
      O(0) => \offset_calc_reg[7]_i_1_n_7\,
      S(3) => \offset_calc[7]_i_2_n_0\,
      S(2) => \offset_calc[7]_i_3_n_0\,
      S(1) => \offset_calc[7]_i_4_n_0\,
      S(0) => \offset_calc[7]_i_5_n_0\
    );
\offset_calc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[8]\,
      R => '0'
    );
\offset_calc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[9]\,
      R => '0'
    );
\offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(0),
      Q => offset(0),
      R => '0'
    );
\offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(10),
      Q => offset(10),
      R => '0'
    );
\offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(11),
      Q => offset(11),
      R => '0'
    );
\offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(12),
      Q => offset(12),
      R => '0'
    );
\offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(13),
      Q => offset(13),
      R => '0'
    );
\offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(14),
      Q => offset(14),
      R => '0'
    );
\offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(15),
      Q => offset(15),
      R => '0'
    );
\offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(1),
      Q => offset(1),
      R => '0'
    );
\offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(2),
      Q => offset(2),
      R => '0'
    );
\offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(3),
      Q => offset(3),
      R => '0'
    );
\offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(4),
      Q => offset(4),
      R => '0'
    );
\offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(5),
      Q => offset(5),
      R => '0'
    );
\offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(6),
      Q => offset(6),
      R => '0'
    );
\offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(7),
      Q => offset(7),
      R => '0'
    );
\offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(8),
      Q => offset(8),
      R => '0'
    );
\offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => offset_reg(9),
      Q => offset(9),
      R => '0'
    );
\offset_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(0),
      Q => offset_reg(0),
      R => '0'
    );
\offset_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(10),
      Q => offset_reg(10),
      R => '0'
    );
\offset_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(11),
      Q => offset_reg(11),
      R => '0'
    );
\offset_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(12),
      Q => offset_reg(12),
      R => '0'
    );
\offset_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(13),
      Q => offset_reg(13),
      R => '0'
    );
\offset_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(14),
      Q => offset_reg(14),
      R => '0'
    );
\offset_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(15),
      Q => offset_reg(15),
      R => '0'
    );
\offset_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(1),
      Q => offset_reg(1),
      R => '0'
    );
\offset_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(2),
      Q => offset_reg(2),
      R => '0'
    );
\offset_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(3),
      Q => offset_reg(3),
      R => '0'
    );
\offset_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(4),
      Q => offset_reg(4),
      R => '0'
    );
\offset_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(5),
      Q => offset_reg(5),
      R => '0'
    );
\offset_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(6),
      Q => offset_reg(6),
      R => '0'
    );
\offset_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(7),
      Q => offset_reg(7),
      R => '0'
    );
\offset_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(8),
      Q => offset_reg(8),
      R => '0'
    );
\offset_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(9),
      Q => offset_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_calib_14 is
  port (
    ramp_sig_reg_0_sp_1 : out STD_LOGIC;
    ramp_sig_reg_1_sp_1 : out STD_LOGIC;
    ramp_sig_reg_2_sp_1 : out STD_LOGIC;
    ramp_sig_reg_3_sp_1 : out STD_LOGIC;
    ramp_sig_reg_4_sp_1 : out STD_LOGIC;
    ramp_sig_reg_5_sp_1 : out STD_LOGIC;
    ramp_sig_reg_6_sp_1 : out STD_LOGIC;
    ramp_sig_reg_7_sp_1 : out STD_LOGIC;
    ramp_sig_reg_8_sp_1 : out STD_LOGIC;
    ramp_sig_reg_9_sp_1 : out STD_LOGIC;
    ramp_sig_reg_10_sp_1 : out STD_LOGIC;
    ramp_sig_reg_11_sp_1 : out STD_LOGIC;
    ramp_sig_reg_12_sp_1 : out STD_LOGIC;
    ramp_sig_reg_13_sp_1 : out STD_LOGIC;
    ramp_sig_reg_14_sp_1 : out STD_LOGIC;
    \adc_data_ch1_signed_reg[15]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cfg_loopback_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cfg_loopback_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cfg_loopback_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cfg_loopback_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cfg_loopback_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc_sum_reg[31]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ramp_sig_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \offset_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gain_calc_r_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_calib_14 : entity is "osc_calib";
end system_rp_oscilloscope_0_osc_calib_14;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_calib_14 is
  signal A : STD_LOGIC_VECTOR ( 16 downto 15 );
  signal B : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal adc_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc_sum[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_4_n_0\ : STD_LOGIC;
  signal \adc_sum[0]_i_5_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_2_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_3_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_4_n_0\ : STD_LOGIC;
  signal \adc_sum[12]_i_5_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_4_n_0\ : STD_LOGIC;
  signal \adc_sum[4]_i_5_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_2_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_3_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_4_n_0\ : STD_LOGIC;
  signal \adc_sum[8]_i_5_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \adc_sum_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal calib_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gain_calc_r_reg_n_106 : STD_LOGIC;
  signal gain_calc_r_reg_n_107 : STD_LOGIC;
  signal gain_calc_r_reg_n_108 : STD_LOGIC;
  signal gain_calc_r_reg_n_109 : STD_LOGIC;
  signal gain_calc_r_reg_n_110 : STD_LOGIC;
  signal gain_calc_r_reg_n_111 : STD_LOGIC;
  signal gain_calc_r_reg_n_112 : STD_LOGIC;
  signal gain_calc_r_reg_n_113 : STD_LOGIC;
  signal gain_calc_r_reg_n_114 : STD_LOGIC;
  signal gain_calc_r_reg_n_115 : STD_LOGIC;
  signal gain_calc_r_reg_n_116 : STD_LOGIC;
  signal gain_calc_r_reg_n_117 : STD_LOGIC;
  signal gain_calc_r_reg_n_118 : STD_LOGIC;
  signal gain_calc_r_reg_n_119 : STD_LOGIC;
  signal gain_calc_r_reg_n_120 : STD_LOGIC;
  signal gain_calc_r_reg_n_121 : STD_LOGIC;
  signal gain_calc_r_reg_n_122 : STD_LOGIC;
  signal gain_calc_r_reg_n_123 : STD_LOGIC;
  signal gain_calc_r_reg_n_124 : STD_LOGIC;
  signal gain_calc_r_reg_n_125 : STD_LOGIC;
  signal gain_calc_r_reg_n_126 : STD_LOGIC;
  signal gain_calc_r_reg_n_127 : STD_LOGIC;
  signal gain_calc_r_reg_n_128 : STD_LOGIC;
  signal gain_calc_r_reg_n_129 : STD_LOGIC;
  signal gain_calc_r_reg_n_130 : STD_LOGIC;
  signal gain_calc_r_reg_n_131 : STD_LOGIC;
  signal gain_calc_r_reg_n_132 : STD_LOGIC;
  signal gain_calc_r_reg_n_133 : STD_LOGIC;
  signal gain_calc_r_reg_n_134 : STD_LOGIC;
  signal gain_calc_r_reg_n_135 : STD_LOGIC;
  signal gain_calc_r_reg_n_136 : STD_LOGIC;
  signal gain_calc_r_reg_n_137 : STD_LOGIC;
  signal gain_calc_r_reg_n_138 : STD_LOGIC;
  signal gain_calc_r_reg_n_139 : STD_LOGIC;
  signal gain_calc_r_reg_n_140 : STD_LOGIC;
  signal gain_calc_r_reg_n_141 : STD_LOGIC;
  signal gain_calc_r_reg_n_142 : STD_LOGIC;
  signal gain_calc_r_reg_n_143 : STD_LOGIC;
  signal gain_calc_r_reg_n_144 : STD_LOGIC;
  signal gain_calc_r_reg_n_145 : STD_LOGIC;
  signal gain_calc_r_reg_n_146 : STD_LOGIC;
  signal gain_calc_r_reg_n_147 : STD_LOGIC;
  signal gain_calc_r_reg_n_148 : STD_LOGIC;
  signal gain_calc_r_reg_n_149 : STD_LOGIC;
  signal gain_calc_r_reg_n_150 : STD_LOGIC;
  signal gain_calc_r_reg_n_151 : STD_LOGIC;
  signal gain_calc_r_reg_n_152 : STD_LOGIC;
  signal gain_calc_r_reg_n_153 : STD_LOGIC;
  signal gain_calc_reg_n_100 : STD_LOGIC;
  signal gain_calc_reg_n_101 : STD_LOGIC;
  signal gain_calc_reg_n_102 : STD_LOGIC;
  signal gain_calc_reg_n_103 : STD_LOGIC;
  signal gain_calc_reg_n_104 : STD_LOGIC;
  signal gain_calc_reg_n_105 : STD_LOGIC;
  signal gain_calc_reg_n_76 : STD_LOGIC;
  signal gain_calc_reg_n_93 : STD_LOGIC;
  signal gain_calc_reg_n_94 : STD_LOGIC;
  signal gain_calc_reg_n_95 : STD_LOGIC;
  signal gain_calc_reg_n_96 : STD_LOGIC;
  signal gain_calc_reg_n_97 : STD_LOGIC;
  signal gain_calc_reg_n_98 : STD_LOGIC;
  signal gain_calc_reg_n_99 : STD_LOGIC;
  signal gain_max : STD_LOGIC;
  signal gain_min : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1__1_n_0\ : STD_LOGIC;
  signal offset : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \offset_calc[11]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[11]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[15]_i_6_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[3]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_2_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_3_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_4_n_0\ : STD_LOGIC;
  signal \offset_calc[7]_i_5_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \offset_calc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[0]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[10]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[11]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[12]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[13]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[14]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[1]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[2]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[3]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[4]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[5]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[6]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[7]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[8]\ : STD_LOGIC;
  signal \offset_calc_reg_n_0_[9]\ : STD_LOGIC;
  signal offset_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ramp_sig_reg_0_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_10_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_11_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_12_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_13_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_14_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_1_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_2_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_3_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_4_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_5_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_6_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_7_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_8_sn_1 : STD_LOGIC;
  signal ramp_sig_reg_9_sn_1 : STD_LOGIC;
  signal \NLW_adc_sum_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gain_calc_r_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_r_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_calc_r_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_calc_r_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_calc_r_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_calc_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_calc_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_calc_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_calc_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_calc_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_gain_calc_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_offset_calc_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_offset_calc_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adc_sum_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \adc_sum_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_1__1\ : label is "soft_lutpair78";
begin
  ramp_sig_reg_0_sp_1 <= ramp_sig_reg_0_sn_1;
  ramp_sig_reg_10_sp_1 <= ramp_sig_reg_10_sn_1;
  ramp_sig_reg_11_sp_1 <= ramp_sig_reg_11_sn_1;
  ramp_sig_reg_12_sp_1 <= ramp_sig_reg_12_sn_1;
  ramp_sig_reg_13_sp_1 <= ramp_sig_reg_13_sn_1;
  ramp_sig_reg_14_sp_1 <= ramp_sig_reg_14_sn_1;
  ramp_sig_reg_1_sp_1 <= ramp_sig_reg_1_sn_1;
  ramp_sig_reg_2_sp_1 <= ramp_sig_reg_2_sn_1;
  ramp_sig_reg_3_sp_1 <= ramp_sig_reg_3_sn_1;
  ramp_sig_reg_4_sp_1 <= ramp_sig_reg_4_sn_1;
  ramp_sig_reg_5_sp_1 <= ramp_sig_reg_5_sn_1;
  ramp_sig_reg_6_sp_1 <= ramp_sig_reg_6_sn_1;
  ramp_sig_reg_7_sp_1 <= ramp_sig_reg_7_sn_1;
  ramp_sig_reg_8_sp_1 <= ramp_sig_reg_8_sn_1;
  ramp_sig_reg_9_sp_1 <= ramp_sig_reg_9_sn_1;
\adc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(0),
      Q => adc_data(0),
      R => '0'
    );
\adc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(10),
      Q => adc_data(10),
      R => '0'
    );
\adc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(11),
      Q => adc_data(11),
      R => '0'
    );
\adc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(12),
      Q => adc_data(12),
      R => '0'
    );
\adc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(13),
      Q => adc_data(13),
      R => '0'
    );
\adc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(14),
      Q => adc_data(14),
      R => '0'
    );
\adc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(15),
      Q => adc_data(15),
      R => '0'
    );
\adc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(1),
      Q => adc_data(1),
      R => '0'
    );
\adc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(2),
      Q => adc_data(2),
      R => '0'
    );
\adc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(3),
      Q => adc_data(3),
      R => '0'
    );
\adc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(4),
      Q => adc_data(4),
      R => '0'
    );
\adc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(5),
      Q => adc_data(5),
      R => '0'
    );
\adc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(6),
      Q => adc_data(6),
      R => '0'
    );
\adc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(7),
      Q => adc_data(7),
      R => '0'
    );
\adc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(8),
      Q => adc_data(8),
      R => '0'
    );
\adc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => adc_data_reg(9),
      Q => adc_data(9),
      R => '0'
    );
\adc_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(0),
      Q => adc_data_reg(0),
      R => '0'
    );
\adc_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(10),
      Q => adc_data_reg(10),
      R => '0'
    );
\adc_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(11),
      Q => adc_data_reg(11),
      R => '0'
    );
\adc_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(12),
      Q => adc_data_reg(12),
      R => '0'
    );
\adc_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(13),
      Q => adc_data_reg(13),
      R => '0'
    );
\adc_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(14),
      Q => adc_data_reg(14),
      R => '0'
    );
\adc_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(15),
      Q => adc_data_reg(15),
      R => '0'
    );
\adc_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(1),
      Q => adc_data_reg(1),
      R => '0'
    );
\adc_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(2),
      Q => adc_data_reg(2),
      R => '0'
    );
\adc_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(3),
      Q => adc_data_reg(3),
      R => '0'
    );
\adc_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(4),
      Q => adc_data_reg(4),
      R => '0'
    );
\adc_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(5),
      Q => adc_data_reg(5),
      R => '0'
    );
\adc_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(6),
      Q => adc_data_reg(6),
      R => '0'
    );
\adc_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(7),
      Q => adc_data_reg(7),
      R => '0'
    );
\adc_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(8),
      Q => adc_data_reg(8),
      R => '0'
    );
\adc_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => D(9),
      Q => adc_data_reg(9),
      R => '0'
    );
\adc_sum[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(3),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(1),
      I3 => Q(1),
      I4 => ramp_sig_reg(3),
      I5 => CO(0),
      O => \adc_sum[0]_i_2_n_0\
    );
\adc_sum[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(2),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(0),
      I3 => Q(1),
      I4 => ramp_sig_reg(2),
      I5 => CO(0),
      O => \adc_sum[0]_i_3_n_0\
    );
\adc_sum[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(1),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(1),
      I4 => ramp_sig_reg(1),
      I5 => CO(0),
      O => \adc_sum[0]_i_4_n_0\
    );
\adc_sum[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(0),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(1),
      I4 => ramp_sig_reg(0),
      I5 => CO(0),
      O => \adc_sum[0]_i_5_n_0\
    );
\adc_sum[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \adc_sum_reg[31]\(13),
      I1 => Q(0),
      I2 => calib_tdata(15),
      I3 => ramp_sig_reg(15),
      I4 => Q(1),
      O => \adc_data_ch1_signed_reg[15]\
    );
\adc_sum[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(14),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(12),
      I3 => Q(0),
      I4 => calib_tdata(14),
      O => ramp_sig_reg_14_sn_1
    );
\adc_sum[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD888D8"
    )
        port map (
      I0 => Q(1),
      I1 => ramp_sig_reg(15),
      I2 => calib_tdata(15),
      I3 => Q(0),
      I4 => \adc_sum_reg[31]\(13),
      I5 => CO(0),
      O => \adc_sum[12]_i_2_n_0\
    );
\adc_sum[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(14),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(12),
      I3 => Q(1),
      I4 => ramp_sig_reg(14),
      I5 => CO(0),
      O => \adc_sum[12]_i_3_n_0\
    );
\adc_sum[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(13),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(11),
      I3 => Q(1),
      I4 => ramp_sig_reg(13),
      I5 => CO(0),
      O => \adc_sum[12]_i_4_n_0\
    );
\adc_sum[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(12),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(10),
      I3 => Q(1),
      I4 => ramp_sig_reg(12),
      I5 => CO(0),
      O => \adc_sum[12]_i_5_n_0\
    );
\adc_sum[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(7),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(5),
      I3 => Q(1),
      I4 => ramp_sig_reg(7),
      I5 => CO(0),
      O => \adc_sum[4]_i_2_n_0\
    );
\adc_sum[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(6),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(4),
      I3 => Q(1),
      I4 => ramp_sig_reg(6),
      I5 => CO(0),
      O => \adc_sum[4]_i_3_n_0\
    );
\adc_sum[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(5),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(3),
      I3 => Q(1),
      I4 => ramp_sig_reg(5),
      I5 => CO(0),
      O => \adc_sum[4]_i_4_n_0\
    );
\adc_sum[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(4),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(2),
      I3 => Q(1),
      I4 => ramp_sig_reg(4),
      I5 => CO(0),
      O => \adc_sum[4]_i_5_n_0\
    );
\adc_sum[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(11),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(9),
      I3 => Q(1),
      I4 => ramp_sig_reg(11),
      I5 => CO(0),
      O => \adc_sum[8]_i_2_n_0\
    );
\adc_sum[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(10),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(8),
      I3 => Q(1),
      I4 => ramp_sig_reg(10),
      I5 => CO(0),
      O => \adc_sum[8]_i_3_n_0\
    );
\adc_sum[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(9),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(7),
      I3 => Q(1),
      I4 => ramp_sig_reg(9),
      I5 => CO(0),
      O => \adc_sum[8]_i_4_n_0\
    );
\adc_sum[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => calib_tdata(8),
      I1 => Q(0),
      I2 => \adc_sum_reg[31]\(6),
      I3 => Q(1),
      I4 => ramp_sig_reg(8),
      I5 => CO(0),
      O => \adc_sum[8]_i_5_n_0\
    );
\adc_sum_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adc_sum_reg[0]_i_1_n_0\,
      CO(2) => \adc_sum_reg[0]_i_1_n_1\,
      CO(1) => \adc_sum_reg[0]_i_1_n_2\,
      CO(0) => \adc_sum_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[0]_i_2_n_0\,
      DI(2) => \adc_sum[0]_i_3_n_0\,
      DI(1) => \adc_sum[0]_i_4_n_0\,
      DI(0) => \adc_sum[0]_i_5_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\adc_sum_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[8]_i_1_n_0\,
      CO(3) => \adc_sum_reg[12]_i_1_n_0\,
      CO(2) => \adc_sum_reg[12]_i_1_n_1\,
      CO(1) => \adc_sum_reg[12]_i_1_n_2\,
      CO(0) => \adc_sum_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2_n_0\,
      DI(2) => \adc_sum[12]_i_3_n_0\,
      DI(1) => \adc_sum[12]_i_4_n_0\,
      DI(0) => \adc_sum[12]_i_5_n_0\,
      O(3 downto 0) => \cfg_loopback_reg[8]\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[15]\(3 downto 0)
    );
\adc_sum_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[12]_i_1_n_0\,
      CO(3) => \adc_sum_reg[16]_i_1_n_0\,
      CO(2) => \adc_sum_reg[16]_i_1_n_1\,
      CO(1) => \adc_sum_reg[16]_i_1_n_2\,
      CO(0) => \adc_sum_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2_n_0\,
      DI(2) => \adc_sum[12]_i_2_n_0\,
      DI(1) => \adc_sum[12]_i_2_n_0\,
      DI(0) => \adc_sum[12]_i_2_n_0\,
      O(3 downto 0) => \cfg_loopback_reg[8]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[19]\(3 downto 0)
    );
\adc_sum_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[16]_i_1_n_0\,
      CO(3) => \adc_sum_reg[20]_i_1_n_0\,
      CO(2) => \adc_sum_reg[20]_i_1_n_1\,
      CO(1) => \adc_sum_reg[20]_i_1_n_2\,
      CO(0) => \adc_sum_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2_n_0\,
      DI(2) => \adc_sum[12]_i_2_n_0\,
      DI(1) => \adc_sum[12]_i_2_n_0\,
      DI(0) => \adc_sum[12]_i_2_n_0\,
      O(3 downto 0) => \cfg_loopback_reg[8]_1\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[23]\(3 downto 0)
    );
\adc_sum_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[20]_i_1_n_0\,
      CO(3) => \adc_sum_reg[24]_i_1_n_0\,
      CO(2) => \adc_sum_reg[24]_i_1_n_1\,
      CO(1) => \adc_sum_reg[24]_i_1_n_2\,
      CO(0) => \adc_sum_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[12]_i_2_n_0\,
      DI(2) => \adc_sum[12]_i_2_n_0\,
      DI(1) => \adc_sum[12]_i_2_n_0\,
      DI(0) => \adc_sum[12]_i_2_n_0\,
      O(3 downto 0) => \cfg_loopback_reg[8]_2\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[27]\(3 downto 0)
    );
\adc_sum_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[24]_i_1_n_0\,
      CO(3) => \NLW_adc_sum_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \adc_sum_reg[28]_i_1_n_1\,
      CO(1) => \adc_sum_reg[28]_i_1_n_2\,
      CO(0) => \adc_sum_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \adc_sum[12]_i_2_n_0\,
      DI(1) => \adc_sum[12]_i_2_n_0\,
      DI(0) => \adc_sum[12]_i_2_n_0\,
      O(3 downto 0) => \cfg_loopback_reg[8]_3\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[31]_0\(3 downto 0)
    );
\adc_sum_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[0]_i_1_n_0\,
      CO(3) => \adc_sum_reg[4]_i_1_n_0\,
      CO(2) => \adc_sum_reg[4]_i_1_n_1\,
      CO(1) => \adc_sum_reg[4]_i_1_n_2\,
      CO(0) => \adc_sum_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[4]_i_2_n_0\,
      DI(2) => \adc_sum[4]_i_3_n_0\,
      DI(1) => \adc_sum[4]_i_4_n_0\,
      DI(0) => \adc_sum[4]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[7]\(3 downto 0)
    );
\adc_sum_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_sum_reg[4]_i_1_n_0\,
      CO(3) => \adc_sum_reg[8]_i_1_n_0\,
      CO(2) => \adc_sum_reg[8]_i_1_n_1\,
      CO(1) => \adc_sum_reg[8]_i_1_n_2\,
      CO(0) => \adc_sum_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \adc_sum[8]_i_2_n_0\,
      DI(2) => \adc_sum[8]_i_3_n_0\,
      DI(1) => \adc_sum[8]_i_4_n_0\,
      DI(0) => \adc_sum[8]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[11]_0\(3 downto 0),
      S(3 downto 0) => \adc_sum_reg[11]\(3 downto 0)
    );
gain_calc_r_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 15) => A(16 downto 15),
      A(14 downto 0) => B"000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_calc_r_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => gain_calc_r_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_calc_r_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_calc_r_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_calc_r_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_calc_r_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_calc_r_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_gain_calc_r_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_gain_calc_r_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_calc_r_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => gain_calc_r_reg_n_106,
      PCOUT(46) => gain_calc_r_reg_n_107,
      PCOUT(45) => gain_calc_r_reg_n_108,
      PCOUT(44) => gain_calc_r_reg_n_109,
      PCOUT(43) => gain_calc_r_reg_n_110,
      PCOUT(42) => gain_calc_r_reg_n_111,
      PCOUT(41) => gain_calc_r_reg_n_112,
      PCOUT(40) => gain_calc_r_reg_n_113,
      PCOUT(39) => gain_calc_r_reg_n_114,
      PCOUT(38) => gain_calc_r_reg_n_115,
      PCOUT(37) => gain_calc_r_reg_n_116,
      PCOUT(36) => gain_calc_r_reg_n_117,
      PCOUT(35) => gain_calc_r_reg_n_118,
      PCOUT(34) => gain_calc_r_reg_n_119,
      PCOUT(33) => gain_calc_r_reg_n_120,
      PCOUT(32) => gain_calc_r_reg_n_121,
      PCOUT(31) => gain_calc_r_reg_n_122,
      PCOUT(30) => gain_calc_r_reg_n_123,
      PCOUT(29) => gain_calc_r_reg_n_124,
      PCOUT(28) => gain_calc_r_reg_n_125,
      PCOUT(27) => gain_calc_r_reg_n_126,
      PCOUT(26) => gain_calc_r_reg_n_127,
      PCOUT(25) => gain_calc_r_reg_n_128,
      PCOUT(24) => gain_calc_r_reg_n_129,
      PCOUT(23) => gain_calc_r_reg_n_130,
      PCOUT(22) => gain_calc_r_reg_n_131,
      PCOUT(21) => gain_calc_r_reg_n_132,
      PCOUT(20) => gain_calc_r_reg_n_133,
      PCOUT(19) => gain_calc_r_reg_n_134,
      PCOUT(18) => gain_calc_r_reg_n_135,
      PCOUT(17) => gain_calc_r_reg_n_136,
      PCOUT(16) => gain_calc_r_reg_n_137,
      PCOUT(15) => gain_calc_r_reg_n_138,
      PCOUT(14) => gain_calc_r_reg_n_139,
      PCOUT(13) => gain_calc_r_reg_n_140,
      PCOUT(12) => gain_calc_r_reg_n_141,
      PCOUT(11) => gain_calc_r_reg_n_142,
      PCOUT(10) => gain_calc_r_reg_n_143,
      PCOUT(9) => gain_calc_r_reg_n_144,
      PCOUT(8) => gain_calc_r_reg_n_145,
      PCOUT(7) => gain_calc_r_reg_n_146,
      PCOUT(6) => gain_calc_r_reg_n_147,
      PCOUT(5) => gain_calc_r_reg_n_148,
      PCOUT(4) => gain_calc_r_reg_n_149,
      PCOUT(3) => gain_calc_r_reg_n_150,
      PCOUT(2) => gain_calc_r_reg_n_151,
      PCOUT(1) => gain_calc_r_reg_n_152,
      PCOUT(0) => gain_calc_r_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_calc_r_reg_UNDERFLOW_UNCONNECTED
    );
gain_calc_r_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[1]\,
      O => A(16)
    );
gain_calc_r_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[0]\,
      O => A(15)
    );
gain_calc_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFFFCFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"FFFFDFFFFFFF",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => gain_calc_r_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_calc_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_in(1),
      B(16) => p_0_in(1),
      B(15) => p_0_in(1),
      B(14) => p_0_in(1),
      B(13) => p_0_in(1),
      B(12 downto 0) => B(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_calc_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_calc_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_calc_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_calc_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_gain_calc_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_gain_calc_reg_P_UNCONNECTED(47 downto 30),
      P(29) => gain_calc_reg_n_76,
      P(28 downto 13) => p_2_in(15 downto 0),
      P(12) => gain_calc_reg_n_93,
      P(11) => gain_calc_reg_n_94,
      P(10) => gain_calc_reg_n_95,
      P(9) => gain_calc_reg_n_96,
      P(8) => gain_calc_reg_n_97,
      P(7) => gain_calc_reg_n_98,
      P(6) => gain_calc_reg_n_99,
      P(5) => gain_calc_reg_n_100,
      P(4) => gain_calc_reg_n_101,
      P(3) => gain_calc_reg_n_102,
      P(2) => gain_calc_reg_n_103,
      P(1) => gain_calc_reg_n_104,
      P(0) => gain_calc_reg_n_105,
      PATTERNBDETECT => gain_min,
      PATTERNDETECT => gain_max,
      PCIN(47) => gain_calc_r_reg_n_106,
      PCIN(46) => gain_calc_r_reg_n_107,
      PCIN(45) => gain_calc_r_reg_n_108,
      PCIN(44) => gain_calc_r_reg_n_109,
      PCIN(43) => gain_calc_r_reg_n_110,
      PCIN(42) => gain_calc_r_reg_n_111,
      PCIN(41) => gain_calc_r_reg_n_112,
      PCIN(40) => gain_calc_r_reg_n_113,
      PCIN(39) => gain_calc_r_reg_n_114,
      PCIN(38) => gain_calc_r_reg_n_115,
      PCIN(37) => gain_calc_r_reg_n_116,
      PCIN(36) => gain_calc_r_reg_n_117,
      PCIN(35) => gain_calc_r_reg_n_118,
      PCIN(34) => gain_calc_r_reg_n_119,
      PCIN(33) => gain_calc_r_reg_n_120,
      PCIN(32) => gain_calc_r_reg_n_121,
      PCIN(31) => gain_calc_r_reg_n_122,
      PCIN(30) => gain_calc_r_reg_n_123,
      PCIN(29) => gain_calc_r_reg_n_124,
      PCIN(28) => gain_calc_r_reg_n_125,
      PCIN(27) => gain_calc_r_reg_n_126,
      PCIN(26) => gain_calc_r_reg_n_127,
      PCIN(25) => gain_calc_r_reg_n_128,
      PCIN(24) => gain_calc_r_reg_n_129,
      PCIN(23) => gain_calc_r_reg_n_130,
      PCIN(22) => gain_calc_r_reg_n_131,
      PCIN(21) => gain_calc_r_reg_n_132,
      PCIN(20) => gain_calc_r_reg_n_133,
      PCIN(19) => gain_calc_r_reg_n_134,
      PCIN(18) => gain_calc_r_reg_n_135,
      PCIN(17) => gain_calc_r_reg_n_136,
      PCIN(16) => gain_calc_r_reg_n_137,
      PCIN(15) => gain_calc_r_reg_n_138,
      PCIN(14) => gain_calc_r_reg_n_139,
      PCIN(13) => gain_calc_r_reg_n_140,
      PCIN(12) => gain_calc_r_reg_n_141,
      PCIN(11) => gain_calc_r_reg_n_142,
      PCIN(10) => gain_calc_r_reg_n_143,
      PCIN(9) => gain_calc_r_reg_n_144,
      PCIN(8) => gain_calc_r_reg_n_145,
      PCIN(7) => gain_calc_r_reg_n_146,
      PCIN(6) => gain_calc_r_reg_n_147,
      PCIN(5) => gain_calc_r_reg_n_148,
      PCIN(4) => gain_calc_r_reg_n_149,
      PCIN(3) => gain_calc_r_reg_n_150,
      PCIN(2) => gain_calc_r_reg_n_151,
      PCIN(1) => gain_calc_r_reg_n_152,
      PCIN(0) => gain_calc_r_reg_n_153,
      PCOUT(47 downto 0) => NLW_gain_calc_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_calc_reg_UNDERFLOW_UNCONNECTED
    );
gain_calc_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[14]\,
      O => B(12)
    );
gain_calc_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[5]\,
      O => B(3)
    );
gain_calc_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[4]\,
      O => B(2)
    );
gain_calc_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[3]\,
      O => B(1)
    );
gain_calc_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[2]\,
      O => B(0)
    );
gain_calc_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[13]\,
      O => B(11)
    );
gain_calc_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[12]\,
      O => B(10)
    );
gain_calc_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[11]\,
      O => B(9)
    );
gain_calc_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[10]\,
      O => B(8)
    );
gain_calc_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[9]\,
      O => B(7)
    );
gain_calc_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[8]\,
      O => B(6)
    );
gain_calc_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[7]\,
      O => B(5)
    );
gain_calc_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \offset_calc_reg_n_0_[6]\,
      O => B(4)
    );
\m_axis_tdata[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(0),
      I1 => gain_min,
      O => \m_axis_tdata[0]_i_1__1_n_0\
    );
\m_axis_tdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(0),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(0),
      I4 => calib_tdata(0),
      O => ramp_sig_reg_0_sn_1
    );
\m_axis_tdata[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(10),
      I1 => gain_min,
      O => \m_axis_tdata[10]_i_1__1_n_0\
    );
\m_axis_tdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(10),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(8),
      I3 => Q(0),
      I4 => calib_tdata(10),
      O => ramp_sig_reg_10_sn_1
    );
\m_axis_tdata[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(11),
      I1 => gain_min,
      O => \m_axis_tdata[11]_i_1__1_n_0\
    );
\m_axis_tdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(11),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(9),
      I3 => Q(0),
      I4 => calib_tdata(11),
      O => ramp_sig_reg_11_sn_1
    );
\m_axis_tdata[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(12),
      I1 => gain_min,
      O => \m_axis_tdata[12]_i_1__1_n_0\
    );
\m_axis_tdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(12),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(10),
      I3 => Q(0),
      I4 => calib_tdata(12),
      O => ramp_sig_reg_12_sn_1
    );
\m_axis_tdata[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(13),
      I1 => gain_min,
      O => \m_axis_tdata[13]_i_1__1_n_0\
    );
\m_axis_tdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(13),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(11),
      I3 => Q(0),
      I4 => calib_tdata(13),
      O => ramp_sig_reg_13_sn_1
    );
\m_axis_tdata[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(14),
      I1 => gain_min,
      O => \m_axis_tdata[14]_i_1__1_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(15),
      I1 => gain_min,
      O => \m_axis_tdata[15]_i_1_n_0\
    );
\m_axis_tdata[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(1),
      I1 => gain_min,
      O => \m_axis_tdata[1]_i_1__1_n_0\
    );
\m_axis_tdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(1),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(13),
      I3 => Q(0),
      I4 => calib_tdata(1),
      O => ramp_sig_reg_1_sn_1
    );
\m_axis_tdata[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(2),
      I1 => gain_min,
      O => \m_axis_tdata[2]_i_1__1_n_0\
    );
\m_axis_tdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(2),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(0),
      I3 => Q(0),
      I4 => calib_tdata(2),
      O => ramp_sig_reg_2_sn_1
    );
\m_axis_tdata[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(3),
      I1 => gain_min,
      O => \m_axis_tdata[3]_i_1__1_n_0\
    );
\m_axis_tdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(3),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(1),
      I3 => Q(0),
      I4 => calib_tdata(3),
      O => ramp_sig_reg_3_sn_1
    );
\m_axis_tdata[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(4),
      I1 => gain_min,
      O => \m_axis_tdata[4]_i_1__1_n_0\
    );
\m_axis_tdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(4),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(2),
      I3 => Q(0),
      I4 => calib_tdata(4),
      O => ramp_sig_reg_4_sn_1
    );
\m_axis_tdata[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(5),
      I1 => gain_min,
      O => \m_axis_tdata[5]_i_1__1_n_0\
    );
\m_axis_tdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(5),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(3),
      I3 => Q(0),
      I4 => calib_tdata(5),
      O => ramp_sig_reg_5_sn_1
    );
\m_axis_tdata[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(6),
      I1 => gain_min,
      O => \m_axis_tdata[6]_i_1__1_n_0\
    );
\m_axis_tdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(6),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(4),
      I3 => Q(0),
      I4 => calib_tdata(6),
      O => ramp_sig_reg_6_sn_1
    );
\m_axis_tdata[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(7),
      I1 => gain_min,
      O => \m_axis_tdata[7]_i_1__1_n_0\
    );
\m_axis_tdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(7),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(5),
      I3 => Q(0),
      I4 => calib_tdata(7),
      O => ramp_sig_reg_7_sn_1
    );
\m_axis_tdata[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(8),
      I1 => gain_min,
      O => \m_axis_tdata[8]_i_1__1_n_0\
    );
\m_axis_tdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(8),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(6),
      I3 => Q(0),
      I4 => calib_tdata(8),
      O => ramp_sig_reg_8_sn_1
    );
\m_axis_tdata[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(9),
      I1 => gain_min,
      O => \m_axis_tdata[9]_i_1__1_n_0\
    );
\m_axis_tdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ramp_sig_reg(9),
      I1 => Q(1),
      I2 => \adc_sum_reg[31]\(7),
      I3 => Q(0),
      I4 => calib_tdata(9),
      O => ramp_sig_reg_9_sn_1
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[0]_i_1__1_n_0\,
      Q => calib_tdata(0),
      S => gain_max
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[10]_i_1__1_n_0\,
      Q => calib_tdata(10),
      S => gain_max
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[11]_i_1__1_n_0\,
      Q => calib_tdata(11),
      S => gain_max
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[12]_i_1__1_n_0\,
      Q => calib_tdata(12),
      S => gain_max
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[13]_i_1__1_n_0\,
      Q => calib_tdata(13),
      S => gain_max
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[14]_i_1__1_n_0\,
      Q => calib_tdata(14),
      S => gain_max
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[15]_i_1_n_0\,
      Q => calib_tdata(15),
      R => gain_max
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[1]_i_1__1_n_0\,
      Q => calib_tdata(1),
      S => gain_max
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[2]_i_1__1_n_0\,
      Q => calib_tdata(2),
      S => gain_max
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[3]_i_1__1_n_0\,
      Q => calib_tdata(3),
      S => gain_max
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[4]_i_1__1_n_0\,
      Q => calib_tdata(4),
      S => gain_max
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[5]_i_1__1_n_0\,
      Q => calib_tdata(5),
      S => gain_max
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[6]_i_1__1_n_0\,
      Q => calib_tdata(6),
      S => gain_max
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[7]_i_1__1_n_0\,
      Q => calib_tdata(7),
      S => gain_max
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[8]_i_1__1_n_0\,
      Q => calib_tdata(8),
      S => gain_max
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \m_axis_tdata[9]_i_1__1_n_0\,
      Q => calib_tdata(9),
      S => gain_max
    );
\offset_calc[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(11),
      I1 => offset(11),
      O => \offset_calc[11]_i_2_n_0\
    );
\offset_calc[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(10),
      I1 => offset(10),
      O => \offset_calc[11]_i_3_n_0\
    );
\offset_calc[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(9),
      I1 => offset(9),
      O => \offset_calc[11]_i_4_n_0\
    );
\offset_calc[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(8),
      I1 => offset(8),
      O => \offset_calc[11]_i_5_n_0\
    );
\offset_calc[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data(15),
      O => \offset_calc[15]_i_2_n_0\
    );
\offset_calc[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(15),
      I1 => offset(15),
      O => \offset_calc[15]_i_3_n_0\
    );
\offset_calc[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(14),
      I1 => offset(14),
      O => \offset_calc[15]_i_4_n_0\
    );
\offset_calc[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(13),
      I1 => offset(13),
      O => \offset_calc[15]_i_5_n_0\
    );
\offset_calc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(12),
      I1 => offset(12),
      O => \offset_calc[15]_i_6_n_0\
    );
\offset_calc[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(3),
      I1 => offset(3),
      O => \offset_calc[3]_i_2_n_0\
    );
\offset_calc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(2),
      I1 => offset(2),
      O => \offset_calc[3]_i_3_n_0\
    );
\offset_calc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(1),
      I1 => offset(1),
      O => \offset_calc[3]_i_4_n_0\
    );
\offset_calc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(0),
      I1 => offset(0),
      O => \offset_calc[3]_i_5_n_0\
    );
\offset_calc[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(7),
      I1 => offset(7),
      O => \offset_calc[7]_i_2_n_0\
    );
\offset_calc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(6),
      I1 => offset(6),
      O => \offset_calc[7]_i_3_n_0\
    );
\offset_calc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(5),
      I1 => offset(5),
      O => \offset_calc[7]_i_4_n_0\
    );
\offset_calc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adc_data(4),
      I1 => offset(4),
      O => \offset_calc[7]_i_5_n_0\
    );
\offset_calc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[0]\,
      R => '0'
    );
\offset_calc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[10]\,
      R => '0'
    );
\offset_calc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[11]\,
      R => '0'
    );
\offset_calc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[7]_i_1_n_0\,
      CO(3) => \offset_calc_reg[11]_i_1_n_0\,
      CO(2) => \offset_calc_reg[11]_i_1_n_1\,
      CO(1) => \offset_calc_reg[11]_i_1_n_2\,
      CO(0) => \offset_calc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(11 downto 8),
      O(3) => \offset_calc_reg[11]_i_1_n_4\,
      O(2) => \offset_calc_reg[11]_i_1_n_5\,
      O(1) => \offset_calc_reg[11]_i_1_n_6\,
      O(0) => \offset_calc_reg[11]_i_1_n_7\,
      S(3) => \offset_calc[11]_i_2_n_0\,
      S(2) => \offset_calc[11]_i_3_n_0\,
      S(1) => \offset_calc[11]_i_4_n_0\,
      S(0) => \offset_calc[11]_i_5_n_0\
    );
\offset_calc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[12]\,
      R => '0'
    );
\offset_calc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[13]\,
      R => '0'
    );
\offset_calc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[14]\,
      R => '0'
    );
\offset_calc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[15]_i_1_n_4\,
      Q => p_0_in(0),
      R => '0'
    );
\offset_calc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[11]_i_1_n_0\,
      CO(3) => \offset_calc_reg[15]_i_1_n_0\,
      CO(2) => \offset_calc_reg[15]_i_1_n_1\,
      CO(1) => \offset_calc_reg[15]_i_1_n_2\,
      CO(0) => \offset_calc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \offset_calc[15]_i_2_n_0\,
      DI(2 downto 0) => adc_data(14 downto 12),
      O(3) => \offset_calc_reg[15]_i_1_n_4\,
      O(2) => \offset_calc_reg[15]_i_1_n_5\,
      O(1) => \offset_calc_reg[15]_i_1_n_6\,
      O(0) => \offset_calc_reg[15]_i_1_n_7\,
      S(3) => \offset_calc[15]_i_3_n_0\,
      S(2) => \offset_calc[15]_i_4_n_0\,
      S(1) => \offset_calc[15]_i_5_n_0\,
      S(0) => \offset_calc[15]_i_6_n_0\
    );
\offset_calc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[16]_i_1_n_7\,
      Q => p_0_in(1),
      R => '0'
    );
\offset_calc_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_offset_calc_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_offset_calc_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \offset_calc_reg[16]_i_1_n_7\,
      S(3 downto 0) => B"0001"
    );
\offset_calc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[1]\,
      R => '0'
    );
\offset_calc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[2]\,
      R => '0'
    );
\offset_calc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[3]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[3]\,
      R => '0'
    );
\offset_calc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_calc_reg[3]_i_1_n_0\,
      CO(2) => \offset_calc_reg[3]_i_1_n_1\,
      CO(1) => \offset_calc_reg[3]_i_1_n_2\,
      CO(0) => \offset_calc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(3 downto 0),
      O(3) => \offset_calc_reg[3]_i_1_n_4\,
      O(2) => \offset_calc_reg[3]_i_1_n_5\,
      O(1) => \offset_calc_reg[3]_i_1_n_6\,
      O(0) => \offset_calc_reg[3]_i_1_n_7\,
      S(3) => \offset_calc[3]_i_2_n_0\,
      S(2) => \offset_calc[3]_i_3_n_0\,
      S(1) => \offset_calc[3]_i_4_n_0\,
      S(0) => \offset_calc[3]_i_5_n_0\
    );
\offset_calc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[4]\,
      R => '0'
    );
\offset_calc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[5]\,
      R => '0'
    );
\offset_calc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_5\,
      Q => \offset_calc_reg_n_0_[6]\,
      R => '0'
    );
\offset_calc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[7]_i_1_n_4\,
      Q => \offset_calc_reg_n_0_[7]\,
      R => '0'
    );
\offset_calc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_calc_reg[3]_i_1_n_0\,
      CO(3) => \offset_calc_reg[7]_i_1_n_0\,
      CO(2) => \offset_calc_reg[7]_i_1_n_1\,
      CO(1) => \offset_calc_reg[7]_i_1_n_2\,
      CO(0) => \offset_calc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adc_data(7 downto 4),
      O(3) => \offset_calc_reg[7]_i_1_n_4\,
      O(2) => \offset_calc_reg[7]_i_1_n_5\,
      O(1) => \offset_calc_reg[7]_i_1_n_6\,
      O(0) => \offset_calc_reg[7]_i_1_n_7\,
      S(3) => \offset_calc[7]_i_2_n_0\,
      S(2) => \offset_calc[7]_i_3_n_0\,
      S(1) => \offset_calc[7]_i_4_n_0\,
      S(0) => \offset_calc[7]_i_5_n_0\
    );
\offset_calc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_7\,
      Q => \offset_calc_reg_n_0_[8]\,
      R => '0'
    );
\offset_calc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_calc_reg[11]_i_1_n_6\,
      Q => \offset_calc_reg_n_0_[9]\,
      R => '0'
    );
\offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(0),
      Q => offset(0),
      R => '0'
    );
\offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(10),
      Q => offset(10),
      R => '0'
    );
\offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(11),
      Q => offset(11),
      R => '0'
    );
\offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(12),
      Q => offset(12),
      R => '0'
    );
\offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(13),
      Q => offset(13),
      R => '0'
    );
\offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(14),
      Q => offset(14),
      R => '0'
    );
\offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(15),
      Q => offset(15),
      R => '0'
    );
\offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(1),
      Q => offset(1),
      R => '0'
    );
\offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(2),
      Q => offset(2),
      R => '0'
    );
\offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(3),
      Q => offset(3),
      R => '0'
    );
\offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(4),
      Q => offset(4),
      R => '0'
    );
\offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(5),
      Q => offset(5),
      R => '0'
    );
\offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(6),
      Q => offset(6),
      R => '0'
    );
\offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(7),
      Q => offset(7),
      R => '0'
    );
\offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(8),
      Q => offset(8),
      R => '0'
    );
\offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => offset_reg(9),
      Q => offset(9),
      R => '0'
    );
\offset_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(0),
      Q => offset_reg(0),
      R => '0'
    );
\offset_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(10),
      Q => offset_reg(10),
      R => '0'
    );
\offset_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(11),
      Q => offset_reg(11),
      R => '0'
    );
\offset_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(12),
      Q => offset_reg(12),
      R => '0'
    );
\offset_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(13),
      Q => offset_reg(13),
      R => '0'
    );
\offset_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(14),
      Q => offset_reg(14),
      R => '0'
    );
\offset_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(15),
      Q => offset_reg(15),
      R => '0'
    );
\offset_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(1),
      Q => offset_reg(1),
      R => '0'
    );
\offset_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(2),
      Q => offset_reg(2),
      R => '0'
    );
\offset_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(3),
      Q => offset_reg(3),
      R => '0'
    );
\offset_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(4),
      Q => offset_reg(4),
      R => '0'
    );
\offset_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(5),
      Q => offset_reg(5),
      R => '0'
    );
\offset_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(6),
      Q => offset_reg(6),
      R => '0'
    );
\offset_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(7),
      Q => offset_reg(7),
      R => '0'
    );
\offset_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(8),
      Q => offset_reg(8),
      R => '0'
    );
\offset_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \offset_reg_reg[15]_0\(9),
      Q => offset_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_filter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_reg_araddr[5]\ : out STD_LOGIC;
    \s_axi_reg_araddr[5]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    bypass_reg_reg_0 : in STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    kk_mult_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_osc2_aresetn : in STD_LOGIC;
    bb_mult_0 : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_filter : entity is "osc_filter";
end system_rp_oscilloscope_0_osc_filter;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_filter is
  signal A : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aa_mult_n_100 : STD_LOGIC;
  signal aa_mult_n_101 : STD_LOGIC;
  signal aa_mult_n_102 : STD_LOGIC;
  signal aa_mult_n_103 : STD_LOGIC;
  signal aa_mult_n_104 : STD_LOGIC;
  signal aa_mult_n_105 : STD_LOGIC;
  signal aa_mult_n_63 : STD_LOGIC;
  signal aa_mult_n_64 : STD_LOGIC;
  signal aa_mult_n_65 : STD_LOGIC;
  signal aa_mult_n_66 : STD_LOGIC;
  signal aa_mult_n_67 : STD_LOGIC;
  signal aa_mult_n_68 : STD_LOGIC;
  signal aa_mult_n_69 : STD_LOGIC;
  signal aa_mult_n_70 : STD_LOGIC;
  signal aa_mult_n_71 : STD_LOGIC;
  signal aa_mult_n_72 : STD_LOGIC;
  signal aa_mult_n_73 : STD_LOGIC;
  signal aa_mult_n_74 : STD_LOGIC;
  signal aa_mult_n_75 : STD_LOGIC;
  signal aa_mult_n_76 : STD_LOGIC;
  signal aa_mult_n_77 : STD_LOGIC;
  signal aa_mult_n_78 : STD_LOGIC;
  signal aa_mult_n_79 : STD_LOGIC;
  signal aa_mult_n_80 : STD_LOGIC;
  signal aa_mult_n_81 : STD_LOGIC;
  signal aa_mult_n_82 : STD_LOGIC;
  signal aa_mult_n_83 : STD_LOGIC;
  signal aa_mult_n_84 : STD_LOGIC;
  signal aa_mult_n_85 : STD_LOGIC;
  signal aa_mult_n_86 : STD_LOGIC;
  signal aa_mult_n_87 : STD_LOGIC;
  signal aa_mult_n_88 : STD_LOGIC;
  signal aa_mult_n_89 : STD_LOGIC;
  signal aa_mult_n_90 : STD_LOGIC;
  signal aa_mult_n_91 : STD_LOGIC;
  signal aa_mult_n_92 : STD_LOGIC;
  signal aa_mult_n_93 : STD_LOGIC;
  signal aa_mult_n_94 : STD_LOGIC;
  signal aa_mult_n_95 : STD_LOGIC;
  signal aa_mult_n_96 : STD_LOGIC;
  signal aa_mult_n_97 : STD_LOGIC;
  signal aa_mult_n_98 : STD_LOGIC;
  signal aa_mult_n_99 : STD_LOGIC;
  signal bb_mult_n_100 : STD_LOGIC;
  signal bb_mult_n_101 : STD_LOGIC;
  signal bb_mult_n_102 : STD_LOGIC;
  signal bb_mult_n_103 : STD_LOGIC;
  signal bb_mult_n_104 : STD_LOGIC;
  signal bb_mult_n_105 : STD_LOGIC;
  signal bb_mult_n_96 : STD_LOGIC;
  signal bb_mult_n_97 : STD_LOGIC;
  signal bb_mult_n_98 : STD_LOGIC;
  signal bb_mult_n_99 : STD_LOGIC;
  signal bypass_reg : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal kk_mult_n_100 : STD_LOGIC;
  signal kk_mult_n_101 : STD_LOGIC;
  signal kk_mult_n_102 : STD_LOGIC;
  signal kk_mult_n_103 : STD_LOGIC;
  signal kk_mult_n_104 : STD_LOGIC;
  signal kk_mult_n_105 : STD_LOGIC;
  signal kk_mult_n_65 : STD_LOGIC;
  signal kk_mult_n_66 : STD_LOGIC;
  signal kk_mult_n_67 : STD_LOGIC;
  signal kk_mult_n_68 : STD_LOGIC;
  signal kk_mult_n_69 : STD_LOGIC;
  signal kk_mult_n_70 : STD_LOGIC;
  signal kk_mult_n_71 : STD_LOGIC;
  signal kk_mult_n_72 : STD_LOGIC;
  signal kk_mult_n_73 : STD_LOGIC;
  signal kk_mult_n_74 : STD_LOGIC;
  signal kk_mult_n_75 : STD_LOGIC;
  signal kk_mult_n_76 : STD_LOGIC;
  signal kk_mult_n_77 : STD_LOGIC;
  signal kk_mult_n_78 : STD_LOGIC;
  signal kk_mult_n_79 : STD_LOGIC;
  signal kk_mult_n_80 : STD_LOGIC;
  signal kk_mult_n_81 : STD_LOGIC;
  signal kk_mult_n_82 : STD_LOGIC;
  signal kk_mult_n_83 : STD_LOGIC;
  signal kk_mult_n_84 : STD_LOGIC;
  signal kk_mult_n_85 : STD_LOGIC;
  signal kk_mult_n_86 : STD_LOGIC;
  signal kk_mult_n_87 : STD_LOGIC;
  signal kk_mult_n_88 : STD_LOGIC;
  signal kk_mult_n_89 : STD_LOGIC;
  signal kk_mult_n_90 : STD_LOGIC;
  signal kk_mult_n_91 : STD_LOGIC;
  signal kk_mult_n_92 : STD_LOGIC;
  signal kk_mult_n_93 : STD_LOGIC;
  signal kk_mult_n_94 : STD_LOGIC;
  signal kk_mult_n_95 : STD_LOGIC;
  signal kk_mult_n_96 : STD_LOGIC;
  signal kk_mult_n_97 : STD_LOGIC;
  signal kk_mult_n_98 : STD_LOGIC;
  signal kk_mult_n_99 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 24 downto 8 );
  signal pp_mult_i_10_n_0 : STD_LOGIC;
  signal pp_mult_i_11_n_0 : STD_LOGIC;
  signal pp_mult_i_12_n_0 : STD_LOGIC;
  signal pp_mult_i_13_n_0 : STD_LOGIC;
  signal pp_mult_i_14_n_0 : STD_LOGIC;
  signal pp_mult_i_15_n_0 : STD_LOGIC;
  signal pp_mult_i_16_n_0 : STD_LOGIC;
  signal pp_mult_i_17_n_0 : STD_LOGIC;
  signal pp_mult_i_18_n_0 : STD_LOGIC;
  signal pp_mult_i_19_n_0 : STD_LOGIC;
  signal pp_mult_i_20_n_0 : STD_LOGIC;
  signal pp_mult_i_21_n_0 : STD_LOGIC;
  signal pp_mult_i_22_n_0 : STD_LOGIC;
  signal pp_mult_i_23_n_0 : STD_LOGIC;
  signal pp_mult_i_24_n_0 : STD_LOGIC;
  signal pp_mult_i_25_n_0 : STD_LOGIC;
  signal \pp_mult_i_2__0_n_0\ : STD_LOGIC;
  signal pp_mult_i_4_n_0 : STD_LOGIC;
  signal pp_mult_i_4_n_1 : STD_LOGIC;
  signal pp_mult_i_4_n_2 : STD_LOGIC;
  signal pp_mult_i_4_n_3 : STD_LOGIC;
  signal pp_mult_i_5_n_0 : STD_LOGIC;
  signal pp_mult_i_5_n_1 : STD_LOGIC;
  signal pp_mult_i_5_n_2 : STD_LOGIC;
  signal pp_mult_i_5_n_3 : STD_LOGIC;
  signal pp_mult_i_6_n_0 : STD_LOGIC;
  signal pp_mult_i_6_n_1 : STD_LOGIC;
  signal pp_mult_i_6_n_2 : STD_LOGIC;
  signal pp_mult_i_6_n_3 : STD_LOGIC;
  signal pp_mult_i_7_n_0 : STD_LOGIC;
  signal pp_mult_i_7_n_1 : STD_LOGIC;
  signal pp_mult_i_7_n_2 : STD_LOGIC;
  signal pp_mult_i_7_n_3 : STD_LOGIC;
  signal pp_mult_i_9_n_0 : STD_LOGIC;
  signal pp_mult_n_100 : STD_LOGIC;
  signal pp_mult_n_101 : STD_LOGIC;
  signal pp_mult_n_102 : STD_LOGIC;
  signal pp_mult_n_103 : STD_LOGIC;
  signal pp_mult_n_104 : STD_LOGIC;
  signal pp_mult_n_105 : STD_LOGIC;
  signal pp_mult_n_64 : STD_LOGIC;
  signal pp_mult_n_65 : STD_LOGIC;
  signal pp_mult_n_66 : STD_LOGIC;
  signal pp_mult_n_67 : STD_LOGIC;
  signal pp_mult_n_68 : STD_LOGIC;
  signal pp_mult_n_69 : STD_LOGIC;
  signal pp_mult_n_70 : STD_LOGIC;
  signal pp_mult_n_71 : STD_LOGIC;
  signal pp_mult_n_72 : STD_LOGIC;
  signal pp_mult_n_90 : STD_LOGIC;
  signal pp_mult_n_91 : STD_LOGIC;
  signal pp_mult_n_92 : STD_LOGIC;
  signal pp_mult_n_93 : STD_LOGIC;
  signal pp_mult_n_94 : STD_LOGIC;
  signal pp_mult_n_95 : STD_LOGIC;
  signal pp_mult_n_96 : STD_LOGIC;
  signal pp_mult_n_97 : STD_LOGIC;
  signal pp_mult_n_98 : STD_LOGIC;
  signal pp_mult_n_99 : STD_LOGIC;
  signal r01_reg : STD_LOGIC_VECTOR ( 34 downto 20 );
  signal r02_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r1_reg : STD_LOGIC_VECTOR ( 34 downto 10 );
  signal r1_reg0 : STD_LOGIC_VECTOR ( 34 downto 10 );
  signal \r1_reg0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__7_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__7_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry_i_4__0_n_0\ : STD_LOGIC;
  signal r2_sum_carry_n_0 : STD_LOGIC;
  signal r2_sum_carry_n_1 : STD_LOGIC;
  signal r2_sum_carry_n_2 : STD_LOGIC;
  signal r2_sum_carry_n_3 : STD_LOGIC;
  signal r3_reg_dsp1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r3_reg_dsp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[10]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[11]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[12]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[13]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[14]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[15]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[16]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[8]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[9]\ : STD_LOGIC;
  signal r3_shr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r3_sum10_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r3_sum11_in : STD_LOGIC_VECTOR ( 49 downto 25 );
  signal \r3_sum__2_carry__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_8__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__11_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_8__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_8__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_8__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_1__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_2__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_3__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_5__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_6__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_7__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_8__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_3\ : STD_LOGIC;
  signal r4_sum0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal r5_reg1 : STD_LOGIC;
  signal r5_reg10_in : STD_LOGIC;
  signal \r5_reg1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_3\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_1\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_2\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_3\ : STD_LOGIC;
  signal \r5_reg1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__2_n_3\ : STD_LOGIC;
  signal \r5_reg1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal r5_reg1_carry_n_0 : STD_LOGIC;
  signal r5_reg1_carry_n_1 : STD_LOGIC;
  signal r5_reg1_carry_n_2 : STD_LOGIC;
  signal r5_reg1_carry_n_3 : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal r5_reg20 : STD_LOGIC;
  signal \r5_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r5_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[3]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_reg_araddr[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_reg_araddr[5]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[5]_0\ : STD_LOGIC;
  signal NLW_aa_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aa_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aa_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aa_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_aa_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_bb_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_bb_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_bb_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bb_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal NLW_bb_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_kk_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_kk_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_kk_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_kk_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_kk_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pp_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_pp_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_pp_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pp_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_pp_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pp_mult_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pp_mult_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r1_reg0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r1_reg0_inferred__0/i__carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r2_sum_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r2_sum_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r2_sum_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r3_sum__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r3_sum__2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r5_reg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r5_reg1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r5_reg1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aa_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_data_reg[0]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \adc_data_reg[10]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \adc_data_reg[11]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \adc_data_reg[12]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \adc_data_reg[13]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \adc_data_reg[14]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \adc_data_reg[15]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \adc_data_reg[1]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \adc_data_reg[2]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \adc_data_reg[3]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \adc_data_reg[4]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \adc_data_reg[5]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \adc_data_reg[6]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \adc_data_reg[7]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \adc_data_reg[8]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \adc_data_reg[9]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of bb_mult_i_2 : label is "soft_lutpair349";
  attribute METHODOLOGY_DRC_VIOS of kk_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of pp_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pp_mult_i_3 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_4 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_5 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_6 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_7 : label is 35;
  attribute SOFT_HLUTNM of \pp_mult_i_8__0\ : label is "soft_lutpair349";
  attribute HLUTNM : string;
  attribute HLUTNM of \r3_sum__2_carry__8_i_1__0\ : label is "lutpair1";
  attribute HLUTNM of \r3_sum__2_carry__8_i_6__0\ : label is "lutpair1";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of r5_reg1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \r5_reg[0]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \r5_reg[10]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \r5_reg[11]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \r5_reg[12]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \r5_reg[13]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \r5_reg[14]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \r5_reg[15]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \r5_reg[1]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \r5_reg[2]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \r5_reg[3]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \r5_reg[4]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \r5_reg[5]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \r5_reg[6]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \r5_reg[7]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \r5_reg[8]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \r5_reg[9]_i_1__0\ : label is "soft_lutpair363";
begin
  E(0) <= \^e\(0);
  \s_axi_reg_araddr[3]\ <= \^s_axi_reg_araddr[3]\;
  \s_axi_reg_araddr[4]\(0) <= \^s_axi_reg_araddr[4]\(0);
  \s_axi_reg_araddr[4]_0\(0) <= \^s_axi_reg_araddr[4]_0\(0);
  \s_axi_reg_araddr[5]\ <= \^s_axi_reg_araddr[5]\;
  \s_axi_reg_araddr[5]_0\ <= \^s_axi_reg_araddr[5]_0\;
aa_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(24),
      A(28) => A(24),
      A(27) => A(24),
      A(26) => A(24),
      A(25) => A(24),
      A(24 downto 0) => A(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aa_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => bram_wrdata_a(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aa_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aa_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aa_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^s_axi_reg_araddr[4]\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aa_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aa_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_aa_mult_P_UNCONNECTED(47 downto 43),
      P(42) => aa_mult_n_63,
      P(41) => aa_mult_n_64,
      P(40) => aa_mult_n_65,
      P(39) => aa_mult_n_66,
      P(38) => aa_mult_n_67,
      P(37) => aa_mult_n_68,
      P(36) => aa_mult_n_69,
      P(35) => aa_mult_n_70,
      P(34) => aa_mult_n_71,
      P(33) => aa_mult_n_72,
      P(32) => aa_mult_n_73,
      P(31) => aa_mult_n_74,
      P(30) => aa_mult_n_75,
      P(29) => aa_mult_n_76,
      P(28) => aa_mult_n_77,
      P(27) => aa_mult_n_78,
      P(26) => aa_mult_n_79,
      P(25) => aa_mult_n_80,
      P(24) => aa_mult_n_81,
      P(23) => aa_mult_n_82,
      P(22) => aa_mult_n_83,
      P(21) => aa_mult_n_84,
      P(20) => aa_mult_n_85,
      P(19) => aa_mult_n_86,
      P(18) => aa_mult_n_87,
      P(17) => aa_mult_n_88,
      P(16) => aa_mult_n_89,
      P(15) => aa_mult_n_90,
      P(14) => aa_mult_n_91,
      P(13) => aa_mult_n_92,
      P(12) => aa_mult_n_93,
      P(11) => aa_mult_n_94,
      P(10) => aa_mult_n_95,
      P(9) => aa_mult_n_96,
      P(8) => aa_mult_n_97,
      P(7) => aa_mult_n_98,
      P(6) => aa_mult_n_99,
      P(5) => aa_mult_n_100,
      P(4) => aa_mult_n_101,
      P(3) => aa_mult_n_102,
      P(2) => aa_mult_n_103,
      P(1) => aa_mult_n_104,
      P(0) => aa_mult_n_105,
      PATTERNBDETECT => NLW_aa_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aa_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aa_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \pp_mult_i_2__0_n_0\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aa_mult_UNDERFLOW_UNCONNECTED
    );
aa_mult_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^s_axi_reg_araddr[5]\,
      I1 => bb_mult_0,
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(6),
      O => \^s_axi_reg_araddr[4]\(0)
    );
aa_mult_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(2),
      O => \^s_axi_reg_araddr[5]\
    );
\adc_data_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(0),
      O => D(0)
    );
\adc_data_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(10),
      O => D(10)
    );
\adc_data_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(11),
      O => D(11)
    );
\adc_data_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(12),
      O => D(12)
    );
\adc_data_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(13),
      O => D(13)
    );
\adc_data_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(14),
      O => D(14)
    );
\adc_data_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(15),
      O => D(15)
    );
\adc_data_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(1),
      O => D(1)
    );
\adc_data_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(2),
      O => D(2)
    );
\adc_data_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(3),
      O => D(3)
    );
\adc_data_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(4),
      O => D(4)
    );
\adc_data_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(5),
      O => D(5)
    );
\adc_data_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(6),
      O => D(6)
    );
\adc_data_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(7),
      O => D(7)
    );
\adc_data_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(8),
      O => D(8)
    );
\adc_data_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(9),
      O => D(9)
    );
bb_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => bram_wrdata_a(24),
      A(28) => bram_wrdata_a(24),
      A(27) => bram_wrdata_a(24),
      A(26) => bram_wrdata_a(24),
      A(25) => bram_wrdata_a(24),
      A(24 downto 0) => bram_wrdata_a(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_bb_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15 downto 2) => Q(13 downto 0),
      B(1) => Q(13),
      B(0) => Q(13),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_bb_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_bb_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_bb_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^s_axi_reg_araddr[4]_0\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_bb_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_bb_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_bb_mult_P_UNCONNECTED(47 downto 41),
      P(40) => r02_reg(31),
      P(39 downto 10) => r02_reg(29 downto 0),
      P(9) => bb_mult_n_96,
      P(8) => bb_mult_n_97,
      P(7) => bb_mult_n_98,
      P(6) => bb_mult_n_99,
      P(5) => bb_mult_n_100,
      P(4) => bb_mult_n_101,
      P(3) => bb_mult_n_102,
      P(2) => bb_mult_n_103,
      P(1) => bb_mult_n_104,
      P(0) => bb_mult_n_105,
      PATTERNBDETECT => NLW_bb_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_bb_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_bb_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \pp_mult_i_2__0_n_0\,
      UNDERFLOW => NLW_bb_mult_UNDERFLOW_UNCONNECTED
    );
\bb_mult_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^s_axi_reg_araddr[3]\,
      I1 => bb_mult_0,
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(6),
      O => \^s_axi_reg_araddr[4]_0\(0)
    );
bb_mult_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(0),
      I3 => bram_addr_a(5),
      O => \^s_axi_reg_araddr[3]\
    );
bypass_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => bypass_reg_reg_0,
      Q => bypass_reg,
      R => '0'
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(7),
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(6),
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(5),
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(4),
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(11),
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(10),
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(9),
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(8),
      O => \i__carry__1_i_4__7_n_0\
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_4__8_n_0\
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(15),
      O => \i__carry__2_i_1__7_n_0\
    );
\i__carry__2_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__2_i_1__8_n_0\
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(14),
      O => \i__carry__2_i_2__7_n_0\
    );
\i__carry__2_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__2_i_2__8_n_0\
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(13),
      O => \i__carry__2_i_3__6_n_0\
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(12),
      O => \i__carry__2_i_4__6_n_0\
    );
\i__carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(19),
      I1 => r01_reg(34),
      O => \i__carry__3_i_1__6_n_0\
    );
\i__carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(18),
      I1 => r01_reg(34),
      O => \i__carry__3_i_2__6_n_0\
    );
\i__carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(17),
      O => \i__carry__3_i_3__6_n_0\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(16),
      O => \i__carry__3_i_4__2_n_0\
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(23),
      I1 => r01_reg(23),
      O => \i__carry__4_i_1__2_n_0\
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(22),
      I1 => r01_reg(22),
      O => \i__carry__4_i_2__2_n_0\
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(21),
      I1 => r01_reg(21),
      O => \i__carry__4_i_3__2_n_0\
    );
\i__carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(20),
      I1 => r01_reg(20),
      O => \i__carry__4_i_4__2_n_0\
    );
\i__carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(27),
      I1 => r01_reg(27),
      O => \i__carry__5_i_1__2_n_0\
    );
\i__carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(26),
      I1 => r01_reg(26),
      O => \i__carry__5_i_2__2_n_0\
    );
\i__carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(25),
      I1 => r01_reg(25),
      O => \i__carry__5_i_3__2_n_0\
    );
\i__carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(24),
      I1 => r01_reg(24),
      O => \i__carry__5_i_4__2_n_0\
    );
\i__carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r02_reg(31),
      O => \i__carry__6_i_1__2_n_0\
    );
\i__carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(31),
      I1 => r01_reg(30),
      O => \i__carry__6_i_2__2_n_0\
    );
\i__carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(29),
      I1 => r01_reg(29),
      O => \i__carry__6_i_3__2_n_0\
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(28),
      I1 => r01_reg(28),
      O => \i__carry__6_i_4__0_n_0\
    );
\i__carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(32),
      I1 => r01_reg(34),
      O => \i__carry__7_i_1__0_n_0\
    );
\i__carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r01_reg(32),
      O => \i__carry__7_i_2__0_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(3),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(2),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(0),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => kk_mult_n_67,
      I1 => kk_mult_n_66,
      O => \i__carry_i_5__0_n_0\
    );
kk_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => kk_mult_0(24),
      A(28) => kk_mult_0(24),
      A(27) => kk_mult_0(24),
      A(26) => kk_mult_0(24),
      A(25) => kk_mult_0(24),
      A(24 downto 0) => kk_mult_0(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_kk_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(16),
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_kk_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_kk_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_kk_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_kk_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_kk_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_kk_mult_P_UNCONNECTED(47 downto 42),
      P(41) => r5_reg20,
      P(40) => kk_mult_n_65,
      P(39) => kk_mult_n_66,
      P(38) => kk_mult_n_67,
      P(37) => kk_mult_n_68,
      P(36) => kk_mult_n_69,
      P(35) => kk_mult_n_70,
      P(34) => kk_mult_n_71,
      P(33) => kk_mult_n_72,
      P(32) => kk_mult_n_73,
      P(31) => kk_mult_n_74,
      P(30) => kk_mult_n_75,
      P(29) => kk_mult_n_76,
      P(28) => kk_mult_n_77,
      P(27) => kk_mult_n_78,
      P(26) => kk_mult_n_79,
      P(25) => kk_mult_n_80,
      P(24) => kk_mult_n_81,
      P(23) => kk_mult_n_82,
      P(22) => kk_mult_n_83,
      P(21) => kk_mult_n_84,
      P(20) => kk_mult_n_85,
      P(19) => kk_mult_n_86,
      P(18) => kk_mult_n_87,
      P(17) => kk_mult_n_88,
      P(16) => kk_mult_n_89,
      P(15) => kk_mult_n_90,
      P(14) => kk_mult_n_91,
      P(13) => kk_mult_n_92,
      P(12) => kk_mult_n_93,
      P(11) => kk_mult_n_94,
      P(10) => kk_mult_n_95,
      P(9) => kk_mult_n_96,
      P(8) => kk_mult_n_97,
      P(7) => kk_mult_n_98,
      P(6) => kk_mult_n_99,
      P(5) => kk_mult_n_100,
      P(4) => kk_mult_n_101,
      P(3) => kk_mult_n_102,
      P(2) => kk_mult_n_103,
      P(1) => kk_mult_n_104,
      P(0) => kk_mult_n_105,
      PATTERNBDETECT => NLW_kk_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_kk_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_kk_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \pp_mult_i_2__0_n_0\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_kk_mult_UNDERFLOW_UNCONNECTED
    );
pp_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => bram_wrdata_a(24),
      A(28) => bram_wrdata_a(24),
      A(27) => bram_wrdata_a(24),
      A(26) => bram_wrdata_a(24),
      A(25) => bram_wrdata_a(24),
      A(24 downto 0) => bram_wrdata_a(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_pp_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(16),
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_pp_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_pp_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_pp_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc2_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_pp_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_pp_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_pp_mult_P_UNCONNECTED(47 downto 42),
      P(41) => pp_mult_n_64,
      P(40) => pp_mult_n_65,
      P(39) => pp_mult_n_66,
      P(38) => pp_mult_n_67,
      P(37) => pp_mult_n_68,
      P(36) => pp_mult_n_69,
      P(35) => pp_mult_n_70,
      P(34) => pp_mult_n_71,
      P(33) => pp_mult_n_72,
      P(32 downto 16) => r4_sum0(16 downto 0),
      P(15) => pp_mult_n_90,
      P(14) => pp_mult_n_91,
      P(13) => pp_mult_n_92,
      P(12) => pp_mult_n_93,
      P(11) => pp_mult_n_94,
      P(10) => pp_mult_n_95,
      P(9) => pp_mult_n_96,
      P(8) => pp_mult_n_97,
      P(7) => pp_mult_n_98,
      P(6) => pp_mult_n_99,
      P(5) => pp_mult_n_100,
      P(4) => pp_mult_n_101,
      P(3) => pp_mult_n_102,
      P(2) => pp_mult_n_103,
      P(1) => pp_mult_n_104,
      P(0) => pp_mult_n_105,
      PATTERNBDETECT => NLW_pp_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_pp_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_pp_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \pp_mult_i_2__0_n_0\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_pp_mult_UNDERFLOW_UNCONNECTED
    );
pp_mult_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(15),
      I1 => r4_sum0(15),
      O => pp_mult_i_10_n_0
    );
pp_mult_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(14),
      I1 => r4_sum0(14),
      O => pp_mult_i_11_n_0
    );
pp_mult_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(13),
      I1 => r4_sum0(13),
      O => pp_mult_i_12_n_0
    );
pp_mult_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(12),
      I1 => r4_sum0(12),
      O => pp_mult_i_13_n_0
    );
pp_mult_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(11),
      I1 => r4_sum0(11),
      O => pp_mult_i_14_n_0
    );
pp_mult_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(10),
      I1 => r4_sum0(10),
      O => pp_mult_i_15_n_0
    );
pp_mult_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(9),
      I1 => r4_sum0(9),
      O => pp_mult_i_16_n_0
    );
pp_mult_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(8),
      I1 => r4_sum0(8),
      O => pp_mult_i_17_n_0
    );
pp_mult_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(7),
      I1 => r4_sum0(7),
      O => pp_mult_i_18_n_0
    );
pp_mult_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(6),
      I1 => r4_sum0(6),
      O => pp_mult_i_19_n_0
    );
\pp_mult_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(4),
      I2 => bb_mult_0,
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(3),
      I5 => \^s_axi_reg_araddr[5]_0\,
      O => \^e\(0)
    );
pp_mult_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(5),
      I1 => r4_sum0(5),
      O => pp_mult_i_20_n_0
    );
pp_mult_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(4),
      I1 => r4_sum0(4),
      O => pp_mult_i_21_n_0
    );
pp_mult_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(3),
      I1 => r4_sum0(3),
      O => pp_mult_i_22_n_0
    );
pp_mult_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(2),
      I1 => r4_sum0(2),
      O => pp_mult_i_23_n_0
    );
pp_mult_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(1),
      I1 => r4_sum0(1),
      O => pp_mult_i_24_n_0
    );
pp_mult_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(0),
      I1 => r4_sum0(0),
      O => pp_mult_i_25_n_0
    );
\pp_mult_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bypass_reg_reg_0,
      I1 => bypass_reg,
      I2 => m_axi_osc2_aresetn,
      O => \pp_mult_i_2__0_n_0\
    );
pp_mult_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_4_n_0,
      CO(3 downto 0) => NLW_pp_mult_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pp_mult_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => B(16),
      S(3 downto 1) => B"000",
      S(0) => pp_mult_i_9_n_0
    );
pp_mult_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_5_n_0,
      CO(3) => pp_mult_i_4_n_0,
      CO(2) => pp_mult_i_4_n_1,
      CO(1) => pp_mult_i_4_n_2,
      CO(0) => pp_mult_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(15 downto 12),
      O(3 downto 0) => B(15 downto 12),
      S(3) => pp_mult_i_10_n_0,
      S(2) => pp_mult_i_11_n_0,
      S(1) => pp_mult_i_12_n_0,
      S(0) => pp_mult_i_13_n_0
    );
pp_mult_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_6_n_0,
      CO(3) => pp_mult_i_5_n_0,
      CO(2) => pp_mult_i_5_n_1,
      CO(1) => pp_mult_i_5_n_2,
      CO(0) => pp_mult_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(11 downto 8),
      O(3 downto 0) => B(11 downto 8),
      S(3) => pp_mult_i_14_n_0,
      S(2) => pp_mult_i_15_n_0,
      S(1) => pp_mult_i_16_n_0,
      S(0) => pp_mult_i_17_n_0
    );
pp_mult_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_7_n_0,
      CO(3) => pp_mult_i_6_n_0,
      CO(2) => pp_mult_i_6_n_1,
      CO(1) => pp_mult_i_6_n_2,
      CO(0) => pp_mult_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(7 downto 4),
      O(3 downto 0) => B(7 downto 4),
      S(3) => pp_mult_i_18_n_0,
      S(2) => pp_mult_i_19_n_0,
      S(1) => pp_mult_i_20_n_0,
      S(0) => pp_mult_i_21_n_0
    );
pp_mult_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pp_mult_i_7_n_0,
      CO(2) => pp_mult_i_7_n_1,
      CO(1) => pp_mult_i_7_n_2,
      CO(0) => pp_mult_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(3 downto 0),
      O(3 downto 0) => B(3 downto 0),
      S(3) => pp_mult_i_22_n_0,
      S(2) => pp_mult_i_23_n_0,
      S(1) => pp_mult_i_24_n_0,
      S(0) => pp_mult_i_25_n_0
    );
\pp_mult_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(1),
      O => \^s_axi_reg_araddr[5]_0\
    );
pp_mult_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(16),
      I1 => r4_sum0(16),
      O => pp_mult_i_9_n_0
    );
\r01_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(0),
      Q => r01_reg(20),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(1),
      Q => r01_reg(21),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(2),
      Q => r01_reg(22),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(3),
      Q => r01_reg(23),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(4),
      Q => r01_reg(24),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(5),
      Q => r01_reg(25),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(6),
      Q => r01_reg(26),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(7),
      Q => r01_reg(27),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(8),
      Q => r01_reg(28),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(9),
      Q => r01_reg(29),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(10),
      Q => r01_reg(30),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(11),
      Q => r01_reg(31),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(12),
      Q => r01_reg(32),
      R => \pp_mult_i_2__0_n_0\
    );
\r01_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => Q(13),
      Q => r01_reg(34),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r1_reg0_inferred__0/i__carry_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => r02_reg(3 downto 0),
      O(3 downto 0) => \NLW_r1_reg0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__11_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\r1_reg0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__0_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__0_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__0_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(7 downto 4),
      O(3 downto 0) => \NLW_r1_reg0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__9_n_0\,
      S(2) => \i__carry__0_i_2__9_n_0\,
      S(1) => \i__carry__0_i_3__9_n_0\,
      S(0) => \i__carry__0_i_4__9_n_0\
    );
\r1_reg0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__0_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__1_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__1_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__1_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(11 downto 8),
      O(3 downto 2) => r1_reg0(11 downto 10),
      O(1 downto 0) => \NLW_r1_reg0_inferred__0/i__carry__1_O_UNCONNECTED\(1 downto 0),
      S(3) => \i__carry__1_i_1__9_n_0\,
      S(2) => \i__carry__1_i_2__9_n_0\,
      S(1) => \i__carry__1_i_3__9_n_0\,
      S(0) => \i__carry__1_i_4__7_n_0\
    );
\r1_reg0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__1_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__2_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__2_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__2_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(15 downto 12),
      O(3 downto 0) => r1_reg0(15 downto 12),
      S(3) => \i__carry__2_i_1__7_n_0\,
      S(2) => \i__carry__2_i_2__7_n_0\,
      S(1) => \i__carry__2_i_3__6_n_0\,
      S(0) => \i__carry__2_i_4__6_n_0\
    );
\r1_reg0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__2_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__3_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__3_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__3_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(19 downto 16),
      O(3 downto 0) => r1_reg0(19 downto 16),
      S(3) => \i__carry__3_i_1__6_n_0\,
      S(2) => \i__carry__3_i_2__6_n_0\,
      S(1) => \i__carry__3_i_3__6_n_0\,
      S(0) => \i__carry__3_i_4__2_n_0\
    );
\r1_reg0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__3_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__4_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__4_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__4_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(23 downto 20),
      O(3 downto 0) => r1_reg0(23 downto 20),
      S(3) => \i__carry__4_i_1__2_n_0\,
      S(2) => \i__carry__4_i_2__2_n_0\,
      S(1) => \i__carry__4_i_3__2_n_0\,
      S(0) => \i__carry__4_i_4__2_n_0\
    );
\r1_reg0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__4_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__5_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__5_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__5_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(27 downto 24),
      O(3 downto 0) => r1_reg0(27 downto 24),
      S(3) => \i__carry__5_i_1__2_n_0\,
      S(2) => \i__carry__5_i_2__2_n_0\,
      S(1) => \i__carry__5_i_3__2_n_0\,
      S(0) => \i__carry__5_i_4__2_n_0\
    );
\r1_reg0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__5_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__6_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__6_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__6_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => r01_reg(31),
      DI(2) => r02_reg(31),
      DI(1 downto 0) => r02_reg(29 downto 28),
      O(3 downto 0) => r1_reg0(31 downto 28),
      S(3) => \i__carry__6_i_1__2_n_0\,
      S(2) => \i__carry__6_i_2__2_n_0\,
      S(1) => \i__carry__6_i_3__2_n_0\,
      S(0) => \i__carry__6_i_4__0_n_0\
    );
\r1_reg0_inferred__0/i__carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__6_n_0\,
      CO(3 downto 2) => \NLW_r1_reg0_inferred__0/i__carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r1_reg0_inferred__0/i__carry__7_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r01_reg(34),
      DI(0) => r01_reg(32),
      O(3) => \NLW_r1_reg0_inferred__0/i__carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => r1_reg0(34 downto 32),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__7_i_1__0_n_0\,
      S(0) => \i__carry__7_i_2__0_n_0\
    );
\r1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(10),
      Q => r1_reg(10),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(11),
      Q => r1_reg(11),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(12),
      Q => r1_reg(12),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(13),
      Q => r1_reg(13),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(14),
      Q => r1_reg(14),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(15),
      Q => r1_reg(15),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(16),
      Q => r1_reg(16),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(17),
      Q => r1_reg(17),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(18),
      Q => r1_reg(18),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(19),
      Q => r1_reg(19),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(20),
      Q => r1_reg(20),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(21),
      Q => r1_reg(21),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(22),
      Q => r1_reg(22),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(23),
      Q => r1_reg(23),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(24),
      Q => r1_reg(24),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(25),
      Q => r1_reg(25),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(26),
      Q => r1_reg(26),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(27),
      Q => r1_reg(27),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(28),
      Q => r1_reg(28),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(29),
      Q => r1_reg(29),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(30),
      Q => r1_reg(30),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(31),
      Q => r1_reg(31),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(32),
      Q => r1_reg(32),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(33),
      Q => r1_reg(33),
      R => \pp_mult_i_2__0_n_0\
    );
\r1_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg0(34),
      Q => r1_reg(34),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(18),
      O => p_1_in(8)
    );
\r2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(10),
      Q => r3_sum11_in(25),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => r3_sum11_in(35),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => r3_sum11_in(36),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => r3_sum11_in(37),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => r3_sum11_in(38),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => r3_sum11_in(39),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => r3_sum11_in(40),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => r3_sum11_in(41),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => r3_sum11_in(42),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => r3_sum11_in(43),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(19),
      Q => r3_sum11_in(44),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(11),
      Q => r3_sum11_in(26),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => r3_sum11_in(45),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(21),
      Q => r3_sum11_in(46),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => r3_sum11_in(47),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(23),
      Q => r3_sum11_in(48),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(24),
      Q => r3_sum11_in(49),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(12),
      Q => r3_sum11_in(27),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(13),
      Q => r3_sum11_in(28),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(14),
      Q => r3_sum11_in(29),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(15),
      Q => r3_sum11_in(30),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(16),
      Q => r3_sum11_in(31),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => r1_reg(17),
      Q => r3_sum11_in(32),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => r3_sum11_in(33),
      R => \pp_mult_i_2__0_n_0\
    );
\r2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => r3_sum11_in(34),
      R => \pp_mult_i_2__0_n_0\
    );
r2_sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r2_sum_carry_n_0,
      CO(2) => r2_sum_carry_n_1,
      CO(1) => r2_sum_carry_n_2,
      CO(0) => r2_sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => r01_reg(21 downto 20),
      DI(1) => r01_reg(34),
      DI(0) => r01_reg(34),
      O(3 downto 1) => p_1_in(11 downto 9),
      O(0) => NLW_r2_sum_carry_O_UNCONNECTED(0),
      S(3) => \r2_sum_carry_i_1__0_n_0\,
      S(2) => \r2_sum_carry_i_2__0_n_0\,
      S(1) => \r2_sum_carry_i_3__0_n_0\,
      S(0) => \r2_sum_carry_i_4__0_n_0\
    );
\r2_sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r2_sum_carry_n_0,
      CO(3) => \r2_sum_carry__0_n_0\,
      CO(2) => \r2_sum_carry__0_n_1\,
      CO(1) => \r2_sum_carry__0_n_2\,
      CO(0) => \r2_sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r01_reg(25 downto 22),
      O(3 downto 0) => p_1_in(15 downto 12),
      S(3) => \r2_sum_carry__0_i_1__0_n_0\,
      S(2) => \r2_sum_carry__0_i_2__0_n_0\,
      S(1) => \r2_sum_carry__0_i_3__0_n_0\,
      S(0) => \r2_sum_carry__0_i_4__0_n_0\
    );
\r2_sum_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(25),
      I1 => r1_reg(25),
      O => \r2_sum_carry__0_i_1__0_n_0\
    );
\r2_sum_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(24),
      I1 => r1_reg(24),
      O => \r2_sum_carry__0_i_2__0_n_0\
    );
\r2_sum_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(23),
      I1 => r1_reg(23),
      O => \r2_sum_carry__0_i_3__0_n_0\
    );
\r2_sum_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(22),
      I1 => r1_reg(22),
      O => \r2_sum_carry__0_i_4__0_n_0\
    );
\r2_sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__0_n_0\,
      CO(3) => \r2_sum_carry__1_n_0\,
      CO(2) => \r2_sum_carry__1_n_1\,
      CO(1) => \r2_sum_carry__1_n_2\,
      CO(0) => \r2_sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r01_reg(29 downto 26),
      O(3 downto 0) => p_1_in(19 downto 16),
      S(3) => \r2_sum_carry__1_i_1__0_n_0\,
      S(2) => \r2_sum_carry__1_i_2__0_n_0\,
      S(1) => \r2_sum_carry__1_i_3__0_n_0\,
      S(0) => \r2_sum_carry__1_i_4__0_n_0\
    );
\r2_sum_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(29),
      I1 => r1_reg(29),
      O => \r2_sum_carry__1_i_1__0_n_0\
    );
\r2_sum_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(28),
      I1 => r1_reg(28),
      O => \r2_sum_carry__1_i_2__0_n_0\
    );
\r2_sum_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(27),
      I1 => r1_reg(27),
      O => \r2_sum_carry__1_i_3__0_n_0\
    );
\r2_sum_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(26),
      I1 => r1_reg(26),
      O => \r2_sum_carry__1_i_4__0_n_0\
    );
\r2_sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__1_n_0\,
      CO(3) => \r2_sum_carry__2_n_0\,
      CO(2) => \r2_sum_carry__2_n_1\,
      CO(1) => \r2_sum_carry__2_n_2\,
      CO(0) => \r2_sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => r01_reg(34),
      DI(2 downto 0) => r01_reg(32 downto 30),
      O(3 downto 0) => p_1_in(23 downto 20),
      S(3) => \r2_sum_carry__2_i_1__0_n_0\,
      S(2) => \r2_sum_carry__2_i_2__0_n_0\,
      S(1) => \r2_sum_carry__2_i_3__0_n_0\,
      S(0) => \r2_sum_carry__2_i_4__0_n_0\
    );
\r2_sum_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(33),
      O => \r2_sum_carry__2_i_1__0_n_0\
    );
\r2_sum_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(32),
      I1 => r1_reg(32),
      O => \r2_sum_carry__2_i_2__0_n_0\
    );
\r2_sum_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r1_reg(31),
      O => \r2_sum_carry__2_i_3__0_n_0\
    );
\r2_sum_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(30),
      I1 => r1_reg(30),
      O => \r2_sum_carry__2_i_4__0_n_0\
    );
\r2_sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__2_n_0\,
      CO(3 downto 0) => \NLW_r2_sum_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r2_sum_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_1_in(24),
      S(3 downto 1) => B"000",
      S(0) => \r2_sum_carry__3_i_1__0_n_0\
    );
\r2_sum_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(34),
      O => \r2_sum_carry__3_i_1__0_n_0\
    );
\r2_sum_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(21),
      I1 => r1_reg(21),
      O => \r2_sum_carry_i_1__0_n_0\
    );
\r2_sum_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(20),
      I1 => r1_reg(20),
      O => \r2_sum_carry_i_2__0_n_0\
    );
\r2_sum_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(19),
      O => \r2_sum_carry_i_3__0_n_0\
    );
\r2_sum_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(18),
      O => \r2_sum_carry_i_4__0_n_0\
    );
\r3_reg_dsp1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(0),
      Q => r3_reg_dsp1(0),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(1),
      Q => r3_reg_dsp1(1),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(2),
      Q => r3_reg_dsp1(2),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(3),
      Q => r3_reg_dsp1(3),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(4),
      Q => r3_reg_dsp1(4),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(5),
      Q => r3_reg_dsp1(5),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(6),
      Q => r3_reg_dsp1(6),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(7),
      Q => r3_reg_dsp1(7),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(8),
      Q => \r3_reg_dsp3_reg_n_0_[0]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(18),
      Q => \r3_reg_dsp3_reg_n_0_[10]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(19),
      Q => \r3_reg_dsp3_reg_n_0_[11]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(20),
      Q => \r3_reg_dsp3_reg_n_0_[12]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(21),
      Q => \r3_reg_dsp3_reg_n_0_[13]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(22),
      Q => \r3_reg_dsp3_reg_n_0_[14]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(23),
      Q => \r3_reg_dsp3_reg_n_0_[15]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(24),
      Q => \r3_reg_dsp3_reg_n_0_[16]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(9),
      Q => \r3_reg_dsp3_reg_n_0_[1]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(10),
      Q => \r3_reg_dsp3_reg_n_0_[2]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(11),
      Q => \r3_reg_dsp3_reg_n_0_[3]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(12),
      Q => \r3_reg_dsp3_reg_n_0_[4]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(13),
      Q => \r3_reg_dsp3_reg_n_0_[5]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(14),
      Q => \r3_reg_dsp3_reg_n_0_[6]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(15),
      Q => \r3_reg_dsp3_reg_n_0_[7]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(16),
      Q => \r3_reg_dsp3_reg_n_0_[8]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_reg_dsp3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => A(17),
      Q => \r3_reg_dsp3_reg_n_0_[9]\,
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[0]\,
      Q => r3_shr(0),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[10]\,
      Q => r3_shr(10),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[11]\,
      Q => r3_shr(11),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[12]\,
      Q => r3_shr(12),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[13]\,
      Q => r3_shr(13),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[14]\,
      Q => r3_shr(14),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[15]\,
      Q => r3_shr(15),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[16]\,
      Q => r3_shr(16),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[1]\,
      Q => r3_shr(1),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[2]\,
      Q => r3_shr(2),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[3]\,
      Q => r3_shr(3),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[4]\,
      Q => r3_shr(4),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[5]\,
      Q => r3_shr(5),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[6]\,
      Q => r3_shr(6),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[7]\,
      Q => r3_shr(7),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[8]\,
      Q => r3_shr(8),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_shr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[9]\,
      Q => r3_shr(9),
      R => \pp_mult_i_2__0_n_0\
    );
\r3_sum__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r3_sum__2_carry_n_0\,
      CO(2) => \r3_sum__2_carry_n_1\,
      CO(1) => \r3_sum__2_carry_n_2\,
      CO(0) => \r3_sum__2_carry_n_3\,
      CYINIT => r3_sum10_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(4 downto 1)
    );
\r3_sum__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry_n_0\,
      CO(3) => \r3_sum__2_carry__0_n_0\,
      CO(2) => \r3_sum__2_carry__0_n_1\,
      CO(1) => \r3_sum__2_carry__0_n_2\,
      CO(0) => \r3_sum__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(8 downto 5)
    );
\r3_sum__2_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_97,
      O => r3_sum10_in(8)
    );
\r3_sum__2_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_98,
      O => r3_sum10_in(7)
    );
\r3_sum__2_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_99,
      O => r3_sum10_in(6)
    );
\r3_sum__2_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_100,
      O => r3_sum10_in(5)
    );
\r3_sum__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__0_n_0\,
      CO(3) => \r3_sum__2_carry__1_n_0\,
      CO(2) => \r3_sum__2_carry__1_n_1\,
      CO(1) => \r3_sum__2_carry__1_n_2\,
      CO(0) => \r3_sum__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(12 downto 9)
    );
\r3_sum__2_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__9_n_0\,
      CO(3) => \r3_sum__2_carry__10_n_0\,
      CO(2) => \r3_sum__2_carry__10_n_1\,
      CO(1) => \r3_sum__2_carry__10_n_2\,
      CO(0) => \r3_sum__2_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__10_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__10_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__10_i_3__0_n_0\,
      DI(0) => \r3_sum__2_carry__10_i_4__0_n_0\,
      O(3 downto 0) => A(23 downto 20),
      S(3) => \r3_sum__2_carry__10_i_5__0_n_0\,
      S(2) => \r3_sum__2_carry__10_i_6__0_n_0\,
      S(1) => \r3_sum__2_carry__10_i_7__0_n_0\,
      S(0) => \r3_sum__2_carry__10_i_8__0_n_0\
    );
\r3_sum__2_carry__10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[13]\,
      I1 => r3_sum11_in(46),
      I2 => \r3_reg_dsp3_reg_n_0_[14]\,
      I3 => r3_sum11_in(47),
      O => \r3_sum__2_carry__10_i_1__0_n_0\
    );
\r3_sum__2_carry__10_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[12]\,
      I1 => r3_sum11_in(45),
      I2 => \r3_reg_dsp3_reg_n_0_[13]\,
      I3 => r3_sum11_in(46),
      O => \r3_sum__2_carry__10_i_2__0_n_0\
    );
\r3_sum__2_carry__10_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[11]\,
      I1 => r3_sum11_in(44),
      I2 => \r3_reg_dsp3_reg_n_0_[12]\,
      I3 => r3_sum11_in(45),
      O => \r3_sum__2_carry__10_i_3__0_n_0\
    );
\r3_sum__2_carry__10_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[10]\,
      I1 => r3_sum11_in(43),
      I2 => \r3_reg_dsp3_reg_n_0_[11]\,
      I3 => r3_sum11_in(44),
      O => \r3_sum__2_carry__10_i_4__0_n_0\
    );
\r3_sum__2_carry__10_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(46),
      I1 => \r3_reg_dsp3_reg_n_0_[13]\,
      I2 => r3_sum11_in(48),
      I3 => \r3_reg_dsp3_reg_n_0_[15]\,
      I4 => r3_sum11_in(47),
      I5 => \r3_reg_dsp3_reg_n_0_[14]\,
      O => \r3_sum__2_carry__10_i_5__0_n_0\
    );
\r3_sum__2_carry__10_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(45),
      I1 => \r3_reg_dsp3_reg_n_0_[12]\,
      I2 => r3_sum11_in(47),
      I3 => \r3_reg_dsp3_reg_n_0_[14]\,
      I4 => r3_sum11_in(46),
      I5 => \r3_reg_dsp3_reg_n_0_[13]\,
      O => \r3_sum__2_carry__10_i_6__0_n_0\
    );
\r3_sum__2_carry__10_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(44),
      I1 => \r3_reg_dsp3_reg_n_0_[11]\,
      I2 => r3_sum11_in(46),
      I3 => \r3_reg_dsp3_reg_n_0_[13]\,
      I4 => r3_sum11_in(45),
      I5 => \r3_reg_dsp3_reg_n_0_[12]\,
      O => \r3_sum__2_carry__10_i_7__0_n_0\
    );
\r3_sum__2_carry__10_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(43),
      I1 => \r3_reg_dsp3_reg_n_0_[10]\,
      I2 => r3_sum11_in(45),
      I3 => \r3_reg_dsp3_reg_n_0_[12]\,
      I4 => r3_sum11_in(44),
      I5 => \r3_reg_dsp3_reg_n_0_[11]\,
      O => \r3_sum__2_carry__10_i_8__0_n_0\
    );
\r3_sum__2_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__10_n_0\,
      CO(3 downto 0) => \NLW_r3_sum__2_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r3_sum__2_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => A(24),
      S(3 downto 1) => B"000",
      S(0) => \r3_sum__2_carry__11_i_1__0_n_0\
    );
\r3_sum__2_carry__11_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(47),
      I1 => \r3_reg_dsp3_reg_n_0_[14]\,
      I2 => r3_sum11_in(49),
      I3 => \r3_reg_dsp3_reg_n_0_[16]\,
      I4 => r3_sum11_in(48),
      I5 => \r3_reg_dsp3_reg_n_0_[15]\,
      O => \r3_sum__2_carry__11_i_1__0_n_0\
    );
\r3_sum__2_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_93,
      O => r3_sum10_in(12)
    );
\r3_sum__2_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_94,
      O => r3_sum10_in(11)
    );
\r3_sum__2_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_95,
      O => r3_sum10_in(10)
    );
\r3_sum__2_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_96,
      O => r3_sum10_in(9)
    );
\r3_sum__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__1_n_0\,
      CO(3) => \r3_sum__2_carry__2_n_0\,
      CO(2) => \r3_sum__2_carry__2_n_1\,
      CO(1) => \r3_sum__2_carry__2_n_2\,
      CO(0) => \r3_sum__2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(16 downto 13)
    );
\r3_sum__2_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_89,
      O => r3_sum10_in(16)
    );
\r3_sum__2_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_90,
      O => r3_sum10_in(15)
    );
\r3_sum__2_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_91,
      O => r3_sum10_in(14)
    );
\r3_sum__2_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_92,
      O => r3_sum10_in(13)
    );
\r3_sum__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__2_n_0\,
      CO(3) => \r3_sum__2_carry__3_n_0\,
      CO(2) => \r3_sum__2_carry__3_n_1\,
      CO(1) => \r3_sum__2_carry__3_n_2\,
      CO(0) => \r3_sum__2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(20 downto 17)
    );
\r3_sum__2_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_85,
      O => r3_sum10_in(20)
    );
\r3_sum__2_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_86,
      O => r3_sum10_in(19)
    );
\r3_sum__2_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_87,
      O => r3_sum10_in(18)
    );
\r3_sum__2_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_88,
      O => r3_sum10_in(17)
    );
\r3_sum__2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__3_n_0\,
      CO(3) => \r3_sum__2_carry__4_n_0\,
      CO(2) => \r3_sum__2_carry__4_n_1\,
      CO(1) => \r3_sum__2_carry__4_n_2\,
      CO(0) => \r3_sum__2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(24 downto 21)
    );
\r3_sum__2_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_81,
      O => r3_sum10_in(24)
    );
\r3_sum__2_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_82,
      O => r3_sum10_in(23)
    );
\r3_sum__2_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_83,
      O => r3_sum10_in(22)
    );
\r3_sum__2_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_84,
      O => r3_sum10_in(21)
    );
\r3_sum__2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__4_n_0\,
      CO(3) => \r3_sum__2_carry__5_n_0\,
      CO(2) => \r3_sum__2_carry__5_n_1\,
      CO(1) => \r3_sum__2_carry__5_n_2\,
      CO(0) => \r3_sum__2_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__5_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__5_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__5_i_3__0_n_0\,
      DI(0) => r3_sum11_in(25),
      O(3 downto 0) => A(3 downto 0),
      S(3) => \r3_sum__2_carry__5_i_4__0_n_0\,
      S(2) => \r3_sum__2_carry__5_i_5__0_n_0\,
      S(1) => \r3_sum__2_carry__5_i_6__0_n_0\,
      S(0) => \r3_sum__2_carry__5_i_7__0_n_0\
    );
\r3_sum__2_carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_78,
      I1 => r3_reg_dsp1(2),
      I2 => r3_sum11_in(27),
      O => \r3_sum__2_carry__5_i_1__0_n_0\
    );
\r3_sum__2_carry__5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_79,
      I1 => r3_reg_dsp1(1),
      I2 => r3_sum11_in(26),
      O => \r3_sum__2_carry__5_i_2__0_n_0\
    );
\r3_sum__2_carry__5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r3_sum11_in(26),
      I1 => r3_reg_dsp1(1),
      I2 => aa_mult_n_79,
      O => \r3_sum__2_carry__5_i_3__0_n_0\
    );
\r3_sum__2_carry__5_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_77,
      I1 => r3_reg_dsp1(3),
      I2 => r3_sum11_in(28),
      I3 => \r3_sum__2_carry__5_i_1__0_n_0\,
      O => \r3_sum__2_carry__5_i_4__0_n_0\
    );
\r3_sum__2_carry__5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_78,
      I1 => r3_reg_dsp1(2),
      I2 => r3_sum11_in(27),
      I3 => \r3_sum__2_carry__5_i_2__0_n_0\,
      O => \r3_sum__2_carry__5_i_5__0_n_0\
    );
\r3_sum__2_carry__5_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => aa_mult_n_79,
      I1 => r3_reg_dsp1(1),
      I2 => r3_sum11_in(26),
      I3 => aa_mult_n_80,
      I4 => r3_reg_dsp1(0),
      O => \r3_sum__2_carry__5_i_6__0_n_0\
    );
\r3_sum__2_carry__5_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r3_reg_dsp1(0),
      I1 => aa_mult_n_80,
      I2 => r3_sum11_in(25),
      O => \r3_sum__2_carry__5_i_7__0_n_0\
    );
\r3_sum__2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__5_n_0\,
      CO(3) => \r3_sum__2_carry__6_n_0\,
      CO(2) => \r3_sum__2_carry__6_n_1\,
      CO(1) => \r3_sum__2_carry__6_n_2\,
      CO(0) => \r3_sum__2_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__6_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__6_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__6_i_3__0_n_0\,
      DI(0) => \r3_sum__2_carry__6_i_4__0_n_0\,
      O(3 downto 0) => A(7 downto 4),
      S(3) => \r3_sum__2_carry__6_i_5__0_n_0\,
      S(2) => \r3_sum__2_carry__6_i_6__0_n_0\,
      S(1) => \r3_sum__2_carry__6_i_7__0_n_0\,
      S(0) => \r3_sum__2_carry__6_i_8__0_n_0\
    );
\r3_sum__2_carry__6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_74,
      I1 => r3_reg_dsp1(6),
      I2 => r3_sum11_in(31),
      O => \r3_sum__2_carry__6_i_1__0_n_0\
    );
\r3_sum__2_carry__6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_75,
      I1 => r3_reg_dsp1(5),
      I2 => r3_sum11_in(30),
      O => \r3_sum__2_carry__6_i_2__0_n_0\
    );
\r3_sum__2_carry__6_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_76,
      I1 => r3_reg_dsp1(4),
      I2 => r3_sum11_in(29),
      O => \r3_sum__2_carry__6_i_3__0_n_0\
    );
\r3_sum__2_carry__6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_77,
      I1 => r3_reg_dsp1(3),
      I2 => r3_sum11_in(28),
      O => \r3_sum__2_carry__6_i_4__0_n_0\
    );
\r3_sum__2_carry__6_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_73,
      I1 => r3_reg_dsp1(7),
      I2 => r3_sum11_in(32),
      I3 => \r3_sum__2_carry__6_i_1__0_n_0\,
      O => \r3_sum__2_carry__6_i_5__0_n_0\
    );
\r3_sum__2_carry__6_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_74,
      I1 => r3_reg_dsp1(6),
      I2 => r3_sum11_in(31),
      I3 => \r3_sum__2_carry__6_i_2__0_n_0\,
      O => \r3_sum__2_carry__6_i_6__0_n_0\
    );
\r3_sum__2_carry__6_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_75,
      I1 => r3_reg_dsp1(5),
      I2 => r3_sum11_in(30),
      I3 => \r3_sum__2_carry__6_i_3__0_n_0\,
      O => \r3_sum__2_carry__6_i_7__0_n_0\
    );
\r3_sum__2_carry__6_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_76,
      I1 => r3_reg_dsp1(4),
      I2 => r3_sum11_in(29),
      I3 => \r3_sum__2_carry__6_i_4__0_n_0\,
      O => \r3_sum__2_carry__6_i_8__0_n_0\
    );
\r3_sum__2_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__6_n_0\,
      CO(3) => \r3_sum__2_carry__7_n_0\,
      CO(2) => \r3_sum__2_carry__7_n_1\,
      CO(1) => \r3_sum__2_carry__7_n_2\,
      CO(0) => \r3_sum__2_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__7_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__7_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__7_i_3__0_n_0\,
      DI(0) => \r3_sum__2_carry__7_i_4__0_n_0\,
      O(3 downto 0) => A(11 downto 8),
      S(3) => \r3_sum__2_carry__7_i_5__0_n_0\,
      S(2) => \r3_sum__2_carry__7_i_6__0_n_0\,
      S(1) => \r3_sum__2_carry__7_i_7__0_n_0\,
      S(0) => \r3_sum__2_carry__7_i_8__0_n_0\
    );
\r3_sum__2_carry__7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_70,
      I1 => \r3_reg_dsp3_reg_n_0_[2]\,
      I2 => r3_sum11_in(35),
      O => \r3_sum__2_carry__7_i_1__0_n_0\
    );
\r3_sum__2_carry__7_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_71,
      I1 => \r3_reg_dsp3_reg_n_0_[1]\,
      I2 => r3_sum11_in(34),
      O => \r3_sum__2_carry__7_i_2__0_n_0\
    );
\r3_sum__2_carry__7_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_72,
      I1 => \r3_reg_dsp3_reg_n_0_[0]\,
      I2 => r3_sum11_in(33),
      O => \r3_sum__2_carry__7_i_3__0_n_0\
    );
\r3_sum__2_carry__7_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_73,
      I1 => r3_reg_dsp1(7),
      I2 => r3_sum11_in(32),
      O => \r3_sum__2_carry__7_i_4__0_n_0\
    );
\r3_sum__2_carry__7_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_69,
      I1 => \r3_reg_dsp3_reg_n_0_[3]\,
      I2 => r3_sum11_in(36),
      I3 => \r3_sum__2_carry__7_i_1__0_n_0\,
      O => \r3_sum__2_carry__7_i_5__0_n_0\
    );
\r3_sum__2_carry__7_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_70,
      I1 => \r3_reg_dsp3_reg_n_0_[2]\,
      I2 => r3_sum11_in(35),
      I3 => \r3_sum__2_carry__7_i_2__0_n_0\,
      O => \r3_sum__2_carry__7_i_6__0_n_0\
    );
\r3_sum__2_carry__7_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_71,
      I1 => \r3_reg_dsp3_reg_n_0_[1]\,
      I2 => r3_sum11_in(34),
      I3 => \r3_sum__2_carry__7_i_3__0_n_0\,
      O => \r3_sum__2_carry__7_i_7__0_n_0\
    );
\r3_sum__2_carry__7_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_72,
      I1 => \r3_reg_dsp3_reg_n_0_[0]\,
      I2 => r3_sum11_in(33),
      I3 => \r3_sum__2_carry__7_i_4__0_n_0\,
      O => \r3_sum__2_carry__7_i_8__0_n_0\
    );
\r3_sum__2_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__7_n_0\,
      CO(3) => \r3_sum__2_carry__8_n_0\,
      CO(2) => \r3_sum__2_carry__8_n_1\,
      CO(1) => \r3_sum__2_carry__8_n_2\,
      CO(0) => \r3_sum__2_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__8_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__8_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__8_i_3__0_n_0\,
      DI(0) => \r3_sum__2_carry__8_i_4__0_n_0\,
      O(3 downto 0) => A(15 downto 12),
      S(3) => \r3_sum__2_carry__8_i_5__0_n_0\,
      S(2) => \r3_sum__2_carry__8_i_6__0_n_0\,
      S(1) => \r3_sum__2_carry__8_i_7__0_n_0\,
      S(0) => \r3_sum__2_carry__8_i_8__0_n_0\
    );
\r3_sum__2_carry__8_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_66,
      I1 => \r3_reg_dsp3_reg_n_0_[6]\,
      I2 => r3_sum11_in(39),
      O => \r3_sum__2_carry__8_i_1__0_n_0\
    );
\r3_sum__2_carry__8_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_67,
      I1 => \r3_reg_dsp3_reg_n_0_[5]\,
      I2 => r3_sum11_in(38),
      O => \r3_sum__2_carry__8_i_2__0_n_0\
    );
\r3_sum__2_carry__8_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_68,
      I1 => \r3_reg_dsp3_reg_n_0_[4]\,
      I2 => r3_sum11_in(37),
      O => \r3_sum__2_carry__8_i_3__0_n_0\
    );
\r3_sum__2_carry__8_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_69,
      I1 => \r3_reg_dsp3_reg_n_0_[3]\,
      I2 => r3_sum11_in(36),
      O => \r3_sum__2_carry__8_i_4__0_n_0\
    );
\r3_sum__2_carry__8_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_65,
      I1 => \r3_reg_dsp3_reg_n_0_[7]\,
      I2 => r3_sum11_in(40),
      I3 => \r3_sum__2_carry__8_i_1__0_n_0\,
      O => \r3_sum__2_carry__8_i_5__0_n_0\
    );
\r3_sum__2_carry__8_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_66,
      I1 => \r3_reg_dsp3_reg_n_0_[6]\,
      I2 => r3_sum11_in(39),
      I3 => \r3_sum__2_carry__8_i_2__0_n_0\,
      O => \r3_sum__2_carry__8_i_6__0_n_0\
    );
\r3_sum__2_carry__8_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_67,
      I1 => \r3_reg_dsp3_reg_n_0_[5]\,
      I2 => r3_sum11_in(38),
      I3 => \r3_sum__2_carry__8_i_3__0_n_0\,
      O => \r3_sum__2_carry__8_i_7__0_n_0\
    );
\r3_sum__2_carry__8_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_68,
      I1 => \r3_reg_dsp3_reg_n_0_[4]\,
      I2 => r3_sum11_in(37),
      I3 => \r3_sum__2_carry__8_i_4__0_n_0\,
      O => \r3_sum__2_carry__8_i_8__0_n_0\
    );
\r3_sum__2_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__8_n_0\,
      CO(3) => \r3_sum__2_carry__9_n_0\,
      CO(2) => \r3_sum__2_carry__9_n_1\,
      CO(1) => \r3_sum__2_carry__9_n_2\,
      CO(0) => \r3_sum__2_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__9_i_1__0_n_0\,
      DI(2) => \r3_sum__2_carry__9_i_2__0_n_0\,
      DI(1) => \r3_sum__2_carry__9_i_3__0_n_0\,
      DI(0) => \r3_sum__2_carry__9_i_4__0_n_0\,
      O(3 downto 0) => A(19 downto 16),
      S(3) => \r3_sum__2_carry__9_i_5__0_n_0\,
      S(2) => \r3_sum__2_carry__9_i_6__0_n_0\,
      S(1) => \r3_sum__2_carry__9_i_7__0_n_0\,
      S(0) => \r3_sum__2_carry__9_i_8__0_n_0\
    );
\r3_sum__2_carry__9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => aa_mult_n_63,
      I1 => \r3_reg_dsp3_reg_n_0_[9]\,
      I2 => \r3_reg_dsp3_reg_n_0_[10]\,
      I3 => r3_sum11_in(43),
      O => \r3_sum__2_carry__9_i_1__0_n_0\
    );
\r3_sum__2_carry__9_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => \r3_reg_dsp3_reg_n_0_[9]\,
      I2 => aa_mult_n_63,
      O => \r3_sum__2_carry__9_i_2__0_n_0\
    );
\r3_sum__2_carry__9_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[9]\,
      I1 => aa_mult_n_63,
      I2 => r3_sum11_in(42),
      O => \r3_sum__2_carry__9_i_3__0_n_0\
    );
\r3_sum__2_carry__9_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_65,
      I1 => \r3_reg_dsp3_reg_n_0_[7]\,
      I2 => r3_sum11_in(40),
      O => \r3_sum__2_carry__9_i_4__0_n_0\
    );
\r3_sum__2_carry__9_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[9]\,
      I1 => aa_mult_n_63,
      I2 => r3_sum11_in(44),
      I3 => \r3_reg_dsp3_reg_n_0_[11]\,
      I4 => r3_sum11_in(43),
      I5 => \r3_reg_dsp3_reg_n_0_[10]\,
      O => \r3_sum__2_carry__9_i_5__0_n_0\
    );
\r3_sum__2_carry__9_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"963C3C69"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => r3_sum11_in(43),
      I2 => \r3_reg_dsp3_reg_n_0_[10]\,
      I3 => \r3_reg_dsp3_reg_n_0_[9]\,
      I4 => aa_mult_n_63,
      O => \r3_sum__2_carry__9_i_6__0_n_0\
    );
\r3_sum__2_carry__9_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => aa_mult_n_63,
      I2 => \r3_reg_dsp3_reg_n_0_[9]\,
      I3 => r3_sum11_in(41),
      I4 => \r3_reg_dsp3_reg_n_0_[8]\,
      I5 => aa_mult_n_64,
      O => \r3_sum__2_carry__9_i_7__0_n_0\
    );
\r3_sum__2_carry__9_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r3_sum__2_carry__9_i_4__0_n_0\,
      I1 => aa_mult_n_64,
      I2 => \r3_reg_dsp3_reg_n_0_[8]\,
      I3 => r3_sum11_in(41),
      O => \r3_sum__2_carry__9_i_8__0_n_0\
    );
\r3_sum__2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_105,
      O => r3_sum10_in(0)
    );
\r3_sum__2_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_101,
      O => r3_sum10_in(4)
    );
\r3_sum__2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_102,
      O => r3_sum10_in(3)
    );
\r3_sum__2_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_103,
      O => r3_sum10_in(2)
    );
\r3_sum__2_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_104,
      O => r3_sum10_in(1)
    );
r5_reg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r5_reg1_carry_n_0,
      CO(2) => r5_reg1_carry_n_1,
      CO(1) => r5_reg1_carry_n_2,
      CO(0) => r5_reg1_carry_n_3,
      CYINIT => '0',
      DI(3) => \r5_reg1_carry_i_1__0_n_0\,
      DI(2) => \r5_reg1_carry_i_2__0_n_0\,
      DI(1) => \r5_reg1_carry_i_3__0_n_0\,
      DI(0) => \r5_reg1_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_r5_reg1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => \r5_reg1_carry_i_5__0_n_0\,
      S(0) => \r5_reg1_carry_i_6__0_n_0\
    );
\r5_reg1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r5_reg1_carry_n_0,
      CO(3) => \r5_reg1_carry__0_n_0\,
      CO(2) => \r5_reg1_carry__0_n_1\,
      CO(1) => \r5_reg1_carry__0_n_2\,
      CO(0) => \r5_reg1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \r5_reg1_carry__0_i_1__0_n_0\,
      DI(2) => \r5_reg1_carry__0_i_2__0_n_0\,
      DI(1) => \r5_reg1_carry__0_i_3__0_n_0\,
      DI(0) => \r5_reg1_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_1__0_n_0\
    );
\r5_reg1_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_2__0_n_0\
    );
\r5_reg1_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_3__0_n_0\
    );
\r5_reg1_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_4__0_n_0\
    );
\r5_reg1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_carry__0_n_0\,
      CO(3) => \r5_reg1_carry__1_n_0\,
      CO(2) => \r5_reg1_carry__1_n_1\,
      CO(1) => \r5_reg1_carry__1_n_2\,
      CO(0) => \r5_reg1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \r5_reg1_carry__1_i_1__0_n_0\,
      DI(2) => \r5_reg1_carry__1_i_2__0_n_0\,
      DI(1) => \r5_reg1_carry__1_i_3__0_n_0\,
      DI(0) => \r5_reg1_carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_1__0_n_0\
    );
\r5_reg1_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_2__0_n_0\
    );
\r5_reg1_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_3__0_n_0\
    );
\r5_reg1_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_4__0_n_0\
    );
\r5_reg1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_r5_reg1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => r5_reg1,
      CO(0) => \r5_reg1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r5_reg1_carry__2_i_1__0_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__2_i_1__0_n_0\
    );
\r5_reg1_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry_i_1__0_n_0\
    );
\r5_reg1_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry_i_2__0_n_0\
    );
\r5_reg1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \r5_reg1_carry_i_3__0_n_0\
    );
\r5_reg1_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kk_mult_n_66,
      O => \r5_reg1_carry_i_4__0_n_0\
    );
\r5_reg1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \r5_reg1_carry_i_5__0_n_0\
    );
\r5_reg1_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => kk_mult_n_66,
      I1 => kk_mult_n_67,
      O => \r5_reg1_carry_i_6__0_n_0\
    );
\r5_reg1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r5_reg1_inferred__0/i__carry_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => \i__carry_i_1__12_n_0\,
      DI(0) => kk_mult_n_66,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__10_n_0\,
      S(2) => \i__carry_i_3__10_n_0\,
      S(1) => \i__carry_i_4__10_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\r5_reg1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry_n_0\,
      CO(3) => \r5_reg1_inferred__0/i__carry__0_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry__0_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry__0_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => r5_reg20,
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__10_n_0\,
      S(2) => \i__carry__0_i_2__10_n_0\,
      S(1) => \i__carry__0_i_3__10_n_0\,
      S(0) => \i__carry__0_i_4__10_n_0\
    );
\r5_reg1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry__0_n_0\,
      CO(3) => \r5_reg1_inferred__0/i__carry__1_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry__1_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry__1_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => r5_reg20,
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__10_n_0\,
      S(2) => \i__carry__1_i_2__10_n_0\,
      S(1) => \i__carry__1_i_3__10_n_0\,
      S(0) => \i__carry__1_i_4__8_n_0\
    );
\r5_reg1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_r5_reg1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => r5_reg10_in,
      CO(0) => \r5_reg1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_1__8_n_0\,
      S(0) => \i__carry__2_i_2__8_n_0\
    );
\r5_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_81,
      O => \r5_reg[0]_i_1__0_n_0\
    );
\r5_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_71,
      O => \r5_reg[10]_i_1__0_n_0\
    );
\r5_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_70,
      O => \r5_reg[11]_i_1__0_n_0\
    );
\r5_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_69,
      O => \r5_reg[12]_i_1__0_n_0\
    );
\r5_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_68,
      O => \r5_reg[13]_i_1__0_n_0\
    );
\r5_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_67,
      O => \r5_reg[14]_i_1__0_n_0\
    );
\r5_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => kk_mult_n_66,
      I1 => r5_reg1,
      I2 => r5_reg10_in,
      O => \r5_reg[15]_i_1__0_n_0\
    );
\r5_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_80,
      O => \r5_reg[1]_i_1__0_n_0\
    );
\r5_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_79,
      O => \r5_reg[2]_i_1__0_n_0\
    );
\r5_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_78,
      O => \r5_reg[3]_i_1__0_n_0\
    );
\r5_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_77,
      O => \r5_reg[4]_i_1__0_n_0\
    );
\r5_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_76,
      O => \r5_reg[5]_i_1__0_n_0\
    );
\r5_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_75,
      O => \r5_reg[6]_i_1__0_n_0\
    );
\r5_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_74,
      O => \r5_reg[7]_i_1__0_n_0\
    );
\r5_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_73,
      O => \r5_reg[8]_i_1__0_n_0\
    );
\r5_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_72,
      O => \r5_reg[9]_i_1__0_n_0\
    );
\r5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[0]_i_1__0_n_0\,
      Q => r5_reg(0),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[10]_i_1__0_n_0\,
      Q => r5_reg(10),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[11]_i_1__0_n_0\,
      Q => r5_reg(11),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[12]_i_1__0_n_0\,
      Q => r5_reg(12),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[13]_i_1__0_n_0\,
      Q => r5_reg(13),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[14]_i_1__0_n_0\,
      Q => r5_reg(14),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[15]_i_1__0_n_0\,
      Q => r5_reg(15),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[1]_i_1__0_n_0\,
      Q => r5_reg(1),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[2]_i_1__0_n_0\,
      Q => r5_reg(2),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[3]_i_1__0_n_0\,
      Q => r5_reg(3),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[4]_i_1__0_n_0\,
      Q => r5_reg(4),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[5]_i_1__0_n_0\,
      Q => r5_reg(5),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[6]_i_1__0_n_0\,
      Q => r5_reg(6),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[7]_i_1__0_n_0\,
      Q => r5_reg(7),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[8]_i_1__0_n_0\,
      Q => r5_reg(8),
      R => \pp_mult_i_2__0_n_0\
    );
\r5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \r5_reg[9]_i_1__0_n_0\,
      Q => r5_reg(9),
      R => \pp_mult_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_filter_17 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \event_op_reset_i_5__0_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]\ : out STD_LOGIC;
    osc1_reg_wr_we : out STD_LOGIC;
    \s_axi_reg_araddr[4]\ : out STD_LOGIC;
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]_0\ : out STD_LOGIC;
    \adc_data_ch1_signed_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bypass_reg_reg_0 : in STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    kk_mult_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc1_aresetn : in STD_LOGIC;
    \cfg_dec_rshift[3]_i_2\ : in STD_LOGIC;
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    U_reg_ctrl_i_33 : in STD_LOGIC;
    bb_mult_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_filter_17 : entity is "osc_filter";
end system_rp_oscilloscope_0_osc_filter_17;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_filter_17 is
  signal A : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\ : STD_LOGIC;
  signal \aa_mult_i_2__0_n_0\ : STD_LOGIC;
  signal aa_mult_n_100 : STD_LOGIC;
  signal aa_mult_n_101 : STD_LOGIC;
  signal aa_mult_n_102 : STD_LOGIC;
  signal aa_mult_n_103 : STD_LOGIC;
  signal aa_mult_n_104 : STD_LOGIC;
  signal aa_mult_n_105 : STD_LOGIC;
  signal aa_mult_n_63 : STD_LOGIC;
  signal aa_mult_n_64 : STD_LOGIC;
  signal aa_mult_n_65 : STD_LOGIC;
  signal aa_mult_n_66 : STD_LOGIC;
  signal aa_mult_n_67 : STD_LOGIC;
  signal aa_mult_n_68 : STD_LOGIC;
  signal aa_mult_n_69 : STD_LOGIC;
  signal aa_mult_n_70 : STD_LOGIC;
  signal aa_mult_n_71 : STD_LOGIC;
  signal aa_mult_n_72 : STD_LOGIC;
  signal aa_mult_n_73 : STD_LOGIC;
  signal aa_mult_n_74 : STD_LOGIC;
  signal aa_mult_n_75 : STD_LOGIC;
  signal aa_mult_n_76 : STD_LOGIC;
  signal aa_mult_n_77 : STD_LOGIC;
  signal aa_mult_n_78 : STD_LOGIC;
  signal aa_mult_n_79 : STD_LOGIC;
  signal aa_mult_n_80 : STD_LOGIC;
  signal aa_mult_n_81 : STD_LOGIC;
  signal aa_mult_n_82 : STD_LOGIC;
  signal aa_mult_n_83 : STD_LOGIC;
  signal aa_mult_n_84 : STD_LOGIC;
  signal aa_mult_n_85 : STD_LOGIC;
  signal aa_mult_n_86 : STD_LOGIC;
  signal aa_mult_n_87 : STD_LOGIC;
  signal aa_mult_n_88 : STD_LOGIC;
  signal aa_mult_n_89 : STD_LOGIC;
  signal aa_mult_n_90 : STD_LOGIC;
  signal aa_mult_n_91 : STD_LOGIC;
  signal aa_mult_n_92 : STD_LOGIC;
  signal aa_mult_n_93 : STD_LOGIC;
  signal aa_mult_n_94 : STD_LOGIC;
  signal aa_mult_n_95 : STD_LOGIC;
  signal aa_mult_n_96 : STD_LOGIC;
  signal aa_mult_n_97 : STD_LOGIC;
  signal aa_mult_n_98 : STD_LOGIC;
  signal aa_mult_n_99 : STD_LOGIC;
  signal bb_mult_n_100 : STD_LOGIC;
  signal bb_mult_n_101 : STD_LOGIC;
  signal bb_mult_n_102 : STD_LOGIC;
  signal bb_mult_n_103 : STD_LOGIC;
  signal bb_mult_n_104 : STD_LOGIC;
  signal bb_mult_n_105 : STD_LOGIC;
  signal bb_mult_n_96 : STD_LOGIC;
  signal bb_mult_n_97 : STD_LOGIC;
  signal bb_mult_n_98 : STD_LOGIC;
  signal bb_mult_n_99 : STD_LOGIC;
  signal bypass_reg : STD_LOGIC;
  signal \event_op_reset_i_10__0_n_0\ : STD_LOGIC;
  signal \event_op_reset_i_11__0_n_0\ : STD_LOGIC;
  signal event_op_reset_i_12_n_0 : STD_LOGIC;
  signal \^event_op_reset_i_5__0_0\ : STD_LOGIC;
  signal event_op_reset_i_8_n_0 : STD_LOGIC;
  signal event_op_reset_i_9_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal kk_mult_n_100 : STD_LOGIC;
  signal kk_mult_n_101 : STD_LOGIC;
  signal kk_mult_n_102 : STD_LOGIC;
  signal kk_mult_n_103 : STD_LOGIC;
  signal kk_mult_n_104 : STD_LOGIC;
  signal kk_mult_n_105 : STD_LOGIC;
  signal kk_mult_n_65 : STD_LOGIC;
  signal kk_mult_n_66 : STD_LOGIC;
  signal kk_mult_n_67 : STD_LOGIC;
  signal kk_mult_n_68 : STD_LOGIC;
  signal kk_mult_n_69 : STD_LOGIC;
  signal kk_mult_n_70 : STD_LOGIC;
  signal kk_mult_n_71 : STD_LOGIC;
  signal kk_mult_n_72 : STD_LOGIC;
  signal kk_mult_n_73 : STD_LOGIC;
  signal kk_mult_n_74 : STD_LOGIC;
  signal kk_mult_n_75 : STD_LOGIC;
  signal kk_mult_n_76 : STD_LOGIC;
  signal kk_mult_n_77 : STD_LOGIC;
  signal kk_mult_n_78 : STD_LOGIC;
  signal kk_mult_n_79 : STD_LOGIC;
  signal kk_mult_n_80 : STD_LOGIC;
  signal kk_mult_n_81 : STD_LOGIC;
  signal kk_mult_n_82 : STD_LOGIC;
  signal kk_mult_n_83 : STD_LOGIC;
  signal kk_mult_n_84 : STD_LOGIC;
  signal kk_mult_n_85 : STD_LOGIC;
  signal kk_mult_n_86 : STD_LOGIC;
  signal kk_mult_n_87 : STD_LOGIC;
  signal kk_mult_n_88 : STD_LOGIC;
  signal kk_mult_n_89 : STD_LOGIC;
  signal kk_mult_n_90 : STD_LOGIC;
  signal kk_mult_n_91 : STD_LOGIC;
  signal kk_mult_n_92 : STD_LOGIC;
  signal kk_mult_n_93 : STD_LOGIC;
  signal kk_mult_n_94 : STD_LOGIC;
  signal kk_mult_n_95 : STD_LOGIC;
  signal kk_mult_n_96 : STD_LOGIC;
  signal kk_mult_n_97 : STD_LOGIC;
  signal kk_mult_n_98 : STD_LOGIC;
  signal kk_mult_n_99 : STD_LOGIC;
  signal \^osc1_reg_wr_we\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 24 downto 8 );
  signal pp_mult_i_10_n_0 : STD_LOGIC;
  signal pp_mult_i_11_n_0 : STD_LOGIC;
  signal pp_mult_i_12_n_0 : STD_LOGIC;
  signal pp_mult_i_13_n_0 : STD_LOGIC;
  signal pp_mult_i_14_n_0 : STD_LOGIC;
  signal pp_mult_i_15_n_0 : STD_LOGIC;
  signal pp_mult_i_16_n_0 : STD_LOGIC;
  signal pp_mult_i_17_n_0 : STD_LOGIC;
  signal pp_mult_i_18_n_0 : STD_LOGIC;
  signal pp_mult_i_19_n_0 : STD_LOGIC;
  signal pp_mult_i_20_n_0 : STD_LOGIC;
  signal pp_mult_i_21_n_0 : STD_LOGIC;
  signal pp_mult_i_22_n_0 : STD_LOGIC;
  signal pp_mult_i_23_n_0 : STD_LOGIC;
  signal pp_mult_i_24_n_0 : STD_LOGIC;
  signal pp_mult_i_25_n_0 : STD_LOGIC;
  signal pp_mult_i_26_n_0 : STD_LOGIC;
  signal pp_mult_i_2_n_0 : STD_LOGIC;
  signal pp_mult_i_4_n_0 : STD_LOGIC;
  signal pp_mult_i_4_n_1 : STD_LOGIC;
  signal pp_mult_i_4_n_2 : STD_LOGIC;
  signal pp_mult_i_4_n_3 : STD_LOGIC;
  signal pp_mult_i_5_n_0 : STD_LOGIC;
  signal pp_mult_i_5_n_1 : STD_LOGIC;
  signal pp_mult_i_5_n_2 : STD_LOGIC;
  signal pp_mult_i_5_n_3 : STD_LOGIC;
  signal pp_mult_i_6_n_0 : STD_LOGIC;
  signal pp_mult_i_6_n_1 : STD_LOGIC;
  signal pp_mult_i_6_n_2 : STD_LOGIC;
  signal pp_mult_i_6_n_3 : STD_LOGIC;
  signal pp_mult_i_7_n_0 : STD_LOGIC;
  signal pp_mult_i_7_n_1 : STD_LOGIC;
  signal pp_mult_i_7_n_2 : STD_LOGIC;
  signal pp_mult_i_7_n_3 : STD_LOGIC;
  signal pp_mult_i_9_n_0 : STD_LOGIC;
  signal pp_mult_n_100 : STD_LOGIC;
  signal pp_mult_n_101 : STD_LOGIC;
  signal pp_mult_n_102 : STD_LOGIC;
  signal pp_mult_n_103 : STD_LOGIC;
  signal pp_mult_n_104 : STD_LOGIC;
  signal pp_mult_n_105 : STD_LOGIC;
  signal pp_mult_n_64 : STD_LOGIC;
  signal pp_mult_n_65 : STD_LOGIC;
  signal pp_mult_n_66 : STD_LOGIC;
  signal pp_mult_n_67 : STD_LOGIC;
  signal pp_mult_n_68 : STD_LOGIC;
  signal pp_mult_n_69 : STD_LOGIC;
  signal pp_mult_n_70 : STD_LOGIC;
  signal pp_mult_n_71 : STD_LOGIC;
  signal pp_mult_n_72 : STD_LOGIC;
  signal pp_mult_n_90 : STD_LOGIC;
  signal pp_mult_n_91 : STD_LOGIC;
  signal pp_mult_n_92 : STD_LOGIC;
  signal pp_mult_n_93 : STD_LOGIC;
  signal pp_mult_n_94 : STD_LOGIC;
  signal pp_mult_n_95 : STD_LOGIC;
  signal pp_mult_n_96 : STD_LOGIC;
  signal pp_mult_n_97 : STD_LOGIC;
  signal pp_mult_n_98 : STD_LOGIC;
  signal pp_mult_n_99 : STD_LOGIC;
  signal r01_reg : STD_LOGIC_VECTOR ( 34 downto 20 );
  signal r02_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r1_reg : STD_LOGIC_VECTOR ( 34 downto 10 );
  signal r1_reg0 : STD_LOGIC_VECTOR ( 34 downto 10 );
  signal \r1_reg0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__7_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry__7_n_3\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \r1_reg0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__0_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__1_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_0\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_1\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_2\ : STD_LOGIC;
  signal \r2_sum_carry__2_n_3\ : STD_LOGIC;
  signal \r2_sum_carry__3_i_1_n_0\ : STD_LOGIC;
  signal r2_sum_carry_i_1_n_0 : STD_LOGIC;
  signal r2_sum_carry_i_2_n_0 : STD_LOGIC;
  signal r2_sum_carry_i_3_n_0 : STD_LOGIC;
  signal r2_sum_carry_i_4_n_0 : STD_LOGIC;
  signal r2_sum_carry_n_0 : STD_LOGIC;
  signal r2_sum_carry_n_1 : STD_LOGIC;
  signal r2_sum_carry_n_2 : STD_LOGIC;
  signal r2_sum_carry_n_3 : STD_LOGIC;
  signal r3_reg_dsp1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r3_reg_dsp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[10]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[11]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[12]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[13]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[14]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[15]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[16]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[8]\ : STD_LOGIC;
  signal \r3_reg_dsp3_reg_n_0_[9]\ : STD_LOGIC;
  signal r3_shr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r3_sum10_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r3_sum11_in : STD_LOGIC_VECTOR ( 49 downto 25 );
  signal \r3_sum__2_carry__0_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__0_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_i_8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__10_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__11_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__1_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__2_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__3_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__4_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__5_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__6_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_i_8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__7_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_i_8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__8_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_5_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_6_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_7_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_i_8_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry__9_n_3\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_0\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_1\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_2\ : STD_LOGIC;
  signal \r3_sum__2_carry_n_3\ : STD_LOGIC;
  signal r4_sum0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal r5_reg1 : STD_LOGIC;
  signal r5_reg10_in : STD_LOGIC;
  signal \r5_reg1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \r5_reg1_carry__0_n_3\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_1\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_2\ : STD_LOGIC;
  signal \r5_reg1_carry__1_n_3\ : STD_LOGIC;
  signal \r5_reg1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg1_carry__2_n_3\ : STD_LOGIC;
  signal r5_reg1_carry_i_1_n_0 : STD_LOGIC;
  signal r5_reg1_carry_i_2_n_0 : STD_LOGIC;
  signal r5_reg1_carry_i_3_n_0 : STD_LOGIC;
  signal r5_reg1_carry_i_4_n_0 : STD_LOGIC;
  signal r5_reg1_carry_i_5_n_0 : STD_LOGIC;
  signal r5_reg1_carry_i_6_n_0 : STD_LOGIC;
  signal r5_reg1_carry_n_0 : STD_LOGIC;
  signal r5_reg1_carry_n_1 : STD_LOGIC;
  signal r5_reg1_carry_n_2 : STD_LOGIC;
  signal r5_reg1_carry_n_3 : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \r5_reg1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal r5_reg20 : STD_LOGIC;
  signal \r5_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r5_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_reg_araddr[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aa_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aa_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aa_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aa_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aa_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_aa_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_bb_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bb_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_bb_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_bb_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bb_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal NLW_bb_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_kk_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_kk_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_kk_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_kk_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_kk_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_kk_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pp_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_pp_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_pp_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_pp_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pp_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_pp_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pp_mult_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pp_mult_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r1_reg0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_r1_reg0_inferred__0/i__carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r1_reg0_inferred__0/i__carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r2_sum_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r2_sum_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r2_sum_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r3_sum__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r3_sum__2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r3_sum__2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r5_reg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r5_reg1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r5_reg1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r5_reg1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aa_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aa_mult_i_2__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \adc_data_reg[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \adc_data_reg[10]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \adc_data_reg[11]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \adc_data_reg[12]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \adc_data_reg[13]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \adc_data_reg[14]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \adc_data_reg[15]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \adc_data_reg[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \adc_data_reg[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \adc_data_reg[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \adc_data_reg[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \adc_data_reg[5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \adc_data_reg[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \adc_data_reg[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \adc_data_reg[8]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \adc_data_reg[9]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \event_op_reset_i_10__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \event_op_reset_i_11__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of event_op_reset_i_12 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of event_op_reset_i_3 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \event_op_reset_i_5__0\ : label is "soft_lutpair153";
  attribute METHODOLOGY_DRC_VIOS of kk_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of pp_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pp_mult_i_3 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_4 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_5 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_6 : label is 35;
  attribute ADDER_THRESHOLD of pp_mult_i_7 : label is 35;
  attribute SOFT_HLUTNM of pp_mult_i_8 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of pp_mult_i_9 : label is "soft_lutpair171";
  attribute HLUTNM : string;
  attribute HLUTNM of \r3_sum__2_carry__8_i_1\ : label is "lutpair0";
  attribute HLUTNM of \r3_sum__2_carry__8_i_6\ : label is "lutpair0";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of r5_reg1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r5_reg1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \r5_reg[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r5_reg[10]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r5_reg[11]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r5_reg[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r5_reg[13]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r5_reg[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r5_reg[15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r5_reg[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r5_reg[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r5_reg[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r5_reg[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r5_reg[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r5_reg[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r5_reg[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r5_reg[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r5_reg[9]_i_1\ : label is "soft_lutpair168";
begin
  E(0) <= \^e\(0);
  \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ <= \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\;
  \event_op_reset_i_5__0_0\ <= \^event_op_reset_i_5__0_0\;
  osc1_reg_wr_we <= \^osc1_reg_wr_we\;
  \s_axi_reg_araddr[2]\ <= \^s_axi_reg_araddr[2]\;
  \s_axi_reg_araddr[2]_0\ <= \^s_axi_reg_araddr[2]_0\;
  \s_axi_reg_araddr[4]\ <= \^s_axi_reg_araddr[4]\;
  \s_axi_reg_araddr[4]_0\ <= \^s_axi_reg_araddr[4]_0\;
  \s_axi_reg_araddr[5]\(0) <= \^s_axi_reg_araddr[5]\(0);
  \s_axi_reg_araddr[6]\(0) <= \^s_axi_reg_araddr[6]\(0);
U_reg_ctrl_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F22222222"
    )
        port map (
      I0 => U_reg_ctrl_i_33,
      I1 => bram_addr_a(4),
      I2 => \^event_op_reset_i_5__0_0\,
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(3),
      O => \^s_axi_reg_araddr[4]\
    );
U_reg_ctrl_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F22222222"
    )
        port map (
      I0 => U_reg_ctrl_i_33,
      I1 => bram_addr_a(4),
      I2 => \^event_op_reset_i_5__0_0\,
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(2),
      O => \^s_axi_reg_araddr[4]_0\
    );
aa_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(24),
      A(28) => A(24),
      A(27) => A(24),
      A(26) => A(24),
      A(25) => A(24),
      A(24 downto 0) => A(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aa_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => D(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aa_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aa_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aa_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^s_axi_reg_araddr[5]\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aa_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aa_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_aa_mult_P_UNCONNECTED(47 downto 43),
      P(42) => aa_mult_n_63,
      P(41) => aa_mult_n_64,
      P(40) => aa_mult_n_65,
      P(39) => aa_mult_n_66,
      P(38) => aa_mult_n_67,
      P(37) => aa_mult_n_68,
      P(36) => aa_mult_n_69,
      P(35) => aa_mult_n_70,
      P(34) => aa_mult_n_71,
      P(33) => aa_mult_n_72,
      P(32) => aa_mult_n_73,
      P(31) => aa_mult_n_74,
      P(30) => aa_mult_n_75,
      P(29) => aa_mult_n_76,
      P(28) => aa_mult_n_77,
      P(27) => aa_mult_n_78,
      P(26) => aa_mult_n_79,
      P(25) => aa_mult_n_80,
      P(24) => aa_mult_n_81,
      P(23) => aa_mult_n_82,
      P(22) => aa_mult_n_83,
      P(21) => aa_mult_n_84,
      P(20) => aa_mult_n_85,
      P(19) => aa_mult_n_86,
      P(18) => aa_mult_n_87,
      P(17) => aa_mult_n_88,
      P(16) => aa_mult_n_89,
      P(15) => aa_mult_n_90,
      P(14) => aa_mult_n_91,
      P(13) => aa_mult_n_92,
      P(12) => aa_mult_n_93,
      P(11) => aa_mult_n_94,
      P(10) => aa_mult_n_95,
      P(9) => aa_mult_n_96,
      P(8) => aa_mult_n_97,
      P(7) => aa_mult_n_98,
      P(6) => aa_mult_n_99,
      P(5) => aa_mult_n_100,
      P(4) => aa_mult_n_101,
      P(3) => aa_mult_n_102,
      P(2) => aa_mult_n_103,
      P(1) => aa_mult_n_104,
      P(0) => aa_mult_n_105,
      PATTERNBDETECT => NLW_aa_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aa_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aa_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => pp_mult_i_2_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aa_mult_UNDERFLOW_UNCONNECTED
    );
\aa_mult_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^event_op_reset_i_5__0_0\,
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(3),
      I4 => \^s_axi_reg_araddr[2]\,
      I5 => \aa_mult_i_2__0_n_0\,
      O => \^s_axi_reg_araddr[5]\(0)
    );
\aa_mult_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(6),
      O => \aa_mult_i_2__0_n_0\
    );
\adc_data_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(0),
      O => \adc_data_ch1_signed_reg[15]\(0)
    );
\adc_data_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(10),
      O => \adc_data_ch1_signed_reg[15]\(10)
    );
\adc_data_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(11),
      O => \adc_data_ch1_signed_reg[15]\(11)
    );
\adc_data_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(12),
      O => \adc_data_ch1_signed_reg[15]\(12)
    );
\adc_data_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(13),
      O => \adc_data_ch1_signed_reg[15]\(13)
    );
\adc_data_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(14),
      O => \adc_data_ch1_signed_reg[15]\(14)
    );
\adc_data_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(15),
      O => \adc_data_ch1_signed_reg[15]\(15)
    );
\adc_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(1),
      O => \adc_data_ch1_signed_reg[15]\(1)
    );
\adc_data_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(2),
      O => \adc_data_ch1_signed_reg[15]\(2)
    );
\adc_data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(3),
      O => \adc_data_ch1_signed_reg[15]\(3)
    );
\adc_data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(4),
      O => \adc_data_ch1_signed_reg[15]\(4)
    );
\adc_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(5),
      O => \adc_data_ch1_signed_reg[15]\(5)
    );
\adc_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(6),
      O => \adc_data_ch1_signed_reg[15]\(6)
    );
\adc_data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(7),
      O => \adc_data_ch1_signed_reg[15]\(7)
    );
\adc_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(8),
      O => \adc_data_ch1_signed_reg[15]\(8)
    );
\adc_data_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => bypass_reg_reg_0,
      I2 => r5_reg(9),
      O => \adc_data_ch1_signed_reg[15]\(9)
    );
bb_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(24),
      A(28) => D(24),
      A(27) => D(24),
      A(26) => D(24),
      A(25) => D(24),
      A(24 downto 0) => D(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_bb_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15 downto 2) => Q(13 downto 0),
      B(1) => Q(13),
      B(0) => Q(13),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_bb_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_bb_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_bb_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^s_axi_reg_araddr[6]\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_bb_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_bb_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_bb_mult_P_UNCONNECTED(47 downto 41),
      P(40) => r02_reg(31),
      P(39 downto 10) => r02_reg(29 downto 0),
      P(9) => bb_mult_n_96,
      P(8) => bb_mult_n_97,
      P(7) => bb_mult_n_98,
      P(6) => bb_mult_n_99,
      P(5) => bb_mult_n_100,
      P(4) => bb_mult_n_101,
      P(3) => bb_mult_n_102,
      P(2) => bb_mult_n_103,
      P(1) => bb_mult_n_104,
      P(0) => bb_mult_n_105,
      PATTERNBDETECT => NLW_bb_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_bb_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_bb_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => pp_mult_i_2_n_0,
      UNDERFLOW => NLW_bb_mult_UNDERFLOW_UNCONNECTED
    );
bb_mult_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => bb_mult_0,
      I1 => \^s_axi_reg_araddr[2]_0\,
      I2 => bram_addr_a(6),
      I3 => \^event_op_reset_i_5__0_0\,
      I4 => bram_addr_a(5),
      I5 => bram_addr_a(4),
      O => \^s_axi_reg_araddr[6]\(0)
    );
bypass_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => bypass_reg_reg_0,
      Q => bypass_reg,
      R => '0'
    );
\event_op_reset_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(6),
      O => \event_op_reset_i_10__0_n_0\
    );
\event_op_reset_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(5),
      O => \event_op_reset_i_11__0_n_0\
    );
event_op_reset_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      I2 => \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\,
      I3 => bram_addr_a(4),
      O => event_op_reset_i_12_n_0
    );
event_op_reset_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => \^osc1_reg_wr_we\,
      O => \^s_axi_reg_araddr[2]\
    );
\event_op_reset_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      O => \^event_op_reset_i_5__0_0\
    );
event_op_reset_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAAFFAA"
    )
        port map (
      I0 => event_op_reset_i_8_n_0,
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(2),
      I3 => event_op_reset_i_9_n_0,
      I4 => bram_addr_a(5),
      I5 => \cfg_dec_rshift[3]_i_2\,
      O => \^osc1_reg_wr_we\
    );
event_op_reset_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0AFF030000"
    )
        port map (
      I0 => \cfg_dec_rshift[3]_i_2\,
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(3),
      I3 => \event_op_reset_i_10__0_n_0\,
      I4 => \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\,
      I5 => bram_addr_a(7),
      O => event_op_reset_i_8_n_0
    );
\event_op_reset_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bram_en_a,
      I1 => bram_we_a(0),
      I2 => bram_we_a(1),
      I3 => bram_we_a(2),
      I4 => bram_we_a(3),
      O => \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\
    );
event_op_reset_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1010FF101010"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => \event_op_reset_i_11__0_n_0\,
      I2 => event_op_reset_i_12_n_0,
      I3 => \^s_axi_reg_araddr[4]\,
      I4 => \^fsm_onehot_gen_no_rd_cmd_opt.lite_sm_cs_reg[0]\,
      I5 => \^s_axi_reg_araddr[4]_0\,
      O => event_op_reset_i_9_n_0
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(7),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(6),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(5),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(4),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(11),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(10),
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(9),
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(8),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(15),
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__2_i_1__3_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(14),
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(13),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(12),
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(19),
      I1 => r01_reg(34),
      O => \i__carry__3_i_1__3_n_0\
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(18),
      I1 => r01_reg(34),
      O => \i__carry__3_i_2__3_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(17),
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(16),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(23),
      I1 => r01_reg(23),
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(22),
      I1 => r01_reg(22),
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(21),
      I1 => r01_reg(21),
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(20),
      I1 => r01_reg(20),
      O => \i__carry__4_i_4__1_n_0\
    );
\i__carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(27),
      I1 => r01_reg(27),
      O => \i__carry__5_i_1__1_n_0\
    );
\i__carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(26),
      I1 => r01_reg(26),
      O => \i__carry__5_i_2__1_n_0\
    );
\i__carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(25),
      I1 => r01_reg(25),
      O => \i__carry__5_i_3__1_n_0\
    );
\i__carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(24),
      I1 => r01_reg(24),
      O => \i__carry__5_i_4__1_n_0\
    );
\i__carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r02_reg(31),
      O => \i__carry__6_i_1__1_n_0\
    );
\i__carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(31),
      I1 => r01_reg(30),
      O => \i__carry__6_i_2__1_n_0\
    );
\i__carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(29),
      I1 => r01_reg(29),
      O => \i__carry__6_i_3__1_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r02_reg(28),
      I1 => r01_reg(28),
      O => \i__carry__6_i_4_n_0\
    );
\i__carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(32),
      I1 => r01_reg(34),
      O => \i__carry__7_i_1_n_0\
    );
\i__carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r01_reg(32),
      O => \i__carry__7_i_2_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(3),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(1),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r02_reg(0),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => kk_mult_n_67,
      I1 => kk_mult_n_66,
      O => \i__carry_i_5_n_0\
    );
kk_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => kk_mult_0(24),
      A(28) => kk_mult_0(24),
      A(27) => kk_mult_0(24),
      A(26) => kk_mult_0(24),
      A(25) => kk_mult_0(24),
      A(24 downto 0) => kk_mult_0(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_kk_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(16),
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_kk_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_kk_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_kk_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_kk_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_kk_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_kk_mult_P_UNCONNECTED(47 downto 42),
      P(41) => r5_reg20,
      P(40) => kk_mult_n_65,
      P(39) => kk_mult_n_66,
      P(38) => kk_mult_n_67,
      P(37) => kk_mult_n_68,
      P(36) => kk_mult_n_69,
      P(35) => kk_mult_n_70,
      P(34) => kk_mult_n_71,
      P(33) => kk_mult_n_72,
      P(32) => kk_mult_n_73,
      P(31) => kk_mult_n_74,
      P(30) => kk_mult_n_75,
      P(29) => kk_mult_n_76,
      P(28) => kk_mult_n_77,
      P(27) => kk_mult_n_78,
      P(26) => kk_mult_n_79,
      P(25) => kk_mult_n_80,
      P(24) => kk_mult_n_81,
      P(23) => kk_mult_n_82,
      P(22) => kk_mult_n_83,
      P(21) => kk_mult_n_84,
      P(20) => kk_mult_n_85,
      P(19) => kk_mult_n_86,
      P(18) => kk_mult_n_87,
      P(17) => kk_mult_n_88,
      P(16) => kk_mult_n_89,
      P(15) => kk_mult_n_90,
      P(14) => kk_mult_n_91,
      P(13) => kk_mult_n_92,
      P(12) => kk_mult_n_93,
      P(11) => kk_mult_n_94,
      P(10) => kk_mult_n_95,
      P(9) => kk_mult_n_96,
      P(8) => kk_mult_n_97,
      P(7) => kk_mult_n_98,
      P(6) => kk_mult_n_99,
      P(5) => kk_mult_n_100,
      P(4) => kk_mult_n_101,
      P(3) => kk_mult_n_102,
      P(2) => kk_mult_n_103,
      P(1) => kk_mult_n_104,
      P(0) => kk_mult_n_105,
      PATTERNBDETECT => NLW_kk_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_kk_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_kk_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => pp_mult_i_2_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_kk_mult_UNDERFLOW_UNCONNECTED
    );
pp_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(24),
      A(28) => D(24),
      A(27) => D(24),
      A(26) => D(24),
      A(25) => D(24),
      A(24 downto 0) => D(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_pp_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(16),
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_pp_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_pp_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_pp_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => m_axi_osc1_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_pp_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_pp_mult_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_pp_mult_P_UNCONNECTED(47 downto 42),
      P(41) => pp_mult_n_64,
      P(40) => pp_mult_n_65,
      P(39) => pp_mult_n_66,
      P(38) => pp_mult_n_67,
      P(37) => pp_mult_n_68,
      P(36) => pp_mult_n_69,
      P(35) => pp_mult_n_70,
      P(34) => pp_mult_n_71,
      P(33) => pp_mult_n_72,
      P(32 downto 16) => r4_sum0(16 downto 0),
      P(15) => pp_mult_n_90,
      P(14) => pp_mult_n_91,
      P(13) => pp_mult_n_92,
      P(12) => pp_mult_n_93,
      P(11) => pp_mult_n_94,
      P(10) => pp_mult_n_95,
      P(9) => pp_mult_n_96,
      P(8) => pp_mult_n_97,
      P(7) => pp_mult_n_98,
      P(6) => pp_mult_n_99,
      P(5) => pp_mult_n_100,
      P(4) => pp_mult_n_101,
      P(3) => pp_mult_n_102,
      P(2) => pp_mult_n_103,
      P(1) => pp_mult_n_104,
      P(0) => pp_mult_n_105,
      PATTERNBDETECT => NLW_pp_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_pp_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_pp_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => pp_mult_i_2_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_pp_mult_UNDERFLOW_UNCONNECTED
    );
pp_mult_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^s_axi_reg_araddr[2]_0\,
      I1 => bram_addr_a(6),
      I2 => \^event_op_reset_i_5__0_0\,
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(4),
      I5 => pp_mult_i_9_n_0,
      O => \^e\(0)
    );
pp_mult_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(16),
      I1 => r4_sum0(16),
      O => pp_mult_i_10_n_0
    );
pp_mult_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(15),
      I1 => r4_sum0(15),
      O => pp_mult_i_11_n_0
    );
pp_mult_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(14),
      I1 => r4_sum0(14),
      O => pp_mult_i_12_n_0
    );
pp_mult_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(13),
      I1 => r4_sum0(13),
      O => pp_mult_i_13_n_0
    );
pp_mult_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(12),
      I1 => r4_sum0(12),
      O => pp_mult_i_14_n_0
    );
pp_mult_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(11),
      I1 => r4_sum0(11),
      O => pp_mult_i_15_n_0
    );
pp_mult_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(10),
      I1 => r4_sum0(10),
      O => pp_mult_i_16_n_0
    );
pp_mult_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(9),
      I1 => r4_sum0(9),
      O => pp_mult_i_17_n_0
    );
pp_mult_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(8),
      I1 => r4_sum0(8),
      O => pp_mult_i_18_n_0
    );
pp_mult_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(7),
      I1 => r4_sum0(7),
      O => pp_mult_i_19_n_0
    );
pp_mult_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bypass_reg_reg_0,
      I1 => bypass_reg,
      I2 => m_axi_osc1_aresetn,
      O => pp_mult_i_2_n_0
    );
pp_mult_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(6),
      I1 => r4_sum0(6),
      O => pp_mult_i_20_n_0
    );
pp_mult_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(5),
      I1 => r4_sum0(5),
      O => pp_mult_i_21_n_0
    );
pp_mult_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(4),
      I1 => r4_sum0(4),
      O => pp_mult_i_22_n_0
    );
pp_mult_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(3),
      I1 => r4_sum0(3),
      O => pp_mult_i_23_n_0
    );
pp_mult_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(2),
      I1 => r4_sum0(2),
      O => pp_mult_i_24_n_0
    );
pp_mult_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(1),
      I1 => r4_sum0(1),
      O => pp_mult_i_25_n_0
    );
pp_mult_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r3_shr(0),
      I1 => r4_sum0(0),
      O => pp_mult_i_26_n_0
    );
pp_mult_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_4_n_0,
      CO(3 downto 0) => NLW_pp_mult_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pp_mult_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => B(16),
      S(3 downto 1) => B"000",
      S(0) => pp_mult_i_10_n_0
    );
pp_mult_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_5_n_0,
      CO(3) => pp_mult_i_4_n_0,
      CO(2) => pp_mult_i_4_n_1,
      CO(1) => pp_mult_i_4_n_2,
      CO(0) => pp_mult_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(15 downto 12),
      O(3 downto 0) => B(15 downto 12),
      S(3) => pp_mult_i_11_n_0,
      S(2) => pp_mult_i_12_n_0,
      S(1) => pp_mult_i_13_n_0,
      S(0) => pp_mult_i_14_n_0
    );
pp_mult_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_6_n_0,
      CO(3) => pp_mult_i_5_n_0,
      CO(2) => pp_mult_i_5_n_1,
      CO(1) => pp_mult_i_5_n_2,
      CO(0) => pp_mult_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(11 downto 8),
      O(3 downto 0) => B(11 downto 8),
      S(3) => pp_mult_i_15_n_0,
      S(2) => pp_mult_i_16_n_0,
      S(1) => pp_mult_i_17_n_0,
      S(0) => pp_mult_i_18_n_0
    );
pp_mult_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => pp_mult_i_7_n_0,
      CO(3) => pp_mult_i_6_n_0,
      CO(2) => pp_mult_i_6_n_1,
      CO(1) => pp_mult_i_6_n_2,
      CO(0) => pp_mult_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(7 downto 4),
      O(3 downto 0) => B(7 downto 4),
      S(3) => pp_mult_i_19_n_0,
      S(2) => pp_mult_i_20_n_0,
      S(1) => pp_mult_i_21_n_0,
      S(0) => pp_mult_i_22_n_0
    );
pp_mult_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pp_mult_i_7_n_0,
      CO(2) => pp_mult_i_7_n_1,
      CO(1) => pp_mult_i_7_n_2,
      CO(0) => pp_mult_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r3_shr(3 downto 0),
      O(3 downto 0) => B(3 downto 0),
      S(3) => pp_mult_i_23_n_0,
      S(2) => pp_mult_i_24_n_0,
      S(1) => pp_mult_i_25_n_0,
      S(0) => pp_mult_i_26_n_0
    );
pp_mult_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => \^osc1_reg_wr_we\,
      O => \^s_axi_reg_araddr[2]_0\
    );
pp_mult_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(3),
      O => pp_mult_i_9_n_0
    );
\r01_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(0),
      Q => r01_reg(20),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(1),
      Q => r01_reg(21),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(2),
      Q => r01_reg(22),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(3),
      Q => r01_reg(23),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(4),
      Q => r01_reg(24),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(5),
      Q => r01_reg(25),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(6),
      Q => r01_reg(26),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(7),
      Q => r01_reg(27),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(8),
      Q => r01_reg(28),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(9),
      Q => r01_reg(29),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(10),
      Q => r01_reg(30),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(11),
      Q => r01_reg(31),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(12),
      Q => r01_reg(32),
      R => pp_mult_i_2_n_0
    );
\r01_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => Q(13),
      Q => r01_reg(34),
      R => pp_mult_i_2_n_0
    );
\r1_reg0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r1_reg0_inferred__0/i__carry_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => r02_reg(3 downto 0),
      O(3 downto 0) => \NLW_r1_reg0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\r1_reg0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__0_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__0_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__0_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(7 downto 4),
      O(3 downto 0) => \NLW_r1_reg0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\r1_reg0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__0_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__1_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__1_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__1_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(11 downto 8),
      O(3 downto 2) => r1_reg0(11 downto 10),
      O(1 downto 0) => \NLW_r1_reg0_inferred__0/i__carry__1_O_UNCONNECTED\(1 downto 0),
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__3_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\r1_reg0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__1_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__2_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__2_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__2_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(15 downto 12),
      O(3 downto 0) => r1_reg0(15 downto 12),
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__2_n_0\,
      S(0) => \i__carry__2_i_4__2_n_0\
    );
\r1_reg0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__2_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__3_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__3_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__3_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(19 downto 16),
      O(3 downto 0) => r1_reg0(19 downto 16),
      S(3) => \i__carry__3_i_1__3_n_0\,
      S(2) => \i__carry__3_i_2__3_n_0\,
      S(1) => \i__carry__3_i_3__2_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\r1_reg0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__3_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__4_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__4_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__4_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(23 downto 20),
      O(3 downto 0) => r1_reg0(23 downto 20),
      S(3) => \i__carry__4_i_1__1_n_0\,
      S(2) => \i__carry__4_i_2__1_n_0\,
      S(1) => \i__carry__4_i_3__1_n_0\,
      S(0) => \i__carry__4_i_4__1_n_0\
    );
\r1_reg0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__4_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__5_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__5_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__5_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r02_reg(27 downto 24),
      O(3 downto 0) => r1_reg0(27 downto 24),
      S(3) => \i__carry__5_i_1__1_n_0\,
      S(2) => \i__carry__5_i_2__1_n_0\,
      S(1) => \i__carry__5_i_3__1_n_0\,
      S(0) => \i__carry__5_i_4__1_n_0\
    );
\r1_reg0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__5_n_0\,
      CO(3) => \r1_reg0_inferred__0/i__carry__6_n_0\,
      CO(2) => \r1_reg0_inferred__0/i__carry__6_n_1\,
      CO(1) => \r1_reg0_inferred__0/i__carry__6_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => r01_reg(31),
      DI(2) => r02_reg(31),
      DI(1 downto 0) => r02_reg(29 downto 28),
      O(3 downto 0) => r1_reg0(31 downto 28),
      S(3) => \i__carry__6_i_1__1_n_0\,
      S(2) => \i__carry__6_i_2__1_n_0\,
      S(1) => \i__carry__6_i_3__1_n_0\,
      S(0) => \i__carry__6_i_4_n_0\
    );
\r1_reg0_inferred__0/i__carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg0_inferred__0/i__carry__6_n_0\,
      CO(3 downto 2) => \NLW_r1_reg0_inferred__0/i__carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r1_reg0_inferred__0/i__carry__7_n_2\,
      CO(0) => \r1_reg0_inferred__0/i__carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r01_reg(34),
      DI(0) => r01_reg(32),
      O(3) => \NLW_r1_reg0_inferred__0/i__carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => r1_reg0(34 downto 32),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__7_i_1_n_0\,
      S(0) => \i__carry__7_i_2_n_0\
    );
\r1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(10),
      Q => r1_reg(10),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(11),
      Q => r1_reg(11),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(12),
      Q => r1_reg(12),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(13),
      Q => r1_reg(13),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(14),
      Q => r1_reg(14),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(15),
      Q => r1_reg(15),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(16),
      Q => r1_reg(16),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(17),
      Q => r1_reg(17),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(18),
      Q => r1_reg(18),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(19),
      Q => r1_reg(19),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(20),
      Q => r1_reg(20),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(21),
      Q => r1_reg(21),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(22),
      Q => r1_reg(22),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(23),
      Q => r1_reg(23),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(24),
      Q => r1_reg(24),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(25),
      Q => r1_reg(25),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(26),
      Q => r1_reg(26),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(27),
      Q => r1_reg(27),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(28),
      Q => r1_reg(28),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(29),
      Q => r1_reg(29),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(30),
      Q => r1_reg(30),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(31),
      Q => r1_reg(31),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(32),
      Q => r1_reg(32),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(33),
      Q => r1_reg(33),
      R => pp_mult_i_2_n_0
    );
\r1_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg0(34),
      Q => r1_reg(34),
      R => pp_mult_i_2_n_0
    );
\r2_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(18),
      O => p_1_in(8)
    );
\r2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(10),
      Q => r3_sum11_in(25),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => r3_sum11_in(35),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => r3_sum11_in(36),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => r3_sum11_in(37),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => r3_sum11_in(38),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => r3_sum11_in(39),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => r3_sum11_in(40),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => r3_sum11_in(41),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => r3_sum11_in(42),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => r3_sum11_in(43),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(19),
      Q => r3_sum11_in(44),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(11),
      Q => r3_sum11_in(26),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => r3_sum11_in(45),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(21),
      Q => r3_sum11_in(46),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => r3_sum11_in(47),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(23),
      Q => r3_sum11_in(48),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(24),
      Q => r3_sum11_in(49),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(12),
      Q => r3_sum11_in(27),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(13),
      Q => r3_sum11_in(28),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(14),
      Q => r3_sum11_in(29),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(15),
      Q => r3_sum11_in(30),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(16),
      Q => r3_sum11_in(31),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => r1_reg(17),
      Q => r3_sum11_in(32),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => r3_sum11_in(33),
      R => pp_mult_i_2_n_0
    );
\r2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => r3_sum11_in(34),
      R => pp_mult_i_2_n_0
    );
r2_sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r2_sum_carry_n_0,
      CO(2) => r2_sum_carry_n_1,
      CO(1) => r2_sum_carry_n_2,
      CO(0) => r2_sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => r01_reg(21 downto 20),
      DI(1) => r01_reg(34),
      DI(0) => r01_reg(34),
      O(3 downto 1) => p_1_in(11 downto 9),
      O(0) => NLW_r2_sum_carry_O_UNCONNECTED(0),
      S(3) => r2_sum_carry_i_1_n_0,
      S(2) => r2_sum_carry_i_2_n_0,
      S(1) => r2_sum_carry_i_3_n_0,
      S(0) => r2_sum_carry_i_4_n_0
    );
\r2_sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r2_sum_carry_n_0,
      CO(3) => \r2_sum_carry__0_n_0\,
      CO(2) => \r2_sum_carry__0_n_1\,
      CO(1) => \r2_sum_carry__0_n_2\,
      CO(0) => \r2_sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r01_reg(25 downto 22),
      O(3 downto 0) => p_1_in(15 downto 12),
      S(3) => \r2_sum_carry__0_i_1_n_0\,
      S(2) => \r2_sum_carry__0_i_2_n_0\,
      S(1) => \r2_sum_carry__0_i_3_n_0\,
      S(0) => \r2_sum_carry__0_i_4_n_0\
    );
\r2_sum_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(25),
      I1 => r1_reg(25),
      O => \r2_sum_carry__0_i_1_n_0\
    );
\r2_sum_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(24),
      I1 => r1_reg(24),
      O => \r2_sum_carry__0_i_2_n_0\
    );
\r2_sum_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(23),
      I1 => r1_reg(23),
      O => \r2_sum_carry__0_i_3_n_0\
    );
\r2_sum_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(22),
      I1 => r1_reg(22),
      O => \r2_sum_carry__0_i_4_n_0\
    );
\r2_sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__0_n_0\,
      CO(3) => \r2_sum_carry__1_n_0\,
      CO(2) => \r2_sum_carry__1_n_1\,
      CO(1) => \r2_sum_carry__1_n_2\,
      CO(0) => \r2_sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r01_reg(29 downto 26),
      O(3 downto 0) => p_1_in(19 downto 16),
      S(3) => \r2_sum_carry__1_i_1_n_0\,
      S(2) => \r2_sum_carry__1_i_2_n_0\,
      S(1) => \r2_sum_carry__1_i_3_n_0\,
      S(0) => \r2_sum_carry__1_i_4_n_0\
    );
\r2_sum_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(29),
      I1 => r1_reg(29),
      O => \r2_sum_carry__1_i_1_n_0\
    );
\r2_sum_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(28),
      I1 => r1_reg(28),
      O => \r2_sum_carry__1_i_2_n_0\
    );
\r2_sum_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(27),
      I1 => r1_reg(27),
      O => \r2_sum_carry__1_i_3_n_0\
    );
\r2_sum_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(26),
      I1 => r1_reg(26),
      O => \r2_sum_carry__1_i_4_n_0\
    );
\r2_sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__1_n_0\,
      CO(3) => \r2_sum_carry__2_n_0\,
      CO(2) => \r2_sum_carry__2_n_1\,
      CO(1) => \r2_sum_carry__2_n_2\,
      CO(0) => \r2_sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => r01_reg(34),
      DI(2 downto 0) => r01_reg(32 downto 30),
      O(3 downto 0) => p_1_in(23 downto 20),
      S(3) => \r2_sum_carry__2_i_1_n_0\,
      S(2) => \r2_sum_carry__2_i_2_n_0\,
      S(1) => \r2_sum_carry__2_i_3_n_0\,
      S(0) => \r2_sum_carry__2_i_4_n_0\
    );
\r2_sum_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(33),
      O => \r2_sum_carry__2_i_1_n_0\
    );
\r2_sum_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(32),
      I1 => r1_reg(32),
      O => \r2_sum_carry__2_i_2_n_0\
    );
\r2_sum_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(31),
      I1 => r1_reg(31),
      O => \r2_sum_carry__2_i_3_n_0\
    );
\r2_sum_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(30),
      I1 => r1_reg(30),
      O => \r2_sum_carry__2_i_4_n_0\
    );
\r2_sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r2_sum_carry__2_n_0\,
      CO(3 downto 0) => \NLW_r2_sum_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r2_sum_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_1_in(24),
      S(3 downto 1) => B"000",
      S(0) => \r2_sum_carry__3_i_1_n_0\
    );
\r2_sum_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(34),
      O => \r2_sum_carry__3_i_1_n_0\
    );
r2_sum_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(21),
      I1 => r1_reg(21),
      O => r2_sum_carry_i_1_n_0
    );
r2_sum_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(20),
      I1 => r1_reg(20),
      O => r2_sum_carry_i_2_n_0
    );
r2_sum_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(19),
      O => r2_sum_carry_i_3_n_0
    );
r2_sum_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r01_reg(34),
      I1 => r1_reg(18),
      O => r2_sum_carry_i_4_n_0
    );
\r3_reg_dsp1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(0),
      Q => r3_reg_dsp1(0),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(1),
      Q => r3_reg_dsp1(1),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(2),
      Q => r3_reg_dsp1(2),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(3),
      Q => r3_reg_dsp1(3),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(4),
      Q => r3_reg_dsp1(4),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(5),
      Q => r3_reg_dsp1(5),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(6),
      Q => r3_reg_dsp1(6),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(7),
      Q => r3_reg_dsp1(7),
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(8),
      Q => \r3_reg_dsp3_reg_n_0_[0]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(18),
      Q => \r3_reg_dsp3_reg_n_0_[10]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(19),
      Q => \r3_reg_dsp3_reg_n_0_[11]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(20),
      Q => \r3_reg_dsp3_reg_n_0_[12]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(21),
      Q => \r3_reg_dsp3_reg_n_0_[13]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(22),
      Q => \r3_reg_dsp3_reg_n_0_[14]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(23),
      Q => \r3_reg_dsp3_reg_n_0_[15]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(24),
      Q => \r3_reg_dsp3_reg_n_0_[16]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(9),
      Q => \r3_reg_dsp3_reg_n_0_[1]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(10),
      Q => \r3_reg_dsp3_reg_n_0_[2]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(11),
      Q => \r3_reg_dsp3_reg_n_0_[3]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(12),
      Q => \r3_reg_dsp3_reg_n_0_[4]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(13),
      Q => \r3_reg_dsp3_reg_n_0_[5]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(14),
      Q => \r3_reg_dsp3_reg_n_0_[6]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(15),
      Q => \r3_reg_dsp3_reg_n_0_[7]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(16),
      Q => \r3_reg_dsp3_reg_n_0_[8]\,
      R => pp_mult_i_2_n_0
    );
\r3_reg_dsp3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => A(17),
      Q => \r3_reg_dsp3_reg_n_0_[9]\,
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[0]\,
      Q => r3_shr(0),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[10]\,
      Q => r3_shr(10),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[11]\,
      Q => r3_shr(11),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[12]\,
      Q => r3_shr(12),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[13]\,
      Q => r3_shr(13),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[14]\,
      Q => r3_shr(14),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[15]\,
      Q => r3_shr(15),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[16]\,
      Q => r3_shr(16),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[1]\,
      Q => r3_shr(1),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[2]\,
      Q => r3_shr(2),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[3]\,
      Q => r3_shr(3),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[4]\,
      Q => r3_shr(4),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[5]\,
      Q => r3_shr(5),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[6]\,
      Q => r3_shr(6),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[7]\,
      Q => r3_shr(7),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[8]\,
      Q => r3_shr(8),
      R => pp_mult_i_2_n_0
    );
\r3_shr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r3_reg_dsp3_reg_n_0_[9]\,
      Q => r3_shr(9),
      R => pp_mult_i_2_n_0
    );
\r3_sum__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r3_sum__2_carry_n_0\,
      CO(2) => \r3_sum__2_carry_n_1\,
      CO(1) => \r3_sum__2_carry_n_2\,
      CO(0) => \r3_sum__2_carry_n_3\,
      CYINIT => r3_sum10_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(4 downto 1)
    );
\r3_sum__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry_n_0\,
      CO(3) => \r3_sum__2_carry__0_n_0\,
      CO(2) => \r3_sum__2_carry__0_n_1\,
      CO(1) => \r3_sum__2_carry__0_n_2\,
      CO(0) => \r3_sum__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(8 downto 5)
    );
\r3_sum__2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_97,
      O => r3_sum10_in(8)
    );
\r3_sum__2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_98,
      O => r3_sum10_in(7)
    );
\r3_sum__2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_99,
      O => r3_sum10_in(6)
    );
\r3_sum__2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_100,
      O => r3_sum10_in(5)
    );
\r3_sum__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__0_n_0\,
      CO(3) => \r3_sum__2_carry__1_n_0\,
      CO(2) => \r3_sum__2_carry__1_n_1\,
      CO(1) => \r3_sum__2_carry__1_n_2\,
      CO(0) => \r3_sum__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(12 downto 9)
    );
\r3_sum__2_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__9_n_0\,
      CO(3) => \r3_sum__2_carry__10_n_0\,
      CO(2) => \r3_sum__2_carry__10_n_1\,
      CO(1) => \r3_sum__2_carry__10_n_2\,
      CO(0) => \r3_sum__2_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__10_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__10_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__10_i_3_n_0\,
      DI(0) => \r3_sum__2_carry__10_i_4_n_0\,
      O(3 downto 0) => A(23 downto 20),
      S(3) => \r3_sum__2_carry__10_i_5_n_0\,
      S(2) => \r3_sum__2_carry__10_i_6_n_0\,
      S(1) => \r3_sum__2_carry__10_i_7_n_0\,
      S(0) => \r3_sum__2_carry__10_i_8_n_0\
    );
\r3_sum__2_carry__10_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[13]\,
      I1 => r3_sum11_in(46),
      I2 => \r3_reg_dsp3_reg_n_0_[14]\,
      I3 => r3_sum11_in(47),
      O => \r3_sum__2_carry__10_i_1_n_0\
    );
\r3_sum__2_carry__10_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[12]\,
      I1 => r3_sum11_in(45),
      I2 => \r3_reg_dsp3_reg_n_0_[13]\,
      I3 => r3_sum11_in(46),
      O => \r3_sum__2_carry__10_i_2_n_0\
    );
\r3_sum__2_carry__10_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[11]\,
      I1 => r3_sum11_in(44),
      I2 => \r3_reg_dsp3_reg_n_0_[12]\,
      I3 => r3_sum11_in(45),
      O => \r3_sum__2_carry__10_i_3_n_0\
    );
\r3_sum__2_carry__10_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[10]\,
      I1 => r3_sum11_in(43),
      I2 => \r3_reg_dsp3_reg_n_0_[11]\,
      I3 => r3_sum11_in(44),
      O => \r3_sum__2_carry__10_i_4_n_0\
    );
\r3_sum__2_carry__10_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(46),
      I1 => \r3_reg_dsp3_reg_n_0_[13]\,
      I2 => r3_sum11_in(48),
      I3 => \r3_reg_dsp3_reg_n_0_[15]\,
      I4 => r3_sum11_in(47),
      I5 => \r3_reg_dsp3_reg_n_0_[14]\,
      O => \r3_sum__2_carry__10_i_5_n_0\
    );
\r3_sum__2_carry__10_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(45),
      I1 => \r3_reg_dsp3_reg_n_0_[12]\,
      I2 => r3_sum11_in(47),
      I3 => \r3_reg_dsp3_reg_n_0_[14]\,
      I4 => r3_sum11_in(46),
      I5 => \r3_reg_dsp3_reg_n_0_[13]\,
      O => \r3_sum__2_carry__10_i_6_n_0\
    );
\r3_sum__2_carry__10_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(44),
      I1 => \r3_reg_dsp3_reg_n_0_[11]\,
      I2 => r3_sum11_in(46),
      I3 => \r3_reg_dsp3_reg_n_0_[13]\,
      I4 => r3_sum11_in(45),
      I5 => \r3_reg_dsp3_reg_n_0_[12]\,
      O => \r3_sum__2_carry__10_i_7_n_0\
    );
\r3_sum__2_carry__10_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(43),
      I1 => \r3_reg_dsp3_reg_n_0_[10]\,
      I2 => r3_sum11_in(45),
      I3 => \r3_reg_dsp3_reg_n_0_[12]\,
      I4 => r3_sum11_in(44),
      I5 => \r3_reg_dsp3_reg_n_0_[11]\,
      O => \r3_sum__2_carry__10_i_8_n_0\
    );
\r3_sum__2_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__10_n_0\,
      CO(3 downto 0) => \NLW_r3_sum__2_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r3_sum__2_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => A(24),
      S(3 downto 1) => B"000",
      S(0) => \r3_sum__2_carry__11_i_1_n_0\
    );
\r3_sum__2_carry__11_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => r3_sum11_in(47),
      I1 => \r3_reg_dsp3_reg_n_0_[14]\,
      I2 => r3_sum11_in(49),
      I3 => \r3_reg_dsp3_reg_n_0_[16]\,
      I4 => r3_sum11_in(48),
      I5 => \r3_reg_dsp3_reg_n_0_[15]\,
      O => \r3_sum__2_carry__11_i_1_n_0\
    );
\r3_sum__2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_93,
      O => r3_sum10_in(12)
    );
\r3_sum__2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_94,
      O => r3_sum10_in(11)
    );
\r3_sum__2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_95,
      O => r3_sum10_in(10)
    );
\r3_sum__2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_96,
      O => r3_sum10_in(9)
    );
\r3_sum__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__1_n_0\,
      CO(3) => \r3_sum__2_carry__2_n_0\,
      CO(2) => \r3_sum__2_carry__2_n_1\,
      CO(1) => \r3_sum__2_carry__2_n_2\,
      CO(0) => \r3_sum__2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(16 downto 13)
    );
\r3_sum__2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_89,
      O => r3_sum10_in(16)
    );
\r3_sum__2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_90,
      O => r3_sum10_in(15)
    );
\r3_sum__2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_91,
      O => r3_sum10_in(14)
    );
\r3_sum__2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_92,
      O => r3_sum10_in(13)
    );
\r3_sum__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__2_n_0\,
      CO(3) => \r3_sum__2_carry__3_n_0\,
      CO(2) => \r3_sum__2_carry__3_n_1\,
      CO(1) => \r3_sum__2_carry__3_n_2\,
      CO(0) => \r3_sum__2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(20 downto 17)
    );
\r3_sum__2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_85,
      O => r3_sum10_in(20)
    );
\r3_sum__2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_86,
      O => r3_sum10_in(19)
    );
\r3_sum__2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_87,
      O => r3_sum10_in(18)
    );
\r3_sum__2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_88,
      O => r3_sum10_in(17)
    );
\r3_sum__2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__3_n_0\,
      CO(3) => \r3_sum__2_carry__4_n_0\,
      CO(2) => \r3_sum__2_carry__4_n_1\,
      CO(1) => \r3_sum__2_carry__4_n_2\,
      CO(0) => \r3_sum__2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r3_sum__2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => r3_sum10_in(24 downto 21)
    );
\r3_sum__2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_81,
      O => r3_sum10_in(24)
    );
\r3_sum__2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_82,
      O => r3_sum10_in(23)
    );
\r3_sum__2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_83,
      O => r3_sum10_in(22)
    );
\r3_sum__2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_84,
      O => r3_sum10_in(21)
    );
\r3_sum__2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__4_n_0\,
      CO(3) => \r3_sum__2_carry__5_n_0\,
      CO(2) => \r3_sum__2_carry__5_n_1\,
      CO(1) => \r3_sum__2_carry__5_n_2\,
      CO(0) => \r3_sum__2_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__5_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__5_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__5_i_3_n_0\,
      DI(0) => r3_sum11_in(25),
      O(3 downto 0) => A(3 downto 0),
      S(3) => \r3_sum__2_carry__5_i_4_n_0\,
      S(2) => \r3_sum__2_carry__5_i_5_n_0\,
      S(1) => \r3_sum__2_carry__5_i_6_n_0\,
      S(0) => \r3_sum__2_carry__5_i_7_n_0\
    );
\r3_sum__2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_78,
      I1 => r3_reg_dsp1(2),
      I2 => r3_sum11_in(27),
      O => \r3_sum__2_carry__5_i_1_n_0\
    );
\r3_sum__2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_79,
      I1 => r3_reg_dsp1(1),
      I2 => r3_sum11_in(26),
      O => \r3_sum__2_carry__5_i_2_n_0\
    );
\r3_sum__2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r3_sum11_in(26),
      I1 => r3_reg_dsp1(1),
      I2 => aa_mult_n_79,
      O => \r3_sum__2_carry__5_i_3_n_0\
    );
\r3_sum__2_carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_77,
      I1 => r3_reg_dsp1(3),
      I2 => r3_sum11_in(28),
      I3 => \r3_sum__2_carry__5_i_1_n_0\,
      O => \r3_sum__2_carry__5_i_4_n_0\
    );
\r3_sum__2_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_78,
      I1 => r3_reg_dsp1(2),
      I2 => r3_sum11_in(27),
      I3 => \r3_sum__2_carry__5_i_2_n_0\,
      O => \r3_sum__2_carry__5_i_5_n_0\
    );
\r3_sum__2_carry__5_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => aa_mult_n_79,
      I1 => r3_reg_dsp1(1),
      I2 => r3_sum11_in(26),
      I3 => aa_mult_n_80,
      I4 => r3_reg_dsp1(0),
      O => \r3_sum__2_carry__5_i_6_n_0\
    );
\r3_sum__2_carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r3_reg_dsp1(0),
      I1 => aa_mult_n_80,
      I2 => r3_sum11_in(25),
      O => \r3_sum__2_carry__5_i_7_n_0\
    );
\r3_sum__2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__5_n_0\,
      CO(3) => \r3_sum__2_carry__6_n_0\,
      CO(2) => \r3_sum__2_carry__6_n_1\,
      CO(1) => \r3_sum__2_carry__6_n_2\,
      CO(0) => \r3_sum__2_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__6_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__6_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__6_i_3_n_0\,
      DI(0) => \r3_sum__2_carry__6_i_4_n_0\,
      O(3 downto 0) => A(7 downto 4),
      S(3) => \r3_sum__2_carry__6_i_5_n_0\,
      S(2) => \r3_sum__2_carry__6_i_6_n_0\,
      S(1) => \r3_sum__2_carry__6_i_7_n_0\,
      S(0) => \r3_sum__2_carry__6_i_8_n_0\
    );
\r3_sum__2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_74,
      I1 => r3_reg_dsp1(6),
      I2 => r3_sum11_in(31),
      O => \r3_sum__2_carry__6_i_1_n_0\
    );
\r3_sum__2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_75,
      I1 => r3_reg_dsp1(5),
      I2 => r3_sum11_in(30),
      O => \r3_sum__2_carry__6_i_2_n_0\
    );
\r3_sum__2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_76,
      I1 => r3_reg_dsp1(4),
      I2 => r3_sum11_in(29),
      O => \r3_sum__2_carry__6_i_3_n_0\
    );
\r3_sum__2_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_77,
      I1 => r3_reg_dsp1(3),
      I2 => r3_sum11_in(28),
      O => \r3_sum__2_carry__6_i_4_n_0\
    );
\r3_sum__2_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_73,
      I1 => r3_reg_dsp1(7),
      I2 => r3_sum11_in(32),
      I3 => \r3_sum__2_carry__6_i_1_n_0\,
      O => \r3_sum__2_carry__6_i_5_n_0\
    );
\r3_sum__2_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_74,
      I1 => r3_reg_dsp1(6),
      I2 => r3_sum11_in(31),
      I3 => \r3_sum__2_carry__6_i_2_n_0\,
      O => \r3_sum__2_carry__6_i_6_n_0\
    );
\r3_sum__2_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_75,
      I1 => r3_reg_dsp1(5),
      I2 => r3_sum11_in(30),
      I3 => \r3_sum__2_carry__6_i_3_n_0\,
      O => \r3_sum__2_carry__6_i_7_n_0\
    );
\r3_sum__2_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_76,
      I1 => r3_reg_dsp1(4),
      I2 => r3_sum11_in(29),
      I3 => \r3_sum__2_carry__6_i_4_n_0\,
      O => \r3_sum__2_carry__6_i_8_n_0\
    );
\r3_sum__2_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__6_n_0\,
      CO(3) => \r3_sum__2_carry__7_n_0\,
      CO(2) => \r3_sum__2_carry__7_n_1\,
      CO(1) => \r3_sum__2_carry__7_n_2\,
      CO(0) => \r3_sum__2_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__7_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__7_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__7_i_3_n_0\,
      DI(0) => \r3_sum__2_carry__7_i_4_n_0\,
      O(3 downto 0) => A(11 downto 8),
      S(3) => \r3_sum__2_carry__7_i_5_n_0\,
      S(2) => \r3_sum__2_carry__7_i_6_n_0\,
      S(1) => \r3_sum__2_carry__7_i_7_n_0\,
      S(0) => \r3_sum__2_carry__7_i_8_n_0\
    );
\r3_sum__2_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_70,
      I1 => \r3_reg_dsp3_reg_n_0_[2]\,
      I2 => r3_sum11_in(35),
      O => \r3_sum__2_carry__7_i_1_n_0\
    );
\r3_sum__2_carry__7_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_71,
      I1 => \r3_reg_dsp3_reg_n_0_[1]\,
      I2 => r3_sum11_in(34),
      O => \r3_sum__2_carry__7_i_2_n_0\
    );
\r3_sum__2_carry__7_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_72,
      I1 => \r3_reg_dsp3_reg_n_0_[0]\,
      I2 => r3_sum11_in(33),
      O => \r3_sum__2_carry__7_i_3_n_0\
    );
\r3_sum__2_carry__7_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_73,
      I1 => r3_reg_dsp1(7),
      I2 => r3_sum11_in(32),
      O => \r3_sum__2_carry__7_i_4_n_0\
    );
\r3_sum__2_carry__7_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_69,
      I1 => \r3_reg_dsp3_reg_n_0_[3]\,
      I2 => r3_sum11_in(36),
      I3 => \r3_sum__2_carry__7_i_1_n_0\,
      O => \r3_sum__2_carry__7_i_5_n_0\
    );
\r3_sum__2_carry__7_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_70,
      I1 => \r3_reg_dsp3_reg_n_0_[2]\,
      I2 => r3_sum11_in(35),
      I3 => \r3_sum__2_carry__7_i_2_n_0\,
      O => \r3_sum__2_carry__7_i_6_n_0\
    );
\r3_sum__2_carry__7_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_71,
      I1 => \r3_reg_dsp3_reg_n_0_[1]\,
      I2 => r3_sum11_in(34),
      I3 => \r3_sum__2_carry__7_i_3_n_0\,
      O => \r3_sum__2_carry__7_i_7_n_0\
    );
\r3_sum__2_carry__7_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_72,
      I1 => \r3_reg_dsp3_reg_n_0_[0]\,
      I2 => r3_sum11_in(33),
      I3 => \r3_sum__2_carry__7_i_4_n_0\,
      O => \r3_sum__2_carry__7_i_8_n_0\
    );
\r3_sum__2_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__7_n_0\,
      CO(3) => \r3_sum__2_carry__8_n_0\,
      CO(2) => \r3_sum__2_carry__8_n_1\,
      CO(1) => \r3_sum__2_carry__8_n_2\,
      CO(0) => \r3_sum__2_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__8_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__8_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__8_i_3_n_0\,
      DI(0) => \r3_sum__2_carry__8_i_4_n_0\,
      O(3 downto 0) => A(15 downto 12),
      S(3) => \r3_sum__2_carry__8_i_5_n_0\,
      S(2) => \r3_sum__2_carry__8_i_6_n_0\,
      S(1) => \r3_sum__2_carry__8_i_7_n_0\,
      S(0) => \r3_sum__2_carry__8_i_8_n_0\
    );
\r3_sum__2_carry__8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_66,
      I1 => \r3_reg_dsp3_reg_n_0_[6]\,
      I2 => r3_sum11_in(39),
      O => \r3_sum__2_carry__8_i_1_n_0\
    );
\r3_sum__2_carry__8_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_67,
      I1 => \r3_reg_dsp3_reg_n_0_[5]\,
      I2 => r3_sum11_in(38),
      O => \r3_sum__2_carry__8_i_2_n_0\
    );
\r3_sum__2_carry__8_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_68,
      I1 => \r3_reg_dsp3_reg_n_0_[4]\,
      I2 => r3_sum11_in(37),
      O => \r3_sum__2_carry__8_i_3_n_0\
    );
\r3_sum__2_carry__8_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_69,
      I1 => \r3_reg_dsp3_reg_n_0_[3]\,
      I2 => r3_sum11_in(36),
      O => \r3_sum__2_carry__8_i_4_n_0\
    );
\r3_sum__2_carry__8_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_65,
      I1 => \r3_reg_dsp3_reg_n_0_[7]\,
      I2 => r3_sum11_in(40),
      I3 => \r3_sum__2_carry__8_i_1_n_0\,
      O => \r3_sum__2_carry__8_i_5_n_0\
    );
\r3_sum__2_carry__8_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_66,
      I1 => \r3_reg_dsp3_reg_n_0_[6]\,
      I2 => r3_sum11_in(39),
      I3 => \r3_sum__2_carry__8_i_2_n_0\,
      O => \r3_sum__2_carry__8_i_6_n_0\
    );
\r3_sum__2_carry__8_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_67,
      I1 => \r3_reg_dsp3_reg_n_0_[5]\,
      I2 => r3_sum11_in(38),
      I3 => \r3_sum__2_carry__8_i_3_n_0\,
      O => \r3_sum__2_carry__8_i_7_n_0\
    );
\r3_sum__2_carry__8_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => aa_mult_n_68,
      I1 => \r3_reg_dsp3_reg_n_0_[4]\,
      I2 => r3_sum11_in(37),
      I3 => \r3_sum__2_carry__8_i_4_n_0\,
      O => \r3_sum__2_carry__8_i_8_n_0\
    );
\r3_sum__2_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r3_sum__2_carry__8_n_0\,
      CO(3) => \r3_sum__2_carry__9_n_0\,
      CO(2) => \r3_sum__2_carry__9_n_1\,
      CO(1) => \r3_sum__2_carry__9_n_2\,
      CO(0) => \r3_sum__2_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \r3_sum__2_carry__9_i_1_n_0\,
      DI(2) => \r3_sum__2_carry__9_i_2_n_0\,
      DI(1) => \r3_sum__2_carry__9_i_3_n_0\,
      DI(0) => \r3_sum__2_carry__9_i_4_n_0\,
      O(3 downto 0) => A(19 downto 16),
      S(3) => \r3_sum__2_carry__9_i_5_n_0\,
      S(2) => \r3_sum__2_carry__9_i_6_n_0\,
      S(1) => \r3_sum__2_carry__9_i_7_n_0\,
      S(0) => \r3_sum__2_carry__9_i_8_n_0\
    );
\r3_sum__2_carry__9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => aa_mult_n_63,
      I1 => \r3_reg_dsp3_reg_n_0_[9]\,
      I2 => \r3_reg_dsp3_reg_n_0_[10]\,
      I3 => r3_sum11_in(43),
      O => \r3_sum__2_carry__9_i_1_n_0\
    );
\r3_sum__2_carry__9_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => \r3_reg_dsp3_reg_n_0_[9]\,
      I2 => aa_mult_n_63,
      O => \r3_sum__2_carry__9_i_2_n_0\
    );
\r3_sum__2_carry__9_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[9]\,
      I1 => aa_mult_n_63,
      I2 => r3_sum11_in(42),
      O => \r3_sum__2_carry__9_i_3_n_0\
    );
\r3_sum__2_carry__9_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => aa_mult_n_65,
      I1 => \r3_reg_dsp3_reg_n_0_[7]\,
      I2 => r3_sum11_in(40),
      O => \r3_sum__2_carry__9_i_4_n_0\
    );
\r3_sum__2_carry__9_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \r3_reg_dsp3_reg_n_0_[9]\,
      I1 => aa_mult_n_63,
      I2 => r3_sum11_in(44),
      I3 => \r3_reg_dsp3_reg_n_0_[11]\,
      I4 => r3_sum11_in(43),
      I5 => \r3_reg_dsp3_reg_n_0_[10]\,
      O => \r3_sum__2_carry__9_i_5_n_0\
    );
\r3_sum__2_carry__9_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"963C3C69"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => r3_sum11_in(43),
      I2 => \r3_reg_dsp3_reg_n_0_[10]\,
      I3 => \r3_reg_dsp3_reg_n_0_[9]\,
      I4 => aa_mult_n_63,
      O => \r3_sum__2_carry__9_i_6_n_0\
    );
\r3_sum__2_carry__9_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => r3_sum11_in(42),
      I1 => aa_mult_n_63,
      I2 => \r3_reg_dsp3_reg_n_0_[9]\,
      I3 => r3_sum11_in(41),
      I4 => \r3_reg_dsp3_reg_n_0_[8]\,
      I5 => aa_mult_n_64,
      O => \r3_sum__2_carry__9_i_7_n_0\
    );
\r3_sum__2_carry__9_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r3_sum__2_carry__9_i_4_n_0\,
      I1 => aa_mult_n_64,
      I2 => \r3_reg_dsp3_reg_n_0_[8]\,
      I3 => r3_sum11_in(41),
      O => \r3_sum__2_carry__9_i_8_n_0\
    );
\r3_sum__2_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_105,
      O => r3_sum10_in(0)
    );
\r3_sum__2_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_101,
      O => r3_sum10_in(4)
    );
\r3_sum__2_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_102,
      O => r3_sum10_in(3)
    );
\r3_sum__2_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_103,
      O => r3_sum10_in(2)
    );
\r3_sum__2_carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_mult_n_104,
      O => r3_sum10_in(1)
    );
r5_reg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r5_reg1_carry_n_0,
      CO(2) => r5_reg1_carry_n_1,
      CO(1) => r5_reg1_carry_n_2,
      CO(0) => r5_reg1_carry_n_3,
      CYINIT => '0',
      DI(3) => r5_reg1_carry_i_1_n_0,
      DI(2) => r5_reg1_carry_i_2_n_0,
      DI(1) => r5_reg1_carry_i_3_n_0,
      DI(0) => r5_reg1_carry_i_4_n_0,
      O(3 downto 0) => NLW_r5_reg1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => r5_reg1_carry_i_5_n_0,
      S(0) => r5_reg1_carry_i_6_n_0
    );
\r5_reg1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r5_reg1_carry_n_0,
      CO(3) => \r5_reg1_carry__0_n_0\,
      CO(2) => \r5_reg1_carry__0_n_1\,
      CO(1) => \r5_reg1_carry__0_n_2\,
      CO(0) => \r5_reg1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \r5_reg1_carry__0_i_1_n_0\,
      DI(2) => \r5_reg1_carry__0_i_2_n_0\,
      DI(1) => \r5_reg1_carry__0_i_3_n_0\,
      DI(0) => \r5_reg1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_1_n_0\
    );
\r5_reg1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_2_n_0\
    );
\r5_reg1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_3_n_0\
    );
\r5_reg1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__0_i_4_n_0\
    );
\r5_reg1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_carry__0_n_0\,
      CO(3) => \r5_reg1_carry__1_n_0\,
      CO(2) => \r5_reg1_carry__1_n_1\,
      CO(1) => \r5_reg1_carry__1_n_2\,
      CO(0) => \r5_reg1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \r5_reg1_carry__1_i_1_n_0\,
      DI(2) => \r5_reg1_carry__1_i_2_n_0\,
      DI(1) => \r5_reg1_carry__1_i_3_n_0\,
      DI(0) => \r5_reg1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => r5_reg20,
      S(2) => r5_reg20,
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_1_n_0\
    );
\r5_reg1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_2_n_0\
    );
\r5_reg1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_3_n_0\
    );
\r5_reg1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__1_i_4_n_0\
    );
\r5_reg1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_r5_reg1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => r5_reg1,
      CO(0) => \r5_reg1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r5_reg1_carry__2_i_1_n_0\,
      O(3 downto 0) => \NLW_r5_reg1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r5_reg20,
      S(0) => r5_reg20
    );
\r5_reg1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => \r5_reg1_carry__2_i_1_n_0\
    );
r5_reg1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => r5_reg1_carry_i_1_n_0
    );
r5_reg1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r5_reg20,
      O => r5_reg1_carry_i_2_n_0
    );
r5_reg1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => r5_reg1_carry_i_3_n_0
    );
r5_reg1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kk_mult_n_66,
      O => r5_reg1_carry_i_4_n_0
    );
r5_reg1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kk_mult_n_65,
      I1 => r5_reg20,
      O => r5_reg1_carry_i_5_n_0
    );
r5_reg1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => kk_mult_n_66,
      I1 => kk_mult_n_67,
      O => r5_reg1_carry_i_6_n_0
    );
\r5_reg1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r5_reg1_inferred__0/i__carry_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => \i__carry_i_1__5_n_0\,
      DI(0) => kk_mult_n_66,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__4_n_0\,
      S(2) => \i__carry_i_3__4_n_0\,
      S(1) => \i__carry_i_4__9_n_0\,
      S(0) => \i__carry_i_5_n_0\
    );
\r5_reg1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry_n_0\,
      CO(3) => \r5_reg1_inferred__0/i__carry__0_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry__0_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry__0_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => r5_reg20,
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\r5_reg1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry__0_n_0\,
      CO(3) => \r5_reg1_inferred__0/i__carry__1_n_0\,
      CO(2) => \r5_reg1_inferred__0/i__carry__1_n_1\,
      CO(1) => \r5_reg1_inferred__0/i__carry__1_n_2\,
      CO(0) => \r5_reg1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => r5_reg20,
      DI(2) => r5_reg20,
      DI(1) => r5_reg20,
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__4_n_0\,
      S(2) => \i__carry__1_i_2__4_n_0\,
      S(1) => \i__carry__1_i_3__4_n_0\,
      S(0) => \i__carry__1_i_4__3_n_0\
    );
\r5_reg1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r5_reg1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_r5_reg1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => r5_reg10_in,
      CO(0) => \r5_reg1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r5_reg20,
      O(3 downto 0) => \NLW_r5_reg1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_1__3_n_0\,
      S(0) => \i__carry__2_i_2__3_n_0\
    );
\r5_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_81,
      O => \r5_reg[0]_i_1_n_0\
    );
\r5_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_71,
      O => \r5_reg[10]_i_1_n_0\
    );
\r5_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_70,
      O => \r5_reg[11]_i_1_n_0\
    );
\r5_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_69,
      O => \r5_reg[12]_i_1_n_0\
    );
\r5_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_68,
      O => \r5_reg[13]_i_1_n_0\
    );
\r5_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_67,
      O => \r5_reg[14]_i_1_n_0\
    );
\r5_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => kk_mult_n_66,
      I1 => r5_reg1,
      I2 => r5_reg10_in,
      O => \r5_reg[15]_i_1_n_0\
    );
\r5_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_80,
      O => \r5_reg[1]_i_1_n_0\
    );
\r5_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_79,
      O => \r5_reg[2]_i_1_n_0\
    );
\r5_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_78,
      O => \r5_reg[3]_i_1_n_0\
    );
\r5_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_77,
      O => \r5_reg[4]_i_1_n_0\
    );
\r5_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_76,
      O => \r5_reg[5]_i_1_n_0\
    );
\r5_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_75,
      O => \r5_reg[6]_i_1_n_0\
    );
\r5_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_74,
      O => \r5_reg[7]_i_1_n_0\
    );
\r5_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_73,
      O => \r5_reg[8]_i_1_n_0\
    );
\r5_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r5_reg10_in,
      I1 => r5_reg1,
      I2 => kk_mult_n_72,
      O => \r5_reg[9]_i_1_n_0\
    );
\r5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[0]_i_1_n_0\,
      Q => r5_reg(0),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[10]_i_1_n_0\,
      Q => r5_reg(10),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[11]_i_1_n_0\,
      Q => r5_reg(11),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[12]_i_1_n_0\,
      Q => r5_reg(12),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[13]_i_1_n_0\,
      Q => r5_reg(13),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[14]_i_1_n_0\,
      Q => r5_reg(14),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[15]_i_1_n_0\,
      Q => r5_reg(15),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[1]_i_1_n_0\,
      Q => r5_reg(1),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[2]_i_1_n_0\,
      Q => r5_reg(2),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[3]_i_1_n_0\,
      Q => r5_reg(3),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[4]_i_1_n_0\,
      Q => r5_reg(4),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[5]_i_1_n_0\,
      Q => r5_reg(5),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[6]_i_1_n_0\,
      Q => r5_reg(6),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[7]_i_1_n_0\,
      Q => r5_reg(7),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[8]_i_1_n_0\,
      Q => r5_reg(8),
      R => pp_mult_i_2_n_0
    );
\r5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \r5_reg[9]_i_1_n_0\,
      Q => r5_reg(9),
      R => pp_mult_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_trigger is
  port (
    \m_axis_tdata_reg[15]\ : out STD_LOGIC;
    \m_axis_tdata_reg[14]\ : out STD_LOGIC;
    \m_axis_tdata_reg[13]\ : out STD_LOGIC;
    \m_axis_tdata_reg[12]\ : out STD_LOGIC;
    \m_axis_tdata_reg[11]\ : out STD_LOGIC;
    \m_axis_tdata_reg[10]\ : out STD_LOGIC;
    \m_axis_tdata_reg[9]\ : out STD_LOGIC;
    \m_axis_tdata_reg[8]\ : out STD_LOGIC;
    \m_axis_tdata_reg[7]\ : out STD_LOGIC;
    \m_axis_tdata_reg[6]\ : out STD_LOGIC;
    \m_axis_tdata_reg[5]\ : out STD_LOGIC;
    \m_axis_tdata_reg[4]\ : out STD_LOGIC;
    \m_axis_tdata_reg[3]\ : out STD_LOGIC;
    \m_axis_tdata_reg[2]\ : out STD_LOGIC;
    \m_axis_tdata_reg[1]\ : out STD_LOGIC;
    \m_axis_tdata_reg[0]\ : out STD_LOGIC;
    trig_detect_reg_0 : out STD_LOGIC;
    trig_tvalid : out STD_LOGIC;
    m_axis_tvalid0 : out STD_LOGIC;
    osc2_trig_op : out STD_LOGIC;
    \m_axis_tdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    dec_tvalid : in STD_LOGIC;
    trig_detect_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    osc2_trig_op_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_trigger : entity is "osc_trigger";
end system_rp_oscilloscope_0_osc_trigger;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_trigger is
  signal axis_tvalid_p1 : STD_LOGIC;
  signal trig_detect_p1 : STD_LOGIC;
  signal \^trig_detect_reg_0\ : STD_LOGIC;
  signal \^trig_tvalid\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \m_axis_tdata_reg[0]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name : string;
  attribute srl_name of \m_axis_tdata_reg[0]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[0]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[10]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[10]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[10]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[11]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[11]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[11]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[12]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[12]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[12]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[13]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[13]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[13]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[14]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[14]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[14]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[15]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[15]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[15]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[1]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[1]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[1]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[2]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[2]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[2]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[3]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[3]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[3]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[4]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[4]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[4]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[5]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[5]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[5]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[6]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[6]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[6]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[7]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[7]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[7]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[8]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[8]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[8]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[9]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[9]_srl2\ : label is "\inst/U_osc2/U_osc_trigger/m_axis_tdata_reg[9]_srl2 ";
begin
  trig_detect_reg_0 <= \^trig_detect_reg_0\;
  trig_tvalid <= \^trig_tvalid\;
axis_tvalid_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => dec_tvalid,
      Q => axis_tvalid_p1,
      R => '0'
    );
\m_axis_tdata_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(0),
      Q => \m_axis_tdata_reg[0]\
    );
\m_axis_tdata_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(10),
      Q => \m_axis_tdata_reg[10]\
    );
\m_axis_tdata_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(11),
      Q => \m_axis_tdata_reg[11]\
    );
\m_axis_tdata_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(12),
      Q => \m_axis_tdata_reg[12]\
    );
\m_axis_tdata_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(13),
      Q => \m_axis_tdata_reg[13]\
    );
\m_axis_tdata_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(14),
      Q => \m_axis_tdata_reg[14]\
    );
\m_axis_tdata_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(15),
      Q => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(1),
      Q => \m_axis_tdata_reg[1]\
    );
\m_axis_tdata_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(2),
      Q => \m_axis_tdata_reg[2]\
    );
\m_axis_tdata_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(3),
      Q => \m_axis_tdata_reg[3]\
    );
\m_axis_tdata_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(4),
      Q => \m_axis_tdata_reg[4]\
    );
\m_axis_tdata_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(5),
      Q => \m_axis_tdata_reg[5]\
    );
\m_axis_tdata_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(6),
      Q => \m_axis_tdata_reg[6]\
    );
\m_axis_tdata_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(7),
      Q => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(8),
      Q => \m_axis_tdata_reg[8]\
    );
\m_axis_tdata_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc2_aclk,
      D => \m_axis_tdata_reg[15]_0\(9),
      Q => \m_axis_tdata_reg[9]\
    );
\m_axis_tvalid_i_1__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trig_tvalid\,
      I1 => m_axis_tvalid_reg_0,
      O => m_axis_tvalid0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => axis_tvalid_p1,
      Q => \^trig_tvalid\,
      R => '0'
    );
osc2_trig_op_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => osc2_trig_op_0,
      I1 => \^trig_detect_reg_0\,
      I2 => trig_detect_p1,
      O => osc2_trig_op
    );
trig_detect_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \^trig_detect_reg_0\,
      Q => trig_detect_p1,
      R => '0'
    );
trig_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => trig_detect_reg_1,
      Q => \^trig_detect_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_trigger_16 is
  port (
    \m_axis_tdata_reg[15]\ : out STD_LOGIC;
    \m_axis_tdata_reg[14]\ : out STD_LOGIC;
    \m_axis_tdata_reg[13]\ : out STD_LOGIC;
    \m_axis_tdata_reg[12]\ : out STD_LOGIC;
    \m_axis_tdata_reg[11]\ : out STD_LOGIC;
    \m_axis_tdata_reg[10]\ : out STD_LOGIC;
    \m_axis_tdata_reg[9]\ : out STD_LOGIC;
    \m_axis_tdata_reg[8]\ : out STD_LOGIC;
    \m_axis_tdata_reg[7]\ : out STD_LOGIC;
    \m_axis_tdata_reg[6]\ : out STD_LOGIC;
    \m_axis_tdata_reg[5]\ : out STD_LOGIC;
    \m_axis_tdata_reg[4]\ : out STD_LOGIC;
    \m_axis_tdata_reg[3]\ : out STD_LOGIC;
    \m_axis_tdata_reg[2]\ : out STD_LOGIC;
    \m_axis_tdata_reg[1]\ : out STD_LOGIC;
    \m_axis_tdata_reg[0]\ : out STD_LOGIC;
    trig_detect_reg_0 : out STD_LOGIC;
    trig_tvalid : out STD_LOGIC;
    m_axis_tvalid0 : out STD_LOGIC;
    osc1_trig_op : out STD_LOGIC;
    \m_axis_tdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    dec_tvalid : in STD_LOGIC;
    trig_detect_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    osc1_trig_op_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_trigger_16 : entity is "osc_trigger";
end system_rp_oscilloscope_0_osc_trigger_16;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_trigger_16 is
  signal axis_tvalid_p1 : STD_LOGIC;
  signal trig_detect_p1 : STD_LOGIC;
  signal \^trig_detect_reg_0\ : STD_LOGIC;
  signal \^trig_tvalid\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \m_axis_tdata_reg[0]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name : string;
  attribute srl_name of \m_axis_tdata_reg[0]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[0]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[10]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[10]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[10]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[11]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[11]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[11]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[12]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[12]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[12]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[13]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[13]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[13]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[14]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[14]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[14]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[15]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[15]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[15]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[1]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[1]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[1]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[2]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[2]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[2]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[3]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[3]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[3]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[4]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[4]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[4]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[5]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[5]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[5]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[6]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[6]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[6]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[7]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[7]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[7]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[8]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[8]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[8]_srl2 ";
  attribute srl_bus_name of \m_axis_tdata_reg[9]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg ";
  attribute srl_name of \m_axis_tdata_reg[9]_srl2\ : label is "\inst/U_osc1/U_osc_trigger/m_axis_tdata_reg[9]_srl2 ";
begin
  trig_detect_reg_0 <= \^trig_detect_reg_0\;
  trig_tvalid <= \^trig_tvalid\;
axis_tvalid_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => dec_tvalid,
      Q => axis_tvalid_p1,
      R => '0'
    );
\m_axis_tdata_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(0),
      Q => \m_axis_tdata_reg[0]\
    );
\m_axis_tdata_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(10),
      Q => \m_axis_tdata_reg[10]\
    );
\m_axis_tdata_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(11),
      Q => \m_axis_tdata_reg[11]\
    );
\m_axis_tdata_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(12),
      Q => \m_axis_tdata_reg[12]\
    );
\m_axis_tdata_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(13),
      Q => \m_axis_tdata_reg[13]\
    );
\m_axis_tdata_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(14),
      Q => \m_axis_tdata_reg[14]\
    );
\m_axis_tdata_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(15),
      Q => \m_axis_tdata_reg[15]\
    );
\m_axis_tdata_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(1),
      Q => \m_axis_tdata_reg[1]\
    );
\m_axis_tdata_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(2),
      Q => \m_axis_tdata_reg[2]\
    );
\m_axis_tdata_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(3),
      Q => \m_axis_tdata_reg[3]\
    );
\m_axis_tdata_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(4),
      Q => \m_axis_tdata_reg[4]\
    );
\m_axis_tdata_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(5),
      Q => \m_axis_tdata_reg[5]\
    );
\m_axis_tdata_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(6),
      Q => \m_axis_tdata_reg[6]\
    );
\m_axis_tdata_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(7),
      Q => \m_axis_tdata_reg[7]\
    );
\m_axis_tdata_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(8),
      Q => \m_axis_tdata_reg[8]\
    );
\m_axis_tdata_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_osc1_aclk,
      D => \m_axis_tdata_reg[15]_0\(9),
      Q => \m_axis_tdata_reg[9]\
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trig_tvalid\,
      I1 => m_axis_tvalid_reg_0,
      O => m_axis_tvalid0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => axis_tvalid_p1,
      Q => \^trig_tvalid\,
      R => '0'
    );
osc1_trig_op_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => osc1_trig_op_0,
      I1 => \^trig_detect_reg_0\,
      I2 => trig_detect_p1,
      O => osc1_trig_op
    );
trig_detect_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \^trig_detect_reg_0\,
      Q => trig_detect_p1,
      R => '0'
    );
trig_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => trig_detect_reg_1,
      Q => \^trig_detect_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_dma_s2mm_upsize is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xfer_cnt_reg[3]_0\ : out STD_LOGIC;
    \mux_sel_reg[1]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axis_tvalid_reg_0 : out STD_LOGIC;
    \mux_sel_reg[2]_0\ : out STD_LOGIC;
    \mux_sel_reg[2]_1\ : out STD_LOGIC;
    \mux_sel_reg[2]_2\ : out STD_LOGIC;
    \mux_sel_reg[2]_3\ : out STD_LOGIC;
    \mux_sel_reg[2]_4\ : out STD_LOGIC;
    \mux_sel_reg[2]_5\ : out STD_LOGIC;
    \mux_sel_reg[2]_6\ : out STD_LOGIC;
    \mux_sel_reg[2]_7\ : out STD_LOGIC;
    m_axis_tvalid_reg_1 : out STD_LOGIC;
    \xfer_cnt_reg[6]_0\ : out STD_LOGIC;
    \mux_sel_reg[0]_0\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tlast_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid_reg_2 : in STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    req_we_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC;
    tlast_reg_1 : in STD_LOGIC;
    \mux_sel_reg[2]_8\ : in STD_LOGIC;
    acq_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xfer_cnt_reg[6]_1\ : in STD_LOGIC;
    acq_tlast : in STD_LOGIC;
    \upsize_buf_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[7][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_dma_s2mm_upsize : entity is "rp_dma_s2mm_upsize";
end system_rp_oscilloscope_0_rp_dma_s2mm_upsize;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_dma_s2mm_upsize is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mux_sel[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mux_sel[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mux_sel[2]_i_1__0_n_0\ : STD_LOGIC;
  signal mux_sel_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mux_sel_reg[2]_0\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_1\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_2\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_3\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_4\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_5\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_6\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_7\ : STD_LOGIC;
  signal \req_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal req_we : STD_LOGIC;
  signal \tlast_i_1__0_n_0\ : STD_LOGIC;
  signal \^tlast_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \upsize_buf[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][2]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][4]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][5]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][6]_i_4__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \upsize_buf_reg[1]_19\ : STD_LOGIC;
  signal \upsize_buf_reg[2]_18\ : STD_LOGIC;
  signal \upsize_buf_reg[3]_22\ : STD_LOGIC;
  signal \upsize_buf_reg[4]_17\ : STD_LOGIC;
  signal \upsize_buf_reg[5]_23\ : STD_LOGIC;
  signal \upsize_buf_reg[6]_21\ : STD_LOGIC;
  signal \upsize_buf_reg[7]_20\ : STD_LOGIC;
  signal upsize_lvl : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \xfer_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \xfer_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \^xfer_cnt_reg[3]_0\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_fifo_axi_data_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \U_fifo_axi_req_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_axis_tvalid_i_2__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \req_data[4]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \upsize_buf[2][7]_i_3__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \upsize_buf[3][7]_i_3__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \upsize_buf[4][7]_i_3__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \upsize_buf[5][7]_i_3__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \upsize_buf[7][7]_i_3__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \xfer_cnt[0]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \xfer_cnt[1]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \xfer_cnt[2]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \xfer_cnt[3]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \xfer_cnt[4]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_2__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_4__0\ : label is "soft_lutpair256";
begin
  E(0) <= \^e\(0);
  din(63 downto 0) <= \^din\(63 downto 0);
  \mux_sel_reg[2]_0\ <= \^mux_sel_reg[2]_0\;
  \mux_sel_reg[2]_1\ <= \^mux_sel_reg[2]_1\;
  \mux_sel_reg[2]_2\ <= \^mux_sel_reg[2]_2\;
  \mux_sel_reg[2]_3\ <= \^mux_sel_reg[2]_3\;
  \mux_sel_reg[2]_4\ <= \^mux_sel_reg[2]_4\;
  \mux_sel_reg[2]_5\ <= \^mux_sel_reg[2]_5\;
  \mux_sel_reg[2]_6\ <= \^mux_sel_reg[2]_6\;
  \mux_sel_reg[2]_7\ <= \^mux_sel_reg[2]_7\;
  tlast_reg_0(0) <= \^tlast_reg_0\(0);
  \xfer_cnt_reg[3]_0\ <= \^xfer_cnt_reg[3]_0\;
\U_fifo_axi_data_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gic0.gc0.count_reg[3]\,
      O => m_axis_tvalid_reg_1
    );
\U_fifo_axi_req_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => req_we,
      I1 => \gic0.gc0.count_reg[3]\,
      O => wr_en
    );
\m_axis_tvalid_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => tlast_reg_1,
      I1 => upsize_lvl(0),
      I2 => \mux_sel_reg[2]_8\,
      I3 => upsize_lvl(1),
      I4 => mux_sel_reg(2),
      O => m_axis_tvalid_reg_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => m_axis_tvalid_reg_2,
      Q => \^e\(0),
      R => '0'
    );
\mux_sel[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1410145014501450"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      I5 => mux_sel_reg(2),
      O => \mux_sel[0]_i_1__0_n_0\
    );
\mux_sel[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15114044"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      O => \mux_sel[1]_i_1__0_n_0\
    );
\mux_sel[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1511555540440000"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      I5 => mux_sel_reg(2),
      O => \mux_sel[2]_i_1__0_n_0\
    );
\mux_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \mux_sel[0]_i_1__0_n_0\,
      Q => upsize_lvl(0),
      R => '0'
    );
\mux_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \mux_sel[1]_i_1__0_n_0\,
      Q => upsize_lvl(1),
      R => '0'
    );
\mux_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \mux_sel[2]_i_1__0_n_0\,
      Q => mux_sel_reg(2),
      R => '0'
    );
\req_data[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      I4 => \xfer_cnt_reg_n_0_[4]\,
      O => \req_data[4]_i_1__0_n_0\
    );
\req_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[0]_i_1__0_n_0\,
      Q => Q(0),
      R => '0'
    );
\req_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[1]_i_1__0_n_0\,
      Q => Q(1),
      R => '0'
    );
\req_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[2]_i_1__0_n_0\,
      Q => Q(2),
      R => '0'
    );
\req_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[3]_i_1__0_n_0\,
      Q => Q(3),
      R => '0'
    );
\req_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \req_data[4]_i_1__0_n_0\,
      Q => Q(4),
      R => '0'
    );
\req_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[5]_i_1__0_n_0\,
      Q => Q(5),
      R => '0'
    );
\req_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \xfer_cnt[6]_i_2__0_n_0\,
      Q => Q(6),
      R => '0'
    );
\req_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \^tlast_reg_0\(0),
      Q => Q(7),
      R => '0'
    );
\req_we_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[6]\,
      I1 => \xfer_cnt_reg_n_0_[4]\,
      I2 => \xfer_cnt_reg_n_0_[5]\,
      O => \xfer_cnt_reg[6]_0\
    );
req_we_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => req_we_reg_0,
      Q => req_we,
      R => '0'
    );
\tlast_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^tlast_reg_0\(0),
      I1 => tlast_reg_1,
      I2 => acq_tlast,
      I3 => \xfer_cnt_reg[6]_1\,
      O => \tlast_i_1__0_n_0\
    );
tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \tlast_i_1__0_n_0\,
      Q => \^tlast_reg_0\(0),
      R => '0'
    );
\upsize_buf[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[0][7]_i_1__0_n_0\
    );
\upsize_buf[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[1][0]_i_1__0_n_0\
    );
\upsize_buf[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[1][1]_i_1__0_n_0\
    );
\upsize_buf[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[1][2]_i_1__0_n_0\
    );
\upsize_buf[1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[1][3]_i_1__0_n_0\
    );
\upsize_buf[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[1][4]_i_1__0_n_0\
    );
\upsize_buf[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[1][5]_i_1__0_n_0\
    );
\upsize_buf[1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[1][6]_i_1__0_n_0\
    );
\upsize_buf[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[1]_19\
    );
\upsize_buf[1][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[0][7]_i_1__0_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[1][7]_i_2__0_n_0\
    );
\upsize_buf[2][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      I2 => upsize_lvl(0),
      O => \upsize_buf_reg[2]_18\
    );
\upsize_buf[2][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => upsize_lvl(0),
      I1 => mux_sel_reg(2),
      I2 => upsize_lvl(1),
      O => \mux_sel_reg[0]_0\
    );
\upsize_buf[3][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[3][0]_i_1__0_n_0\
    );
\upsize_buf[3][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[3][1]_i_1__0_n_0\
    );
\upsize_buf[3][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[3][2]_i_1__0_n_0\
    );
\upsize_buf[3][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[3][3]_i_1__0_n_0\
    );
\upsize_buf[3][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[3][4]_i_1__0_n_0\
    );
\upsize_buf[3][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[3][5]_i_1__0_n_0\
    );
\upsize_buf[3][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[3][6]_i_1__0_n_0\
    );
\upsize_buf[3][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[3]_22\
    );
\upsize_buf[3][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[3][7]_i_3__0_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[3][7]_i_2__0_n_0\
    );
\upsize_buf[3][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[3][7]_i_3__0_n_0\
    );
\upsize_buf[4][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[4][0]_i_1__0_n_0\
    );
\upsize_buf[4][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[4][1]_i_1__0_n_0\
    );
\upsize_buf[4][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[4][2]_i_1__0_n_0\
    );
\upsize_buf[4][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[4][3]_i_1__0_n_0\
    );
\upsize_buf[4][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[4][4]_i_1__0_n_0\
    );
\upsize_buf[4][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[4][5]_i_1__0_n_0\
    );
\upsize_buf[4][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[4][6]_i_1__0_n_0\
    );
\upsize_buf[4][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => upsize_lvl(0),
      I1 => upsize_lvl(1),
      I2 => mux_sel_reg(2),
      O => \upsize_buf_reg[4]_17\
    );
\upsize_buf[4][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[4][7]_i_3__0_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[4][7]_i_2__0_n_0\
    );
\upsize_buf[4][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[4][7]_i_3__0_n_0\
    );
\upsize_buf[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[5][0]_i_1__0_n_0\
    );
\upsize_buf[5][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[5][1]_i_1__0_n_0\
    );
\upsize_buf[5][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[5][2]_i_1__0_n_0\
    );
\upsize_buf[5][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[5][3]_i_1__0_n_0\
    );
\upsize_buf[5][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[5][4]_i_1__0_n_0\
    );
\upsize_buf[5][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[5][5]_i_1__0_n_0\
    );
\upsize_buf[5][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[5][6]_i_1__0_n_0\
    );
\upsize_buf[5][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[5]_23\
    );
\upsize_buf[5][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[5][7]_i_3__0_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[5][7]_i_2__0_n_0\
    );
\upsize_buf[5][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[5][7]_i_3__0_n_0\
    );
\upsize_buf[6][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[6][0]_i_1__0_n_0\
    );
\upsize_buf[6][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[6][1]_i_1__0_n_0\
    );
\upsize_buf[6][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[6][2]_i_1__0_n_0\
    );
\upsize_buf[6][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[6][3]_i_1__0_n_0\
    );
\upsize_buf[6][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[6][4]_i_1__0_n_0\
    );
\upsize_buf[6][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[6][5]_i_1__0_n_0\
    );
\upsize_buf[6][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[6][6]_i_1__0_n_0\
    );
\upsize_buf[6][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(0),
      I2 => upsize_lvl(1),
      O => \upsize_buf_reg[6]_21\
    );
\upsize_buf[6][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[6][7]_i_3__0_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[6][7]_i_2__0_n_0\
    );
\upsize_buf[6][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(0),
      I2 => upsize_lvl(1),
      O => \upsize_buf[6][7]_i_3__0_n_0\
    );
\upsize_buf[7][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][0]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][0]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(8),
      O => \^mux_sel_reg[2]_7\
    );
\upsize_buf[7][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(0),
      I1 => \^din\(56),
      I2 => upsize_lvl(1),
      I3 => \^din\(48),
      I4 => upsize_lvl(0),
      I5 => \^din\(40),
      O => \upsize_buf[7][0]_i_3__0_n_0\
    );
\upsize_buf[7][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(32),
      I1 => \^din\(24),
      I2 => upsize_lvl(1),
      I3 => \^din\(16),
      I4 => upsize_lvl(0),
      I5 => \^din\(8),
      O => \upsize_buf[7][0]_i_4__0_n_0\
    );
\upsize_buf[7][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][1]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][1]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(9),
      O => \^mux_sel_reg[2]_6\
    );
\upsize_buf[7][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(1),
      I1 => \^din\(57),
      I2 => upsize_lvl(1),
      I3 => \^din\(49),
      I4 => upsize_lvl(0),
      I5 => \^din\(41),
      O => \upsize_buf[7][1]_i_3__0_n_0\
    );
\upsize_buf[7][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(33),
      I1 => \^din\(25),
      I2 => upsize_lvl(1),
      I3 => \^din\(17),
      I4 => upsize_lvl(0),
      I5 => \^din\(9),
      O => \upsize_buf[7][1]_i_4__0_n_0\
    );
\upsize_buf[7][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][2]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][2]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(10),
      O => \^mux_sel_reg[2]_5\
    );
\upsize_buf[7][2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(2),
      I1 => \^din\(58),
      I2 => upsize_lvl(1),
      I3 => \^din\(50),
      I4 => upsize_lvl(0),
      I5 => \^din\(42),
      O => \upsize_buf[7][2]_i_3__0_n_0\
    );
\upsize_buf[7][2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(34),
      I1 => \^din\(26),
      I2 => upsize_lvl(1),
      I3 => \^din\(18),
      I4 => upsize_lvl(0),
      I5 => \^din\(10),
      O => \upsize_buf[7][2]_i_4__0_n_0\
    );
\upsize_buf[7][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][3]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][3]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(11),
      O => \^mux_sel_reg[2]_4\
    );
\upsize_buf[7][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(3),
      I1 => \^din\(59),
      I2 => upsize_lvl(1),
      I3 => \^din\(51),
      I4 => upsize_lvl(0),
      I5 => \^din\(43),
      O => \upsize_buf[7][3]_i_3__0_n_0\
    );
\upsize_buf[7][3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(35),
      I1 => \^din\(27),
      I2 => upsize_lvl(1),
      I3 => \^din\(19),
      I4 => upsize_lvl(0),
      I5 => \^din\(11),
      O => \upsize_buf[7][3]_i_4__0_n_0\
    );
\upsize_buf[7][4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][4]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][4]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(12),
      O => \^mux_sel_reg[2]_3\
    );
\upsize_buf[7][4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(4),
      I1 => \^din\(60),
      I2 => upsize_lvl(1),
      I3 => \^din\(52),
      I4 => upsize_lvl(0),
      I5 => \^din\(44),
      O => \upsize_buf[7][4]_i_3__0_n_0\
    );
\upsize_buf[7][4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(36),
      I1 => \^din\(28),
      I2 => upsize_lvl(1),
      I3 => \^din\(20),
      I4 => upsize_lvl(0),
      I5 => \^din\(12),
      O => \upsize_buf[7][4]_i_4__0_n_0\
    );
\upsize_buf[7][5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][5]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][5]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(13),
      O => \^mux_sel_reg[2]_2\
    );
\upsize_buf[7][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(5),
      I1 => \^din\(61),
      I2 => upsize_lvl(1),
      I3 => \^din\(53),
      I4 => upsize_lvl(0),
      I5 => \^din\(45),
      O => \upsize_buf[7][5]_i_3__0_n_0\
    );
\upsize_buf[7][5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(37),
      I1 => \^din\(29),
      I2 => upsize_lvl(1),
      I3 => \^din\(21),
      I4 => upsize_lvl(0),
      I5 => \^din\(13),
      O => \upsize_buf[7][5]_i_4__0_n_0\
    );
\upsize_buf[7][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][6]_i_3__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][6]_i_4__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(14),
      O => \^mux_sel_reg[2]_1\
    );
\upsize_buf[7][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(6),
      I1 => \^din\(62),
      I2 => upsize_lvl(1),
      I3 => \^din\(54),
      I4 => upsize_lvl(0),
      I5 => \^din\(46),
      O => \upsize_buf[7][6]_i_3__0_n_0\
    );
\upsize_buf[7][6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(38),
      I1 => \^din\(30),
      I2 => upsize_lvl(1),
      I3 => \^din\(22),
      I4 => upsize_lvl(0),
      I5 => \^din\(14),
      O => \upsize_buf[7][6]_i_4__0_n_0\
    );
\upsize_buf[7][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[7]_20\
    );
\upsize_buf[7][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => upsize_lvl(0),
      I2 => mux_sel_reg(2),
      O => \mux_sel_reg[1]_0\
    );
\upsize_buf[7][7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][7]_i_5__0_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][7]_i_6__0_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(15),
      O => \^mux_sel_reg[2]_0\
    );
\upsize_buf[7][7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(7),
      I1 => \^din\(63),
      I2 => upsize_lvl(1),
      I3 => \^din\(55),
      I4 => upsize_lvl(0),
      I5 => \^din\(47),
      O => \upsize_buf[7][7]_i_5__0_n_0\
    );
\upsize_buf[7][7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(39),
      I1 => \^din\(31),
      I2 => upsize_lvl(1),
      I3 => \^din\(23),
      I4 => upsize_lvl(0),
      I5 => \^din\(15),
      O => \upsize_buf[7][7]_i_6__0_n_0\
    );
\upsize_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(0),
      Q => \^din\(0),
      R => '0'
    );
\upsize_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(1),
      Q => \^din\(1),
      R => '0'
    );
\upsize_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(2),
      Q => \^din\(2),
      R => '0'
    );
\upsize_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(3),
      Q => \^din\(3),
      R => '0'
    );
\upsize_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(4),
      Q => \^din\(4),
      R => '0'
    );
\upsize_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(5),
      Q => \^din\(5),
      R => '0'
    );
\upsize_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(6),
      Q => \^din\(6),
      R => '0'
    );
\upsize_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf[0][7]_i_1__0_n_0\,
      D => \upsize_buf_reg[0][7]_0\(7),
      Q => \^din\(7),
      R => '0'
    );
\upsize_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][0]_i_1__0_n_0\,
      Q => \^din\(8),
      R => '0'
    );
\upsize_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][1]_i_1__0_n_0\,
      Q => \^din\(9),
      R => '0'
    );
\upsize_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][2]_i_1__0_n_0\,
      Q => \^din\(10),
      R => '0'
    );
\upsize_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][3]_i_1__0_n_0\,
      Q => \^din\(11),
      R => '0'
    );
\upsize_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][4]_i_1__0_n_0\,
      Q => \^din\(12),
      R => '0'
    );
\upsize_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][5]_i_1__0_n_0\,
      Q => \^din\(13),
      R => '0'
    );
\upsize_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][6]_i_1__0_n_0\,
      Q => \^din\(14),
      R => '0'
    );
\upsize_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[1]_19\,
      D => \upsize_buf[1][7]_i_2__0_n_0\,
      Q => \^din\(15),
      R => '0'
    );
\upsize_buf_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(0),
      Q => \^din\(16),
      R => '0'
    );
\upsize_buf_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(1),
      Q => \^din\(17),
      R => '0'
    );
\upsize_buf_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(2),
      Q => \^din\(18),
      R => '0'
    );
\upsize_buf_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(3),
      Q => \^din\(19),
      R => '0'
    );
\upsize_buf_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(4),
      Q => \^din\(20),
      R => '0'
    );
\upsize_buf_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(5),
      Q => \^din\(21),
      R => '0'
    );
\upsize_buf_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(6),
      Q => \^din\(22),
      R => '0'
    );
\upsize_buf_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[2]_18\,
      D => \upsize_buf_reg[2][7]_0\(7),
      Q => \^din\(23),
      R => '0'
    );
\upsize_buf_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][0]_i_1__0_n_0\,
      Q => \^din\(24),
      R => '0'
    );
\upsize_buf_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][1]_i_1__0_n_0\,
      Q => \^din\(25),
      R => '0'
    );
\upsize_buf_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][2]_i_1__0_n_0\,
      Q => \^din\(26),
      R => '0'
    );
\upsize_buf_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][3]_i_1__0_n_0\,
      Q => \^din\(27),
      R => '0'
    );
\upsize_buf_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][4]_i_1__0_n_0\,
      Q => \^din\(28),
      R => '0'
    );
\upsize_buf_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][5]_i_1__0_n_0\,
      Q => \^din\(29),
      R => '0'
    );
\upsize_buf_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][6]_i_1__0_n_0\,
      Q => \^din\(30),
      R => '0'
    );
\upsize_buf_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[3]_22\,
      D => \upsize_buf[3][7]_i_2__0_n_0\,
      Q => \^din\(31),
      R => '0'
    );
\upsize_buf_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][0]_i_1__0_n_0\,
      Q => \^din\(32),
      R => '0'
    );
\upsize_buf_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][1]_i_1__0_n_0\,
      Q => \^din\(33),
      R => '0'
    );
\upsize_buf_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][2]_i_1__0_n_0\,
      Q => \^din\(34),
      R => '0'
    );
\upsize_buf_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][3]_i_1__0_n_0\,
      Q => \^din\(35),
      R => '0'
    );
\upsize_buf_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][4]_i_1__0_n_0\,
      Q => \^din\(36),
      R => '0'
    );
\upsize_buf_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][5]_i_1__0_n_0\,
      Q => \^din\(37),
      R => '0'
    );
\upsize_buf_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][6]_i_1__0_n_0\,
      Q => \^din\(38),
      R => '0'
    );
\upsize_buf_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[4]_17\,
      D => \upsize_buf[4][7]_i_2__0_n_0\,
      Q => \^din\(39),
      R => '0'
    );
\upsize_buf_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][0]_i_1__0_n_0\,
      Q => \^din\(40),
      R => '0'
    );
\upsize_buf_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][1]_i_1__0_n_0\,
      Q => \^din\(41),
      R => '0'
    );
\upsize_buf_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][2]_i_1__0_n_0\,
      Q => \^din\(42),
      R => '0'
    );
\upsize_buf_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][3]_i_1__0_n_0\,
      Q => \^din\(43),
      R => '0'
    );
\upsize_buf_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][4]_i_1__0_n_0\,
      Q => \^din\(44),
      R => '0'
    );
\upsize_buf_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][5]_i_1__0_n_0\,
      Q => \^din\(45),
      R => '0'
    );
\upsize_buf_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][6]_i_1__0_n_0\,
      Q => \^din\(46),
      R => '0'
    );
\upsize_buf_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[5]_23\,
      D => \upsize_buf[5][7]_i_2__0_n_0\,
      Q => \^din\(47),
      R => '0'
    );
\upsize_buf_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][0]_i_1__0_n_0\,
      Q => \^din\(48),
      R => '0'
    );
\upsize_buf_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][1]_i_1__0_n_0\,
      Q => \^din\(49),
      R => '0'
    );
\upsize_buf_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][2]_i_1__0_n_0\,
      Q => \^din\(50),
      R => '0'
    );
\upsize_buf_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][3]_i_1__0_n_0\,
      Q => \^din\(51),
      R => '0'
    );
\upsize_buf_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][4]_i_1__0_n_0\,
      Q => \^din\(52),
      R => '0'
    );
\upsize_buf_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][5]_i_1__0_n_0\,
      Q => \^din\(53),
      R => '0'
    );
\upsize_buf_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][6]_i_1__0_n_0\,
      Q => \^din\(54),
      R => '0'
    );
\upsize_buf_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[6]_21\,
      D => \upsize_buf[6][7]_i_2__0_n_0\,
      Q => \^din\(55),
      R => '0'
    );
\upsize_buf_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(0),
      Q => \^din\(56),
      R => '0'
    );
\upsize_buf_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(1),
      Q => \^din\(57),
      R => '0'
    );
\upsize_buf_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(2),
      Q => \^din\(58),
      R => '0'
    );
\upsize_buf_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(3),
      Q => \^din\(59),
      R => '0'
    );
\upsize_buf_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(4),
      Q => \^din\(60),
      R => '0'
    );
\upsize_buf_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(5),
      Q => \^din\(61),
      R => '0'
    );
\upsize_buf_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(6),
      Q => \^din\(62),
      R => '0'
    );
\upsize_buf_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \upsize_buf_reg[7]_20\,
      D => \upsize_buf_reg[7][7]_0\(7),
      Q => \^din\(63),
      R => '0'
    );
\xfer_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[0]\,
      O => \xfer_cnt[0]_i_1__0_n_0\
    );
\xfer_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[0]\,
      I1 => \xfer_cnt_reg_n_0_[1]\,
      O => \xfer_cnt[1]_i_1__0_n_0\
    );
\xfer_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[2]\,
      I1 => \xfer_cnt_reg_n_0_[1]\,
      I2 => \xfer_cnt_reg_n_0_[0]\,
      O => \xfer_cnt[2]_i_1__0_n_0\
    );
\xfer_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      O => \xfer_cnt[3]_i_1__0_n_0\
    );
\xfer_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F00E"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[5]\,
      I1 => \xfer_cnt_reg_n_0_[6]\,
      I2 => \^xfer_cnt_reg[3]_0\,
      I3 => \xfer_cnt_reg_n_0_[4]\,
      O => \xfer_cnt[4]_i_1__0_n_0\
    );
\xfer_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[5]\,
      I1 => \xfer_cnt_reg_n_0_[3]\,
      I2 => \xfer_cnt_reg_n_0_[0]\,
      I3 => \xfer_cnt_reg_n_0_[1]\,
      I4 => \xfer_cnt_reg_n_0_[2]\,
      I5 => \xfer_cnt_reg_n_0_[4]\,
      O => \xfer_cnt[5]_i_1__0_n_0\
    );
\xfer_cnt[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[6]\,
      I1 => \xfer_cnt_reg_n_0_[4]\,
      I2 => \^xfer_cnt_reg[3]_0\,
      I3 => \xfer_cnt_reg_n_0_[5]\,
      O => \xfer_cnt[6]_i_2__0_n_0\
    );
\xfer_cnt[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      O => \^xfer_cnt_reg[3]_0\
    );
\xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[0]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[0]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[1]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[1]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[2]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[2]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[3]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[3]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[4]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[4]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[5]_i_1__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[5]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[6]_i_2__0_n_0\,
      Q => \xfer_cnt_reg_n_0_[6]\,
      R => \xfer_cnt_reg[6]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_dma_s2mm_upsize_21 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xfer_cnt_reg[3]_0\ : out STD_LOGIC;
    \mux_sel_reg[1]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axis_tvalid_reg_0 : out STD_LOGIC;
    \mux_sel_reg[2]_0\ : out STD_LOGIC;
    \mux_sel_reg[2]_1\ : out STD_LOGIC;
    \mux_sel_reg[2]_2\ : out STD_LOGIC;
    \mux_sel_reg[2]_3\ : out STD_LOGIC;
    \mux_sel_reg[2]_4\ : out STD_LOGIC;
    \mux_sel_reg[2]_5\ : out STD_LOGIC;
    \mux_sel_reg[2]_6\ : out STD_LOGIC;
    \mux_sel_reg[2]_7\ : out STD_LOGIC;
    m_axis_tvalid_reg_1 : out STD_LOGIC;
    \xfer_cnt_reg[6]_0\ : out STD_LOGIC;
    \mux_sel_reg[0]_0\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tlast_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid_reg_2 : in STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    req_we_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC;
    tlast_reg_1 : in STD_LOGIC;
    \mux_sel_reg[2]_8\ : in STD_LOGIC;
    acq_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xfer_cnt_reg[6]_1\ : in STD_LOGIC;
    acq_tlast : in STD_LOGIC;
    \upsize_buf_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[7][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_dma_s2mm_upsize_21 : entity is "rp_dma_s2mm_upsize";
end system_rp_oscilloscope_0_rp_dma_s2mm_upsize_21;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_dma_s2mm_upsize_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mux_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal mux_sel_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mux_sel_reg[2]_0\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_1\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_2\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_3\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_4\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_5\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_6\ : STD_LOGIC;
  signal \^mux_sel_reg[2]_7\ : STD_LOGIC;
  signal \req_data[4]_i_1_n_0\ : STD_LOGIC;
  signal req_we : STD_LOGIC;
  signal tlast_i_1_n_0 : STD_LOGIC;
  signal \^tlast_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \upsize_buf[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \upsize_buf[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \upsize_buf[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \upsize_buf[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \upsize_buf[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][0]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][2]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][3]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][4]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][5]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][6]_i_4_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][7]_i_5_n_0\ : STD_LOGIC;
  signal \upsize_buf[7][7]_i_6_n_0\ : STD_LOGIC;
  signal \upsize_buf_reg[1]_7\ : STD_LOGIC;
  signal \upsize_buf_reg[2]_6\ : STD_LOGIC;
  signal \upsize_buf_reg[3]_10\ : STD_LOGIC;
  signal \upsize_buf_reg[4]_5\ : STD_LOGIC;
  signal \upsize_buf_reg[5]_11\ : STD_LOGIC;
  signal \upsize_buf_reg[6]_9\ : STD_LOGIC;
  signal \upsize_buf_reg[7]_8\ : STD_LOGIC;
  signal upsize_lvl : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \xfer_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \^xfer_cnt_reg[3]_0\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \xfer_cnt_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_fifo_axi_data_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of U_fifo_axi_req_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_2 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \req_data[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \upsize_buf[2][7]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \upsize_buf[3][7]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \upsize_buf[4][7]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \upsize_buf[5][7]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \upsize_buf[7][7]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \xfer_cnt[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \xfer_cnt[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \xfer_cnt[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \xfer_cnt[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \xfer_cnt[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_4\ : label is "soft_lutpair59";
begin
  E(0) <= \^e\(0);
  din(63 downto 0) <= \^din\(63 downto 0);
  \mux_sel_reg[2]_0\ <= \^mux_sel_reg[2]_0\;
  \mux_sel_reg[2]_1\ <= \^mux_sel_reg[2]_1\;
  \mux_sel_reg[2]_2\ <= \^mux_sel_reg[2]_2\;
  \mux_sel_reg[2]_3\ <= \^mux_sel_reg[2]_3\;
  \mux_sel_reg[2]_4\ <= \^mux_sel_reg[2]_4\;
  \mux_sel_reg[2]_5\ <= \^mux_sel_reg[2]_5\;
  \mux_sel_reg[2]_6\ <= \^mux_sel_reg[2]_6\;
  \mux_sel_reg[2]_7\ <= \^mux_sel_reg[2]_7\;
  tlast_reg_0(0) <= \^tlast_reg_0\(0);
  \xfer_cnt_reg[3]_0\ <= \^xfer_cnt_reg[3]_0\;
U_fifo_axi_data_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gic0.gc0.count_reg[3]\,
      O => m_axis_tvalid_reg_1
    );
U_fifo_axi_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => req_we,
      I1 => \gic0.gc0.count_reg[3]\,
      O => wr_en
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => tlast_reg_1,
      I1 => upsize_lvl(0),
      I2 => \mux_sel_reg[2]_8\,
      I3 => upsize_lvl(1),
      I4 => mux_sel_reg(2),
      O => m_axis_tvalid_reg_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axis_tvalid_reg_2,
      Q => \^e\(0),
      R => '0'
    );
\mux_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1410145014501450"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      I5 => mux_sel_reg(2),
      O => \mux_sel[0]_i_1_n_0\
    );
\mux_sel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15114044"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      O => \mux_sel[1]_i_1_n_0\
    );
\mux_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1511555540440000"
    )
        port map (
      I0 => \xfer_cnt_reg[6]_1\,
      I1 => tlast_reg_1,
      I2 => upsize_lvl(0),
      I3 => \mux_sel_reg[2]_8\,
      I4 => upsize_lvl(1),
      I5 => mux_sel_reg(2),
      O => \mux_sel[2]_i_1_n_0\
    );
\mux_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \mux_sel[0]_i_1_n_0\,
      Q => upsize_lvl(0),
      R => '0'
    );
\mux_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \mux_sel[1]_i_1_n_0\,
      Q => upsize_lvl(1),
      R => '0'
    );
\mux_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \mux_sel[2]_i_1_n_0\,
      Q => mux_sel_reg(2),
      R => '0'
    );
\req_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      I4 => \xfer_cnt_reg_n_0_[4]\,
      O => \req_data[4]_i_1_n_0\
    );
\req_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\req_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\req_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\req_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\req_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \req_data[4]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
\req_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[5]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\req_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \xfer_cnt[6]_i_2_n_0\,
      Q => Q(6),
      R => '0'
    );
\req_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \^tlast_reg_0\(0),
      Q => Q(7),
      R => '0'
    );
req_we_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[6]\,
      I1 => \xfer_cnt_reg_n_0_[4]\,
      I2 => \xfer_cnt_reg_n_0_[5]\,
      O => \xfer_cnt_reg[6]_0\
    );
req_we_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => req_we_reg_0,
      Q => req_we,
      R => '0'
    );
tlast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^tlast_reg_0\(0),
      I1 => tlast_reg_1,
      I2 => acq_tlast,
      I3 => \xfer_cnt_reg[6]_1\,
      O => tlast_i_1_n_0
    );
tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => tlast_i_1_n_0,
      Q => \^tlast_reg_0\(0),
      R => '0'
    );
\upsize_buf[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[0][7]_i_1_n_0\
    );
\upsize_buf[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[1][0]_i_1_n_0\
    );
\upsize_buf[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[1][1]_i_1_n_0\
    );
\upsize_buf[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[1][2]_i_1_n_0\
    );
\upsize_buf[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[1][3]_i_1_n_0\
    );
\upsize_buf[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[1][4]_i_1_n_0\
    );
\upsize_buf[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[1][5]_i_1_n_0\
    );
\upsize_buf[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[1][6]_i_1_n_0\
    );
\upsize_buf[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[1]_7\
    );
\upsize_buf[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[0][7]_i_1_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[1][7]_i_2_n_0\
    );
\upsize_buf[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      I2 => upsize_lvl(0),
      O => \upsize_buf_reg[2]_6\
    );
\upsize_buf[2][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => upsize_lvl(0),
      I1 => mux_sel_reg(2),
      I2 => upsize_lvl(1),
      O => \mux_sel_reg[0]_0\
    );
\upsize_buf[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[3][0]_i_1_n_0\
    );
\upsize_buf[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[3][1]_i_1_n_0\
    );
\upsize_buf[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[3][2]_i_1_n_0\
    );
\upsize_buf[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[3][3]_i_1_n_0\
    );
\upsize_buf[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[3][4]_i_1_n_0\
    );
\upsize_buf[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[3][5]_i_1_n_0\
    );
\upsize_buf[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[3][6]_i_1_n_0\
    );
\upsize_buf[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[3]_10\
    );
\upsize_buf[3][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[3][7]_i_3_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[3][7]_i_2_n_0\
    );
\upsize_buf[3][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[3][7]_i_3_n_0\
    );
\upsize_buf[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[4][0]_i_1_n_0\
    );
\upsize_buf[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[4][1]_i_1_n_0\
    );
\upsize_buf[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[4][2]_i_1_n_0\
    );
\upsize_buf[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[4][3]_i_1_n_0\
    );
\upsize_buf[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[4][4]_i_1_n_0\
    );
\upsize_buf[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[4][5]_i_1_n_0\
    );
\upsize_buf[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[4][6]_i_1_n_0\
    );
\upsize_buf[4][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => upsize_lvl(0),
      I1 => upsize_lvl(1),
      I2 => mux_sel_reg(2),
      O => \upsize_buf_reg[4]_5\
    );
\upsize_buf[4][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[4][7]_i_3_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[4][7]_i_2_n_0\
    );
\upsize_buf[4][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[4][7]_i_3_n_0\
    );
\upsize_buf[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[5][0]_i_1_n_0\
    );
\upsize_buf[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[5][1]_i_1_n_0\
    );
\upsize_buf[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[5][2]_i_1_n_0\
    );
\upsize_buf[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[5][3]_i_1_n_0\
    );
\upsize_buf[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[5][4]_i_1_n_0\
    );
\upsize_buf[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[5][5]_i_1_n_0\
    );
\upsize_buf[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[5][6]_i_1_n_0\
    );
\upsize_buf[5][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[5]_11\
    );
\upsize_buf[5][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[5][7]_i_3_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[5][7]_i_2_n_0\
    );
\upsize_buf[5][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(1),
      I2 => upsize_lvl(0),
      O => \upsize_buf[5][7]_i_3_n_0\
    );
\upsize_buf[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_7\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(8),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(0),
      O => \upsize_buf[6][0]_i_1_n_0\
    );
\upsize_buf[6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_6\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(9),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(1),
      O => \upsize_buf[6][1]_i_1_n_0\
    );
\upsize_buf[6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_5\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(10),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(2),
      O => \upsize_buf[6][2]_i_1_n_0\
    );
\upsize_buf[6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_4\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(11),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(3),
      O => \upsize_buf[6][3]_i_1_n_0\
    );
\upsize_buf[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_3\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(12),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(4),
      O => \upsize_buf[6][4]_i_1_n_0\
    );
\upsize_buf[6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_2\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(13),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(5),
      O => \upsize_buf[6][5]_i_1_n_0\
    );
\upsize_buf[6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_1\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(14),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(6),
      O => \upsize_buf[6][6]_i_1_n_0\
    );
\upsize_buf[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(0),
      I2 => upsize_lvl(1),
      O => \upsize_buf_reg[6]_9\
    );
\upsize_buf[6][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mux_sel_reg[2]_0\,
      I1 => \upsize_buf[6][7]_i_3_n_0\,
      I2 => acq_tdata(15),
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(7),
      O => \upsize_buf[6][7]_i_2_n_0\
    );
\upsize_buf[6][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mux_sel_reg(2),
      I1 => upsize_lvl(0),
      I2 => upsize_lvl(1),
      O => \upsize_buf[6][7]_i_3_n_0\
    );
\upsize_buf[7][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][0]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][0]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(8),
      O => \^mux_sel_reg[2]_7\
    );
\upsize_buf[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(0),
      I1 => \^din\(56),
      I2 => upsize_lvl(1),
      I3 => \^din\(48),
      I4 => upsize_lvl(0),
      I5 => \^din\(40),
      O => \upsize_buf[7][0]_i_3_n_0\
    );
\upsize_buf[7][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(32),
      I1 => \^din\(24),
      I2 => upsize_lvl(1),
      I3 => \^din\(16),
      I4 => upsize_lvl(0),
      I5 => \^din\(8),
      O => \upsize_buf[7][0]_i_4_n_0\
    );
\upsize_buf[7][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][1]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][1]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(9),
      O => \^mux_sel_reg[2]_6\
    );
\upsize_buf[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(1),
      I1 => \^din\(57),
      I2 => upsize_lvl(1),
      I3 => \^din\(49),
      I4 => upsize_lvl(0),
      I5 => \^din\(41),
      O => \upsize_buf[7][1]_i_3_n_0\
    );
\upsize_buf[7][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(33),
      I1 => \^din\(25),
      I2 => upsize_lvl(1),
      I3 => \^din\(17),
      I4 => upsize_lvl(0),
      I5 => \^din\(9),
      O => \upsize_buf[7][1]_i_4_n_0\
    );
\upsize_buf[7][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][2]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][2]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(10),
      O => \^mux_sel_reg[2]_5\
    );
\upsize_buf[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(2),
      I1 => \^din\(58),
      I2 => upsize_lvl(1),
      I3 => \^din\(50),
      I4 => upsize_lvl(0),
      I5 => \^din\(42),
      O => \upsize_buf[7][2]_i_3_n_0\
    );
\upsize_buf[7][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(34),
      I1 => \^din\(26),
      I2 => upsize_lvl(1),
      I3 => \^din\(18),
      I4 => upsize_lvl(0),
      I5 => \^din\(10),
      O => \upsize_buf[7][2]_i_4_n_0\
    );
\upsize_buf[7][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][3]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][3]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(11),
      O => \^mux_sel_reg[2]_4\
    );
\upsize_buf[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(3),
      I1 => \^din\(59),
      I2 => upsize_lvl(1),
      I3 => \^din\(51),
      I4 => upsize_lvl(0),
      I5 => \^din\(43),
      O => \upsize_buf[7][3]_i_3_n_0\
    );
\upsize_buf[7][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(35),
      I1 => \^din\(27),
      I2 => upsize_lvl(1),
      I3 => \^din\(19),
      I4 => upsize_lvl(0),
      I5 => \^din\(11),
      O => \upsize_buf[7][3]_i_4_n_0\
    );
\upsize_buf[7][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][4]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][4]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(12),
      O => \^mux_sel_reg[2]_3\
    );
\upsize_buf[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(4),
      I1 => \^din\(60),
      I2 => upsize_lvl(1),
      I3 => \^din\(52),
      I4 => upsize_lvl(0),
      I5 => \^din\(44),
      O => \upsize_buf[7][4]_i_3_n_0\
    );
\upsize_buf[7][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(36),
      I1 => \^din\(28),
      I2 => upsize_lvl(1),
      I3 => \^din\(20),
      I4 => upsize_lvl(0),
      I5 => \^din\(12),
      O => \upsize_buf[7][4]_i_4_n_0\
    );
\upsize_buf[7][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][5]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][5]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(13),
      O => \^mux_sel_reg[2]_2\
    );
\upsize_buf[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(5),
      I1 => \^din\(61),
      I2 => upsize_lvl(1),
      I3 => \^din\(53),
      I4 => upsize_lvl(0),
      I5 => \^din\(45),
      O => \upsize_buf[7][5]_i_3_n_0\
    );
\upsize_buf[7][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(37),
      I1 => \^din\(29),
      I2 => upsize_lvl(1),
      I3 => \^din\(21),
      I4 => upsize_lvl(0),
      I5 => \^din\(13),
      O => \upsize_buf[7][5]_i_4_n_0\
    );
\upsize_buf[7][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][6]_i_3_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][6]_i_4_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(14),
      O => \^mux_sel_reg[2]_1\
    );
\upsize_buf[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(6),
      I1 => \^din\(62),
      I2 => upsize_lvl(1),
      I3 => \^din\(54),
      I4 => upsize_lvl(0),
      I5 => \^din\(46),
      O => \upsize_buf[7][6]_i_3_n_0\
    );
\upsize_buf[7][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(38),
      I1 => \^din\(30),
      I2 => upsize_lvl(1),
      I3 => \^din\(22),
      I4 => upsize_lvl(0),
      I5 => \^din\(14),
      O => \upsize_buf[7][6]_i_4_n_0\
    );
\upsize_buf[7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => mux_sel_reg(2),
      O => \upsize_buf_reg[7]_8\
    );
\upsize_buf[7][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => upsize_lvl(1),
      I1 => upsize_lvl(0),
      I2 => mux_sel_reg(2),
      O => \mux_sel_reg[1]_0\
    );
\upsize_buf[7][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_buf[7][7]_i_5_n_0\,
      I1 => mux_sel_reg(2),
      I2 => \upsize_buf[7][7]_i_6_n_0\,
      I3 => \mux_sel_reg[2]_8\,
      I4 => acq_tdata(15),
      O => \^mux_sel_reg[2]_0\
    );
\upsize_buf[7][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(7),
      I1 => \^din\(63),
      I2 => upsize_lvl(1),
      I3 => \^din\(55),
      I4 => upsize_lvl(0),
      I5 => \^din\(47),
      O => \upsize_buf[7][7]_i_5_n_0\
    );
\upsize_buf[7][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din\(39),
      I1 => \^din\(31),
      I2 => upsize_lvl(1),
      I3 => \^din\(23),
      I4 => upsize_lvl(0),
      I5 => \^din\(15),
      O => \upsize_buf[7][7]_i_6_n_0\
    );
\upsize_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(0),
      Q => \^din\(0),
      R => '0'
    );
\upsize_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(1),
      Q => \^din\(1),
      R => '0'
    );
\upsize_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(2),
      Q => \^din\(2),
      R => '0'
    );
\upsize_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(3),
      Q => \^din\(3),
      R => '0'
    );
\upsize_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(4),
      Q => \^din\(4),
      R => '0'
    );
\upsize_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(5),
      Q => \^din\(5),
      R => '0'
    );
\upsize_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(6),
      Q => \^din\(6),
      R => '0'
    );
\upsize_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf[0][7]_i_1_n_0\,
      D => \upsize_buf_reg[0][7]_0\(7),
      Q => \^din\(7),
      R => '0'
    );
\upsize_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][0]_i_1_n_0\,
      Q => \^din\(8),
      R => '0'
    );
\upsize_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][1]_i_1_n_0\,
      Q => \^din\(9),
      R => '0'
    );
\upsize_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][2]_i_1_n_0\,
      Q => \^din\(10),
      R => '0'
    );
\upsize_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][3]_i_1_n_0\,
      Q => \^din\(11),
      R => '0'
    );
\upsize_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][4]_i_1_n_0\,
      Q => \^din\(12),
      R => '0'
    );
\upsize_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][5]_i_1_n_0\,
      Q => \^din\(13),
      R => '0'
    );
\upsize_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][6]_i_1_n_0\,
      Q => \^din\(14),
      R => '0'
    );
\upsize_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[1]_7\,
      D => \upsize_buf[1][7]_i_2_n_0\,
      Q => \^din\(15),
      R => '0'
    );
\upsize_buf_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(0),
      Q => \^din\(16),
      R => '0'
    );
\upsize_buf_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(1),
      Q => \^din\(17),
      R => '0'
    );
\upsize_buf_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(2),
      Q => \^din\(18),
      R => '0'
    );
\upsize_buf_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(3),
      Q => \^din\(19),
      R => '0'
    );
\upsize_buf_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(4),
      Q => \^din\(20),
      R => '0'
    );
\upsize_buf_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(5),
      Q => \^din\(21),
      R => '0'
    );
\upsize_buf_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(6),
      Q => \^din\(22),
      R => '0'
    );
\upsize_buf_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[2]_6\,
      D => \upsize_buf_reg[2][7]_0\(7),
      Q => \^din\(23),
      R => '0'
    );
\upsize_buf_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][0]_i_1_n_0\,
      Q => \^din\(24),
      R => '0'
    );
\upsize_buf_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][1]_i_1_n_0\,
      Q => \^din\(25),
      R => '0'
    );
\upsize_buf_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][2]_i_1_n_0\,
      Q => \^din\(26),
      R => '0'
    );
\upsize_buf_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][3]_i_1_n_0\,
      Q => \^din\(27),
      R => '0'
    );
\upsize_buf_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][4]_i_1_n_0\,
      Q => \^din\(28),
      R => '0'
    );
\upsize_buf_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][5]_i_1_n_0\,
      Q => \^din\(29),
      R => '0'
    );
\upsize_buf_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][6]_i_1_n_0\,
      Q => \^din\(30),
      R => '0'
    );
\upsize_buf_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[3]_10\,
      D => \upsize_buf[3][7]_i_2_n_0\,
      Q => \^din\(31),
      R => '0'
    );
\upsize_buf_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][0]_i_1_n_0\,
      Q => \^din\(32),
      R => '0'
    );
\upsize_buf_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][1]_i_1_n_0\,
      Q => \^din\(33),
      R => '0'
    );
\upsize_buf_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][2]_i_1_n_0\,
      Q => \^din\(34),
      R => '0'
    );
\upsize_buf_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][3]_i_1_n_0\,
      Q => \^din\(35),
      R => '0'
    );
\upsize_buf_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][4]_i_1_n_0\,
      Q => \^din\(36),
      R => '0'
    );
\upsize_buf_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][5]_i_1_n_0\,
      Q => \^din\(37),
      R => '0'
    );
\upsize_buf_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][6]_i_1_n_0\,
      Q => \^din\(38),
      R => '0'
    );
\upsize_buf_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[4]_5\,
      D => \upsize_buf[4][7]_i_2_n_0\,
      Q => \^din\(39),
      R => '0'
    );
\upsize_buf_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][0]_i_1_n_0\,
      Q => \^din\(40),
      R => '0'
    );
\upsize_buf_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][1]_i_1_n_0\,
      Q => \^din\(41),
      R => '0'
    );
\upsize_buf_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][2]_i_1_n_0\,
      Q => \^din\(42),
      R => '0'
    );
\upsize_buf_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][3]_i_1_n_0\,
      Q => \^din\(43),
      R => '0'
    );
\upsize_buf_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][4]_i_1_n_0\,
      Q => \^din\(44),
      R => '0'
    );
\upsize_buf_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][5]_i_1_n_0\,
      Q => \^din\(45),
      R => '0'
    );
\upsize_buf_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][6]_i_1_n_0\,
      Q => \^din\(46),
      R => '0'
    );
\upsize_buf_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[5]_11\,
      D => \upsize_buf[5][7]_i_2_n_0\,
      Q => \^din\(47),
      R => '0'
    );
\upsize_buf_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][0]_i_1_n_0\,
      Q => \^din\(48),
      R => '0'
    );
\upsize_buf_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][1]_i_1_n_0\,
      Q => \^din\(49),
      R => '0'
    );
\upsize_buf_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][2]_i_1_n_0\,
      Q => \^din\(50),
      R => '0'
    );
\upsize_buf_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][3]_i_1_n_0\,
      Q => \^din\(51),
      R => '0'
    );
\upsize_buf_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][4]_i_1_n_0\,
      Q => \^din\(52),
      R => '0'
    );
\upsize_buf_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][5]_i_1_n_0\,
      Q => \^din\(53),
      R => '0'
    );
\upsize_buf_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][6]_i_1_n_0\,
      Q => \^din\(54),
      R => '0'
    );
\upsize_buf_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[6]_9\,
      D => \upsize_buf[6][7]_i_2_n_0\,
      Q => \^din\(55),
      R => '0'
    );
\upsize_buf_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(0),
      Q => \^din\(56),
      R => '0'
    );
\upsize_buf_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(1),
      Q => \^din\(57),
      R => '0'
    );
\upsize_buf_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(2),
      Q => \^din\(58),
      R => '0'
    );
\upsize_buf_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(3),
      Q => \^din\(59),
      R => '0'
    );
\upsize_buf_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(4),
      Q => \^din\(60),
      R => '0'
    );
\upsize_buf_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(5),
      Q => \^din\(61),
      R => '0'
    );
\upsize_buf_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(6),
      Q => \^din\(62),
      R => '0'
    );
\upsize_buf_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \upsize_buf_reg[7]_8\,
      D => \upsize_buf_reg[7][7]_0\(7),
      Q => \^din\(63),
      R => '0'
    );
\xfer_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[0]\,
      O => \xfer_cnt[0]_i_1_n_0\
    );
\xfer_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[0]\,
      I1 => \xfer_cnt_reg_n_0_[1]\,
      O => \xfer_cnt[1]_i_1_n_0\
    );
\xfer_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[2]\,
      I1 => \xfer_cnt_reg_n_0_[1]\,
      I2 => \xfer_cnt_reg_n_0_[0]\,
      O => \xfer_cnt[2]_i_1_n_0\
    );
\xfer_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      O => \xfer_cnt[3]_i_1_n_0\
    );
\xfer_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F00E"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[5]\,
      I1 => \xfer_cnt_reg_n_0_[6]\,
      I2 => \^xfer_cnt_reg[3]_0\,
      I3 => \xfer_cnt_reg_n_0_[4]\,
      O => \xfer_cnt[4]_i_1_n_0\
    );
\xfer_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[5]\,
      I1 => \xfer_cnt_reg_n_0_[3]\,
      I2 => \xfer_cnt_reg_n_0_[0]\,
      I3 => \xfer_cnt_reg_n_0_[1]\,
      I4 => \xfer_cnt_reg_n_0_[2]\,
      I5 => \xfer_cnt_reg_n_0_[4]\,
      O => \xfer_cnt[5]_i_1_n_0\
    );
\xfer_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[6]\,
      I1 => \xfer_cnt_reg_n_0_[4]\,
      I2 => \^xfer_cnt_reg[3]_0\,
      I3 => \xfer_cnt_reg_n_0_[5]\,
      O => \xfer_cnt[6]_i_2_n_0\
    );
\xfer_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xfer_cnt_reg_n_0_[3]\,
      I1 => \xfer_cnt_reg_n_0_[0]\,
      I2 => \xfer_cnt_reg_n_0_[1]\,
      I3 => \xfer_cnt_reg_n_0_[2]\,
      O => \^xfer_cnt_reg[3]_0\
    );
\xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[0]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[0]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[1]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[1]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[2]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[2]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[3]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[3]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[4]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[4]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[5]_i_1_n_0\,
      Q => \xfer_cnt_reg_n_0_[5]\,
      R => \xfer_cnt_reg[6]_1\
    );
\xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \^e\(0),
      D => \xfer_cnt[6]_i_2_n_0\,
      Q => \xfer_cnt_reg_n_0_[6]\,
      R => \xfer_cnt_reg[6]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_rp_oscilloscope_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end system_rp_oscilloscope_0_xpm_cdc_async_rst;

architecture STRUCTURE of system_rp_oscilloscope_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__8\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ : entity is "ASYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_async_rst__9\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of system_rp_oscilloscope_0_xpm_cdc_gray : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_rp_oscilloscope_0_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_rp_oscilloscope_0_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_rp_oscilloscope_0_xpm_cdc_gray : entity is "GRAY";
end system_rp_oscilloscope_0_xpm_cdc_gray;

architecture STRUCTURE of system_rp_oscilloscope_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair225";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__10\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair28";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__11\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair29";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__12\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair220";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__13\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__13\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair221";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__14\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__14\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair224";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__8\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair24";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__9\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair25";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair207";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair11";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ : entity is "GRAY";
end \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair203";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_rp_oscilloscope_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of system_rp_oscilloscope_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_rp_oscilloscope_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_rp_oscilloscope_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_rp_oscilloscope_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_rp_oscilloscope_0_xpm_cdc_single : entity is "SINGLE";
end system_rp_oscilloscope_0_xpm_cdc_single;

architecture STRUCTURE of system_rp_oscilloscope_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__10\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__10\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__11\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__11\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__11\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__12\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__12\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__12\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__13\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__13\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__14\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__14\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__8\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__8\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__9\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__9\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ : entity is "SINGLE";
end \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_rp_oscilloscope_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end system_rp_oscilloscope_0_xpm_cdc_sync_rst;

architecture STRUCTURE of system_rp_oscilloscope_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => din(31 downto 0),
      DIBDI(31 downto 0) => din(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => D(63 downto 32),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => wr_en,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper_48 : entity is "blk_mem_gen_prim_wrapper";
end system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper_48;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper_48 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => din(31 downto 0),
      DIBDI(31 downto 0) => din(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => D(63 downto 32),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => wr_en,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_10\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_10\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_10\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_10\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => \out\,
      I2 => wr_en,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_11\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_11\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_11\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_11\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_1(1),
      I4 => ram_empty_fb_i_reg_1(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_12\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_12\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_12\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_12\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_52\ is
  port (
    comp1 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_52\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_52\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_52\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_53\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_53\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_53\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_53\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => \out\,
      I2 => wr_en,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_58\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_58\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_58\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_58\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_1(1),
      I4 => ram_empty_fb_i_reg_1(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_compare__parameterized0_59\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_compare__parameterized0_59\ : entity is "compare";
end \system_rp_oscilloscope_0_compare__parameterized0_59\;

architecture STRUCTURE of \system_rp_oscilloscope_0_compare__parameterized0_59\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_dmem : entity is "dmem";
end system_rp_oscilloscope_0_dmem;

architecture STRUCTURE of system_rp_oscilloscope_0_dmem is
  signal dout_i0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_7 : label is 128;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE of RAM_reg_0_15_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_7 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_7 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_7 : label is 7;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_dmem_25 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_dmem_25 : entity is "dmem";
end system_rp_oscilloscope_0_dmem_25;

architecture STRUCTURE of system_rp_oscilloscope_0_dmem_25 is
  signal dout_i0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_7 : label is 128;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE of RAM_reg_0_15_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_7 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_7 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_7 : label is 7;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_dmem_34 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_dmem_34 : entity is "dmem";
end system_rp_oscilloscope_0_dmem_34;

architecture STRUCTURE of system_rp_oscilloscope_0_dmem_34 is
  signal dout_i0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_7 : label is 128;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE of RAM_reg_0_15_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_7 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_7 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_7 : label is 7;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_dmem_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_dmem_4 : entity is "dmem";
end system_rp_oscilloscope_0_dmem_4;

architecture STRUCTURE of system_rp_oscilloscope_0_dmem_4 is
  signal dout_i0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_15_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_15_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_15_6_7 : label is 128;
  attribute RTL_RAM_NAME of RAM_reg_0_15_6_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute RTL_RAM_TYPE of RAM_reg_0_15_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_15_6_7 : label is 15;
  attribute ram_offset of RAM_reg_0_15_6_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_15_6_7 : label is 6;
  attribute ram_slice_end of RAM_reg_0_15_6_7 : label is 7;
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d2(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_bin_cntr : entity is "rd_bin_cntr";
end system_rp_oscilloscope_0_rd_bin_cntr;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair226";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => ram_empty_i_reg,
      I3 => ram_empty_i_reg_0,
      O => \gc0.count_d1_reg[2]_0\
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[3]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_bin_cntr_30 is
  port (
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_bin_cntr_30 : entity is "rd_bin_cntr";
end system_rp_oscilloscope_0_rd_bin_cntr_30;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_bin_cntr_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair30";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => ram_empty_i_reg,
      I3 => ram_empty_i_reg_0,
      O => \gc0.count_d1_reg[2]_0\
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[3]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_bin_cntr_39 is
  port (
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_bin_cntr_39 : entity is "rd_bin_cntr";
end system_rp_oscilloscope_0_rd_bin_cntr_39;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_bin_cntr_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => ram_empty_i_reg,
      I3 => ram_empty_i_reg_0,
      O => \gc0.count_d1_reg[2]_0\
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[3]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_bin_cntr_9 is
  port (
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_bin_cntr_9 : entity is "rd_bin_cntr";
end system_rp_oscilloscope_0_rd_bin_cntr_9;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_bin_cntr_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair222";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => ram_empty_i_reg,
      I3 => ram_empty_i_reg_0,
      O => \gc0.count_d1_reg[2]_0\
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[3]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair212";
begin
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gc0.count_d1_reg[8]_0\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gc0.count_d1_reg[8]_0\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gc0.count_d1_reg[8]_0\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gc0.count_d1_reg[8]_0\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gc0.count_d1_reg[8]_0\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gc0.count_d1_reg[8]_0\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gc0.count_d1_reg[8]_0\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[8]_0\(8),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => \^q\(0),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0_57\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0_57\ : entity is "rd_bin_cntr";
end \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0_57\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_bin_cntr__parameterized0_57\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair16";
begin
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gc0.count_d1_reg[8]_0\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gc0.count_d1_reg[8]_0\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gc0.count_d1_reg[8]_0\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gc0.count_d1_reg[8]_0\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gc0.count_d1_reg[8]_0\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gc0.count_d1_reg[8]_0\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gc0.count_d1_reg[8]_0\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[8]_0\(8),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => \^q\(0),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_dc_fwft_ext_as is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_dc_fwft_ext_as : entity is "rd_dc_fwft_ext_as";
end system_rp_oscilloscope_0_rd_dc_fwft_ext_as;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_dc_fwft_ext_as is
  signal \diff_wr_rd__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[4]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[9]_i_2\ : label is "soft_lutpair209";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      O => plusOp(1)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      O => plusOp(2)
    );
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(3),
      O => plusOp(3)
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \diff_wr_rd__0\(2),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(3),
      I3 => \diff_wr_rd__0\(4),
      O => plusOp(4)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \diff_wr_rd__0\(3),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(4),
      I4 => \diff_wr_rd__0\(5),
      O => plusOp(5)
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(4),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(1),
      I3 => \diff_wr_rd__0\(3),
      I4 => \diff_wr_rd__0\(5),
      I5 => \diff_wr_rd__0\(6),
      O => plusOp(6)
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I1 => \diff_wr_rd__0\(7),
      O => plusOp(7)
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I1 => \diff_wr_rd__0\(7),
      I2 => \diff_wr_rd__0\(8),
      O => plusOp(8)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \diff_wr_rd__0\(8),
      I1 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I2 => \diff_wr_rd__0\(7),
      O => plusOp(9)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(6),
      I1 => \diff_wr_rd__0\(4),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(1),
      I4 => \diff_wr_rd__0\(3),
      I5 => \diff_wr_rd__0\(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[0]_0\,
      Q => rd_data_count(0),
      R => '0'
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(1),
      Q => rd_data_count(1),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(2),
      Q => rd_data_count(2),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(3),
      Q => rd_data_count(3),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(4),
      Q => rd_data_count(4),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(5),
      Q => rd_data_count(5),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(6),
      Q => rd_data_count(6),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(7),
      Q => rd_data_count(7),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(8),
      Q => rd_data_count(8),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(9),
      Q => rd_data_count(9),
      R => rd_dc_i(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 1) => \diff_wr_rd__0\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => \diff_wr_rd__0\(7 downto 4),
      S(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \diff_wr_rd__0\(8),
      S(3 downto 1) => B"000",
      S(0) => \g_rd.gvalid_low.rd_dc_i_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_dc_fwft_ext_as_55 is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_dc_fwft_ext_as_55 : entity is "rd_dc_fwft_ext_as";
end system_rp_oscilloscope_0_rd_dc_fwft_ext_as_55;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_dc_fwft_ext_as_55 is
  signal \diff_wr_rd__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[9]_i_2\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      O => plusOp(1)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      O => plusOp(2)
    );
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(3),
      O => plusOp(3)
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \diff_wr_rd__0\(2),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(3),
      I3 => \diff_wr_rd__0\(4),
      O => plusOp(4)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \diff_wr_rd__0\(3),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(4),
      I4 => \diff_wr_rd__0\(5),
      O => plusOp(5)
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(4),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(1),
      I3 => \diff_wr_rd__0\(3),
      I4 => \diff_wr_rd__0\(5),
      I5 => \diff_wr_rd__0\(6),
      O => plusOp(6)
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I1 => \diff_wr_rd__0\(7),
      O => plusOp(7)
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I1 => \diff_wr_rd__0\(7),
      I2 => \diff_wr_rd__0\(8),
      O => plusOp(8)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \diff_wr_rd__0\(8),
      I1 => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\,
      I2 => \diff_wr_rd__0\(7),
      O => plusOp(9)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(6),
      I1 => \diff_wr_rd__0\(4),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(1),
      I4 => \diff_wr_rd__0\(3),
      I5 => \diff_wr_rd__0\(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_3_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[0]_0\,
      Q => rd_data_count(0),
      R => '0'
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(1),
      Q => rd_data_count(1),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(2),
      Q => rd_data_count(2),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(3),
      Q => rd_data_count(3),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(4),
      Q => rd_data_count(4),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(5),
      Q => rd_data_count(5),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(6),
      Q => rd_data_count(6),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(7),
      Q => rd_data_count(7),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(8),
      Q => rd_data_count(8),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => plusOp(9),
      Q => rd_data_count(9),
      R => rd_dc_i(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 1) => \diff_wr_rd__0\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => \diff_wr_rd__0\(7 downto 4),
      S(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \diff_wr_rd__0\(8),
      S(3 downto 1) => B"000",
      S(0) => \g_rd.gvalid_low.rd_dc_i_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_fwft : entity is "rd_fwft";
end system_rp_oscilloscope_0_rd_fwft;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => rd_en,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[1]_1\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_fwft_28 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_fwft_28 : entity is "rd_fwft";
end system_rp_oscilloscope_0_rd_fwft_28;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_fwft_28 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => rd_en,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[1]_1\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_fwft_37 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_fwft_37 : entity is "rd_fwft";
end system_rp_oscilloscope_0_rd_fwft_37;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_fwft_37 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => rd_en,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[1]_1\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_fwft_7 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_fwft_7 : entity is "rd_fwft";
end system_rp_oscilloscope_0_rd_fwft_7;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_fwft_7 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => rd_en,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[1]_1\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_fwft__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \system_rp_oscilloscope_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFF"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => SR(0),
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => ENB_I
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => SR(0)
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => SR(0)
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => SR(0)
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => SR(0)
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => O(0),
      I2 => user_valid,
      I3 => SR(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => SR(0),
      I1 => curr_fwft_state(1),
      I2 => user_valid,
      O => rd_dc_i(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_fwft__parameterized0_54\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_fwft__parameterized0_54\ : entity is "rd_fwft";
end \system_rp_oscilloscope_0_rd_fwft__parameterized0_54\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_fwft__parameterized0_54\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFF"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => SR(0),
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => ENB_I
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => SR(0)
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => SR(0)
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => SR(0)
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => SR(0)
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => O(0),
      I2 => user_valid,
      I3 => SR(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => SR(0),
      I1 => curr_fwft_state(1),
      I2 => user_valid,
      O => rd_dc_i(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_status_flags_as : entity is "rd_status_flags_as";
end system_rp_oscilloscope_0_rd_status_flags_as;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_status_flags_as_29 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_status_flags_as_29 : entity is "rd_status_flags_as";
end system_rp_oscilloscope_0_rd_status_flags_as_29;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_status_flags_as_29 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_status_flags_as_38 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_status_flags_as_38 : entity is "rd_status_flags_as";
end system_rp_oscilloscope_0_rd_status_flags_as_38;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_status_flags_as_38 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_status_flags_as_8 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_status_flags_as_8 : entity is "rd_status_flags_as";
end system_rp_oscilloscope_0_rd_status_flags_as_8;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_status_flags_as_8 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_bin_cntr is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_bin_cntr : entity is "wr_bin_cntr";
end system_rp_oscilloscope_0_wr_bin_cntr;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair227";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => wr_pntr_plus1(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => wr_pntr_plus1(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => wr_pntr_plus1(3)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \gic0.gc0.count_d2_reg[3]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \gic0.gc0.count_d2_reg[3]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \gic0.gc0.count_d2_reg[3]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \gic0.gc0.count_d2_reg[3]_0\(3)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88F00008888"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_full_i_reg_0,
      I2 => RD_PNTR_WR(3),
      I3 => wr_pntr_plus1(3),
      I4 => ram_full_i_reg_1,
      I5 => ram_full_i_i_4_n_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus1(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => wr_pntr_plus1(0),
      O => ram_full_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_bin_cntr_27 is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_bin_cntr_27 : entity is "wr_bin_cntr";
end system_rp_oscilloscope_0_wr_bin_cntr_27;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_bin_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair31";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => wr_pntr_plus1(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => wr_pntr_plus1(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => wr_pntr_plus1(3)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \gic0.gc0.count_d2_reg[3]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \gic0.gc0.count_d2_reg[3]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \gic0.gc0.count_d2_reg[3]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \gic0.gc0.count_d2_reg[3]_0\(3)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88F00008888"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_full_i_reg_0,
      I2 => RD_PNTR_WR(3),
      I3 => wr_pntr_plus1(3),
      I4 => ram_full_i_reg_1,
      I5 => ram_full_i_i_4_n_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus1(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => wr_pntr_plus1(0),
      O => ram_full_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_bin_cntr_36 is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_bin_cntr_36 : entity is "wr_bin_cntr";
end system_rp_oscilloscope_0_wr_bin_cntr_36;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_bin_cntr_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => wr_pntr_plus1(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => wr_pntr_plus1(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => wr_pntr_plus1(3)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \gic0.gc0.count_d2_reg[3]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \gic0.gc0.count_d2_reg[3]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \gic0.gc0.count_d2_reg[3]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \gic0.gc0.count_d2_reg[3]_0\(3)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88F00008888"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_full_i_reg_0,
      I2 => RD_PNTR_WR(3),
      I3 => wr_pntr_plus1(3),
      I4 => ram_full_i_reg_1,
      I5 => ram_full_i_i_4_n_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus1(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => wr_pntr_plus1(0),
      O => ram_full_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_bin_cntr_6 is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_bin_cntr_6 : entity is "wr_bin_cntr";
end system_rp_oscilloscope_0_wr_bin_cntr_6;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_bin_cntr_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair223";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => wr_pntr_plus1(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => wr_pntr_plus1(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => wr_pntr_plus1(3)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \gic0.gc0.count_d2_reg[3]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \gic0.gc0.count_d2_reg[3]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \gic0.gc0.count_d2_reg[3]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \gic0.gc0.count_d2_reg[3]_0\(3)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88F00008888"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_full_i_reg_0,
      I2 => RD_PNTR_WR(3),
      I3 => wr_pntr_plus1(3),
      I4 => ram_full_i_reg_1,
      I5 => ram_full_i_i_4_n_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus1(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => wr_pntr_plus1(0),
      O => ram_full_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gic0.gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair218";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d1_reg[7]_0\(7 downto 0);
  \gic0.gc0.count_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(1),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(2),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(3),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_reg[7]_0\(2),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      I5 => \^gic0.gc0.count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(5),
      I1 => \^gic0.gc0.count_reg[7]_0\(3),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(0),
      I4 => \^gic0.gc0.count_reg[7]_0\(2),
      I5 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(0),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(1),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => wr_pntr_plus1(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus1(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gic0.gc0.count_reg[7]_0\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gic0.gc0.count_reg[7]_0\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gic0.gc0.count_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gic0.gc0.count_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gic0.gc0.count_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gic0.gc0.count_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gic0.gc0.count_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gic0.gc0.count_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg_0(0)
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[8]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0_51\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0_51\ : entity is "wr_bin_cntr";
end \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0_51\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_bin_cntr__parameterized0_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gic0.gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair22";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d1_reg[7]_0\(7 downto 0);
  \gic0.gc0.count_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(1),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(2),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(3),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_reg[7]_0\(2),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      I5 => \^gic0.gc0.count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(5),
      I1 => \^gic0.gc0.count_reg[7]_0\(3),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(0),
      I4 => \^gic0.gc0.count_reg[7]_0\(2),
      I5 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(0),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(1),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => wr_pntr_plus1(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus1(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gic0.gc0.count_reg[7]_0\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gic0.gc0.count_reg[7]_0\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gic0.gc0.count_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gic0.gc0.count_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gic0.gc0.count_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gic0.gc0.count_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gic0.gc0.count_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gic0.gc0.count_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg_0(0)
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[8]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_dc_fwft_ext_as is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_dc_fwft_ext_as : entity is "wr_dc_fwft_ext_as";
end system_rp_oscilloscope_0_wr_dc_fwft_ext_as;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_dc_fwft_ext_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \wr_data_count_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair215";
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wr_data_count_i_reg[8]_0\(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minusOp_carry_n_6,
      O => \wr_data_count_i[1]_i_1_n_0\
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      O => \wr_data_count_i[2]_i_1_n_0\
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_4,
      O => \wr_data_count_i[3]_i_1_n_0\
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_4,
      I3 => \minusOp_carry__0_n_7\,
      O => \wr_data_count_i[4]_i_1_n_0\
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__0_n_7\,
      I4 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[5]_i_1_n_0\
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_6,
      I3 => minusOp_carry_n_4,
      I4 => \minusOp_carry__0_n_6\,
      I5 => \minusOp_carry__0_n_5\,
      O => \wr_data_count_i[6]_i_1_n_0\
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[7]_i_1_n_0\
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__1_n_7\,
      O => \wr_data_count_i[8]_i_1_n_0\
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \minusOp_carry__1_n_7\,
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[9]_i_1_n_0\
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_5\,
      I1 => \minusOp_carry__0_n_7\,
      I2 => minusOp_carry_n_5,
      I3 => minusOp_carry_n_6,
      I4 => minusOp_carry_n_4,
      I5 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[1]_i_1_n_0\,
      Q => wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[2]_i_1_n_0\,
      Q => wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[3]_i_1_n_0\,
      Q => wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[4]_i_1_n_0\,
      Q => wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[5]_i_1_n_0\,
      Q => wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[6]_i_1_n_0\,
      Q => wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[7]_i_1_n_0\,
      Q => wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[8]_i_1_n_0\,
      Q => wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[9]_i_1_n_0\,
      Q => wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_dc_fwft_ext_as_49 is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_dc_fwft_ext_as_49 : entity is "wr_dc_fwft_ext_as";
end system_rp_oscilloscope_0_wr_dc_fwft_ext_as_49;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_dc_fwft_ext_as_49 is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \wr_data_count_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair19";
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wr_data_count_i_reg[8]_0\(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minusOp_carry_n_6,
      O => \wr_data_count_i[1]_i_1_n_0\
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      O => \wr_data_count_i[2]_i_1_n_0\
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_4,
      O => \wr_data_count_i[3]_i_1_n_0\
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_4,
      I3 => \minusOp_carry__0_n_7\,
      O => \wr_data_count_i[4]_i_1_n_0\
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__0_n_7\,
      I4 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[5]_i_1_n_0\
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_6,
      I3 => minusOp_carry_n_4,
      I4 => \minusOp_carry__0_n_6\,
      I5 => \minusOp_carry__0_n_5\,
      O => \wr_data_count_i[6]_i_1_n_0\
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[7]_i_1_n_0\
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__1_n_7\,
      O => \wr_data_count_i[8]_i_1_n_0\
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \minusOp_carry__1_n_7\,
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[9]_i_1_n_0\
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_5\,
      I1 => \minusOp_carry__0_n_7\,
      I2 => minusOp_carry_n_5,
      I3 => minusOp_carry_n_6,
      I4 => minusOp_carry_n_4,
      I5 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[1]_i_1_n_0\,
      Q => wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[2]_i_1_n_0\,
      Q => wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[3]_i_1_n_0\,
      Q => wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[4]_i_1_n_0\,
      Q => wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[5]_i_1_n_0\,
      Q => wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[6]_i_1_n_0\,
      Q => wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[7]_i_1_n_0\,
      Q => wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[8]_i_1_n_0\,
      Q => wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_data_count_i[9]_i_1_n_0\,
      Q => wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_status_flags_as : entity is "wr_status_flags_as";
end system_rp_oscilloscope_0_wr_status_flags_as;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_status_flags_as_26 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_status_flags_as_26 : entity is "wr_status_flags_as";
end system_rp_oscilloscope_0_wr_status_flags_as_26;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_status_flags_as_26 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_status_flags_as_35 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_status_flags_as_35 : entity is "wr_status_flags_as";
end system_rp_oscilloscope_0_wr_status_flags_as_35;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_status_flags_as_35 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_status_flags_as_5 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_status_flags_as_5 : entity is "wr_status_flags_as";
end system_rp_oscilloscope_0_wr_status_flags_as_5;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_status_flags_as_5 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_axi_bram_ctrl_top is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_axi_bram_ctrl_top : entity is "axi_bram_ctrl_top";
end system_rp_oscilloscope_0_axi_bram_ctrl_top;

architecture STRUCTURE of system_rp_oscilloscope_0_axi_bram_ctrl_top is
begin
\GEN_AXI4LITE.I_AXI_LITE\: entity work.system_rp_oscilloscope_0_axi_lite
     port map (
      bram_addr_a(9 downto 0) => bram_addr_a(9 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_divide is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dv_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    div_go : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dat_div_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dat_div_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dat_div_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dat_div_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_Y_reg[0][16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_divide : entity is "divide";
end system_rp_oscilloscope_0_divide;

architecture STRUCTURE of system_rp_oscilloscope_0_divide is
  signal R : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \R_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cnt : STD_LOGIC;
  signal \cnt_reg[0]_16\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dat_div[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data00 : STD_LOGIC;
  signal dv_o0 : STD_LOGIC;
  signal \i__carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal \pipe_dv[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_dv[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pipe_dv_reg[0]__0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv_reg[1]__0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Q_reg[1]_15\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Y_reg[1]_13\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_o[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_o[9]_i_1__0_n_0\ : STD_LOGIC;
  signal r_sign : STD_LOGIC;
  signal reg_Q : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \reg_Q[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_Q_reg[0]_14\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal reg_X : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_X[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][25]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][26]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][27]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][29]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][30]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][31]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][31]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_X[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal reg_Y : STD_LOGIC;
  signal \reg_Y_reg[0]_12\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_2r : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW_dat_div_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[0][1]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \cnt[0][2]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \cnt[0][3]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \cnt[0][4]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dv_o_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \pipe_dv[0]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][0]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][2]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][3]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][4]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \pipe_loop[1].pipe_dv[1]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \pipe_loop[1].pipe_dv[1]_i_2__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][10]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][11]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][12]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][13]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][14]_inv_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][1]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][2]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][3]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][4]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][5]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][6]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][7]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][8]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][9]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][0]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][10]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][11]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][12]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][13]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][14]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][15]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][16]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][17]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][18]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][19]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][1]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][20]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][21]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][22]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][23]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][24]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][25]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][26]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][27]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][28]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][29]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][2]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][30]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][31]_i_2__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][3]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][4]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][5]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][6]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][7]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][8]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][9]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \reg_X[0][0]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \reg_X[0][10]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \reg_X[0][11]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \reg_X[0][12]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \reg_X[0][13]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \reg_X[0][14]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \reg_X[0][15]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \reg_X[0][16]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \reg_X[0][17]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \reg_X[0][18]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \reg_X[0][19]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \reg_X[0][1]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \reg_X[0][20]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \reg_X[0][21]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \reg_X[0][22]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \reg_X[0][23]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \reg_X[0][24]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \reg_X[0][25]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \reg_X[0][26]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \reg_X[0][27]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \reg_X[0][28]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \reg_X[0][29]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \reg_X[0][2]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \reg_X[0][30]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \reg_X[0][31]_i_2__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \reg_X[0][3]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \reg_X[0][4]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \reg_X[0][5]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \reg_X[0][6]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \reg_X[0][7]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \reg_X[0][8]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \reg_X[0][9]_i_1__0\ : label is "soft_lutpair327";
begin
  SR(0) <= \^sr\(0);
\R[0][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      I1 => div_go,
      O => reg_Y
    );
\R[0][17]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pipe_dv_reg[0]__0\,
      I1 => m_axi_osc2_aresetn,
      O => cnt
    );
\R_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\,
      Q => \R_reg_n_0_[0][0]\,
      R => reg_Y
    );
\R_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\,
      Q => \R_reg_n_0_[0][10]\,
      R => reg_Y
    );
\R_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\,
      Q => \R_reg_n_0_[0][11]\,
      R => reg_Y
    );
\R_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\,
      Q => \R_reg_n_0_[0][12]\,
      R => reg_Y
    );
\R_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\,
      Q => \R_reg_n_0_[0][13]\,
      R => reg_Y
    );
\R_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\,
      Q => \R_reg_n_0_[0][14]\,
      R => reg_Y
    );
\R_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\,
      Q => \R_reg_n_0_[0][15]\,
      R => reg_Y
    );
\R_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\,
      Q => \R_reg_n_0_[0][16]\,
      R => reg_Y
    );
\R_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\,
      Q => r_sign,
      R => reg_Y
    );
\R_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\,
      Q => \R_reg_n_0_[0][1]\,
      R => reg_Y
    );
\R_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\,
      Q => \R_reg_n_0_[0][2]\,
      R => reg_Y
    );
\R_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\,
      Q => \R_reg_n_0_[0][3]\,
      R => reg_Y
    );
\R_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\,
      Q => \R_reg_n_0_[0][4]\,
      R => reg_Y
    );
\R_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\,
      Q => \R_reg_n_0_[0][5]\,
      R => reg_Y
    );
\R_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\,
      Q => \R_reg_n_0_[0][6]\,
      R => reg_Y
    );
\R_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\,
      Q => \R_reg_n_0_[0][7]\,
      R => reg_Y
    );
\R_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\,
      Q => \R_reg_n_0_[0][8]\,
      R => reg_Y
    );
\R_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\,
      Q => \R_reg_n_0_[0][9]\,
      R => reg_Y
    );
\cnt[0][0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_reg[0]_16\(0),
      O => p_0_in(0)
    );
\cnt[0][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg[0]_16\(0),
      I1 => \cnt_reg[0]_16\(1),
      O => p_0_in(1)
    );
\cnt[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_reg[0]_16\(2),
      I1 => \cnt_reg[0]_16\(1),
      I2 => \cnt_reg[0]_16\(0),
      O => p_0_in(2)
    );
\cnt[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_reg[0]_16\(3),
      I1 => \cnt_reg[0]_16\(0),
      I2 => \cnt_reg[0]_16\(1),
      I3 => \cnt_reg[0]_16\(2),
      O => p_0_in(3)
    );
\cnt[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_reg[0]_16\(4),
      I1 => \cnt_reg[0]_16\(2),
      I2 => \cnt_reg[0]_16\(1),
      I3 => \cnt_reg[0]_16\(0),
      I4 => \cnt_reg[0]_16\(3),
      O => p_0_in(4)
    );
\cnt[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_reg[0]_16\(5),
      I1 => \cnt_reg[0]_16\(3),
      I2 => \cnt_reg[0]_16\(0),
      I3 => \cnt_reg[0]_16\(1),
      I4 => \cnt_reg[0]_16\(2),
      I5 => \cnt_reg[0]_16\(4),
      O => p_0_in(5)
    );
\cnt_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(0),
      Q => \cnt_reg[0]_16\(0),
      S => reg_Y
    );
\cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(1),
      Q => \cnt_reg[0]_16\(1),
      R => reg_Y
    );
\cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(2),
      Q => \cnt_reg[0]_16\(2),
      R => reg_Y
    );
\cnt_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(3),
      Q => \cnt_reg[0]_16\(3),
      R => reg_Y
    );
\cnt_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(4),
      Q => \cnt_reg[0]_16\(4),
      R => reg_Y
    );
\cnt_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cnt,
      D => p_0_in(5),
      Q => \cnt_reg[0]_16\(5),
      R => reg_Y
    );
\dat_div[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_o(0),
      O => \dat_div[3]_i_5__0_n_0\
    );
\dat_div_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[7]_i_1__0_n_0\,
      CO(3) => \dat_div_reg[11]_i_1__0_n_0\,
      CO(2) => \dat_div_reg[11]_i_1__0_n_1\,
      CO(1) => \dat_div_reg[11]_i_1__0_n_2\,
      CO(0) => \dat_div_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \dat_div_reg[11]\(3 downto 0)
    );
\dat_div_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_dat_div_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dat_div_reg[15]_i_1__0_n_1\,
      CO(1) => \dat_div_reg[15]_i_1__0_n_2\,
      CO(0) => \dat_div_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \dat_div_reg[15]\(3 downto 0)
    );
\dat_div_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dat_div_reg[3]_i_1__0_n_0\,
      CO(2) => \dat_div_reg[3]_i_1__0_n_1\,
      CO(1) => \dat_div_reg[3]_i_1__0_n_2\,
      CO(0) => \dat_div_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dat_div_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \dat_div[3]_i_5__0_n_0\
    );
\dat_div_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[3]_i_1__0_n_0\,
      CO(3) => \dat_div_reg[7]_i_1__0_n_0\,
      CO(2) => \dat_div_reg[7]_i_1__0_n_1\,
      CO(1) => \dat_div_reg[7]_i_1__0_n_2\,
      CO(0) => \dat_div_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \dat_div_reg[7]\(3 downto 0)
    );
\dv_o_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2__0_n_0\,
      O => dv_o0
    );
dv_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => dv_o0,
      Q => dv_o,
      R => \^sr\(0)
    );
\event_op_reset_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      O => \^sr\(0)
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_sign,
      I1 => \R_reg_n_0_[0][16]\,
      O => \i__carry__3_i_1__4_n_0\
    );
\i__carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_2r(18),
      I1 => w_2r(17),
      O => \i__carry__3_i_1__5_n_0\
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_reg_n_0_[0][16]\,
      I1 => r_sign,
      O => \i__carry__3_i_2__4_n_0\
    );
\i__carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_2r(17),
      I1 => w_2r(18),
      O => \i__carry__3_i_2__5_n_0\
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_Y_reg[0]_12\(16),
      I1 => r_sign,
      I2 => \R_reg_n_0_[0][15]\,
      O => \i__carry__3_i_3__4_n_0\
    );
\i__carry__3_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pipe_loop[1].reg_Y_reg[1]_13\(16),
      I1 => w_2r(18),
      I2 => w_2r(16),
      O => \i__carry__3_i_3__5_n_0\
    );
\inst_loop[0].radix2_inst_blk.i_div_add_sub\: entity work.system_rp_oscilloscope_0_div_add_sub_rad2
     port map (
      D(17) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\,
      D(16) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\,
      D(15) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\,
      D(14) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\,
      D(13) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\,
      D(12) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\,
      D(11) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\,
      D(10) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\,
      D(9) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\,
      D(8) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\,
      D(7) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\,
      D(6) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\,
      D(5) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\,
      D(4) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\,
      D(3) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\,
      D(2) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\,
      D(1) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\,
      D(0) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\,
      O(2) => p_0_in0,
      O(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\,
      O(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\,
      Q(0) => data0(0),
      \R_reg[0][15]\(15 downto 0) => \reg_Y_reg[0]_12\(15 downto 0),
      \R_reg[0][17]\(0) => data00,
      \R_reg[0][17]_0\(17 downto 0) => R(17 downto 0),
      \R_reg[0][17]_1\(0) => reg_Q(0),
      S(2) => \i__carry__3_i_1__4_n_0\,
      S(1) => \i__carry__3_i_2__4_n_0\,
      S(0) => \i__carry__3_i_3__4_n_0\,
      \pipe_loop[1].R_reg[1][11]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\,
      \pipe_loop[1].R_reg[1][11]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\,
      \pipe_loop[1].R_reg[1][11]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\,
      \pipe_loop[1].R_reg[1][11]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\,
      \pipe_loop[1].R_reg[1][15]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\,
      \pipe_loop[1].R_reg[1][15]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\,
      \pipe_loop[1].R_reg[1][15]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\,
      \pipe_loop[1].R_reg[1][15]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\,
      \pipe_loop[1].R_reg[1][17]\ => \pipe_dv[0]_i_2__0_n_0\,
      \pipe_loop[1].R_reg[1][3]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\,
      \pipe_loop[1].R_reg[1][3]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\,
      \pipe_loop[1].R_reg[1][3]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\,
      \pipe_loop[1].R_reg[1][3]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\,
      \pipe_loop[1].R_reg[1][7]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\,
      \pipe_loop[1].R_reg[1][7]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\,
      \pipe_loop[1].R_reg[1][7]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\,
      \pipe_loop[1].R_reg[1][7]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\,
      \reg_Q_reg[0][0]\(16) => r_sign,
      \reg_Q_reg[0][0]\(15) => \R_reg_n_0_[0][15]\,
      \reg_Q_reg[0][0]\(14) => \R_reg_n_0_[0][14]\,
      \reg_Q_reg[0][0]\(13) => \R_reg_n_0_[0][13]\,
      \reg_Q_reg[0][0]\(12) => \R_reg_n_0_[0][12]\,
      \reg_Q_reg[0][0]\(11) => \R_reg_n_0_[0][11]\,
      \reg_Q_reg[0][0]\(10) => \R_reg_n_0_[0][10]\,
      \reg_Q_reg[0][0]\(9) => \R_reg_n_0_[0][9]\,
      \reg_Q_reg[0][0]\(8) => \R_reg_n_0_[0][8]\,
      \reg_Q_reg[0][0]\(7) => \R_reg_n_0_[0][7]\,
      \reg_Q_reg[0][0]\(6) => \R_reg_n_0_[0][6]\,
      \reg_Q_reg[0][0]\(5) => \R_reg_n_0_[0][5]\,
      \reg_Q_reg[0][0]\(4) => \R_reg_n_0_[0][4]\,
      \reg_Q_reg[0][0]\(3) => \R_reg_n_0_[0][3]\,
      \reg_Q_reg[0][0]\(2) => \R_reg_n_0_[0][2]\,
      \reg_Q_reg[0][0]\(1) => \R_reg_n_0_[0][1]\,
      \reg_Q_reg[0][0]\(0) => \R_reg_n_0_[0][0]\
    );
\inst_loop[1].radix2_inst_blk.i_div_add_sub\: entity work.system_rp_oscilloscope_0_div_add_sub_rad2_0
     port map (
      D(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\,
      O(2) => p_0_in0,
      O(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\,
      O(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\,
      Q(15 downto 0) => \pipe_loop[1].reg_Y_reg[1]_13\(15 downto 0),
      S(2) => \i__carry__3_i_1__5_n_0\,
      S(1) => \i__carry__3_i_2__5_n_0\,
      S(0) => \i__carry__3_i_3__5_n_0\,
      \pipe_loop[1].R_reg[1][10]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\,
      \pipe_loop[1].R_reg[1][10]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\,
      \pipe_loop[1].R_reg[1][10]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\,
      \pipe_loop[1].R_reg[1][10]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\,
      \pipe_loop[1].R_reg[1][14]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\,
      \pipe_loop[1].R_reg[1][14]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\,
      \pipe_loop[1].R_reg[1][14]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\,
      \pipe_loop[1].R_reg[1][14]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\,
      \pipe_loop[1].R_reg[1][6]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\,
      \pipe_loop[1].R_reg[1][6]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\,
      \pipe_loop[1].R_reg[1][6]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\,
      \pipe_loop[1].R_reg[1][6]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\,
      \pipe_loop[1].reg_X_reg[1][31]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\,
      \pipe_loop[1].reg_X_reg[1][31]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\,
      \pipe_loop[1].reg_X_reg[1][31]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\,
      \pipe_loop[1].reg_X_reg[1][31]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\,
      w_2r(17) => w_2r(18),
      w_2r(16 downto 0) => w_2r(16 downto 0)
    );
\pipe_dv[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \pipe_dv[0]_i_2__0_n_0\,
      I1 => \pipe_dv_reg[0]__0\,
      I2 => div_go,
      O => \pipe_dv[0]_i_1__0_n_0\
    );
\pipe_dv[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cnt_reg[0]_16\(1),
      I1 => \cnt_reg[0]_16\(0),
      I2 => \cnt_reg[0]_16\(2),
      I3 => \cnt_reg[0]_16\(4),
      I4 => \cnt_reg[0]_16\(3),
      I5 => \cnt_reg[0]_16\(5),
      O => \pipe_dv[0]_i_2__0_n_0\
    );
\pipe_dv_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \pipe_dv[0]_i_1__0_n_0\,
      Q => \pipe_dv_reg[0]__0\,
      R => \^sr\(0)
    );
\pipe_loop[1].R_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(0),
      Q => w_2r(1),
      R => '0'
    );
\pipe_loop[1].R_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(10),
      Q => w_2r(11),
      R => '0'
    );
\pipe_loop[1].R_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(11),
      Q => w_2r(12),
      R => '0'
    );
\pipe_loop[1].R_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(12),
      Q => w_2r(13),
      R => '0'
    );
\pipe_loop[1].R_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(13),
      Q => w_2r(14),
      R => '0'
    );
\pipe_loop[1].R_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(14),
      Q => w_2r(15),
      R => '0'
    );
\pipe_loop[1].R_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(15),
      Q => w_2r(16),
      R => '0'
    );
\pipe_loop[1].R_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(16),
      Q => w_2r(17),
      R => '0'
    );
\pipe_loop[1].R_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(17),
      Q => w_2r(18),
      R => '0'
    );
\pipe_loop[1].R_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(1),
      Q => w_2r(2),
      R => '0'
    );
\pipe_loop[1].R_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(2),
      Q => w_2r(3),
      R => '0'
    );
\pipe_loop[1].R_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(3),
      Q => w_2r(4),
      R => '0'
    );
\pipe_loop[1].R_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(4),
      Q => w_2r(5),
      R => '0'
    );
\pipe_loop[1].R_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(5),
      Q => w_2r(6),
      R => '0'
    );
\pipe_loop[1].R_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(6),
      Q => w_2r(7),
      R => '0'
    );
\pipe_loop[1].R_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(7),
      Q => w_2r(8),
      R => '0'
    );
\pipe_loop[1].R_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(8),
      Q => w_2r(9),
      R => '0'
    );
\pipe_loop[1].R_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => R(9),
      Q => w_2r(10),
      R => '0'
    );
\pipe_loop[1].cnt[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      O => \pipe_loop[1].cnt[1][0]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      O => \pipe_loop[1].cnt[1][1]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      O => \pipe_loop[1].cnt[1][2]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      O => \pipe_loop[1].cnt[1][3]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I4 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      O => \pipe_loop[1].cnt[1][4]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pipe_dv[0]_i_2__0_n_0\,
      I1 => m_axi_osc2_aresetn,
      O => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].cnt[1][5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I4 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I5 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      O => \pipe_loop[1].cnt[1][5]_i_2__0_n_0\
    );
\pipe_loop[1].cnt_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \pipe_loop[1].cnt[1][0]_i_1__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      R => \^sr\(0)
    );
\pipe_loop[1].cnt_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][1]_i_1__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      R => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].cnt_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][2]_i_1__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      R => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].cnt_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][3]_i_1__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      R => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].cnt_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][4]_i_1__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      R => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].cnt_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][5]_i_2__0_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      R => \pipe_loop[1].cnt[1][5]_i_1__0_n_0\
    );
\pipe_loop[1].pipe_dv[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCC8C"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2__0_n_0\,
      I4 => \pipe_dv[0]_i_2__0_n_0\,
      O => \pipe_loop[1].pipe_dv[1]_i_1__0_n_0\
    );
\pipe_loop[1].pipe_dv[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      O => \pipe_loop[1].pipe_dv[1]_i_2__0_n_0\
    );
\pipe_loop[1].pipe_dv_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \pipe_loop[1].pipe_dv[1]_i_1__0_n_0\,
      Q => \pipe_loop[1].pipe_dv_reg[1]__0\,
      R => \^sr\(0)
    );
\pipe_loop[1].reg_Q[1][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(9),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(9),
      O => reg_Q(10)
    );
\pipe_loop[1].reg_Q[1][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(10),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(10),
      O => reg_Q(11)
    );
\pipe_loop[1].reg_Q[1][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(11),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(11),
      O => reg_Q(12)
    );
\pipe_loop[1].reg_Q[1][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(12),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(12),
      O => reg_Q(13)
    );
\pipe_loop[1].reg_Q[1][14]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(13),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(13),
      O => reg_Q(14)
    );
\pipe_loop[1].reg_Q[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(0),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(0),
      O => reg_Q(1)
    );
\pipe_loop[1].reg_Q[1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(1),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(1),
      O => reg_Q(2)
    );
\pipe_loop[1].reg_Q[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(2),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(2),
      O => reg_Q(3)
    );
\pipe_loop[1].reg_Q[1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(3),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(3),
      O => reg_Q(4)
    );
\pipe_loop[1].reg_Q[1][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(4),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(4),
      O => reg_Q(5)
    );
\pipe_loop[1].reg_Q[1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(5),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(5),
      O => reg_Q(6)
    );
\pipe_loop[1].reg_Q[1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(6),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(6),
      O => reg_Q(7)
    );
\pipe_loop[1].reg_Q[1][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(7),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(7),
      O => reg_Q(8)
    );
\pipe_loop[1].reg_Q[1][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_14\(8),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_15\(8),
      O => reg_Q(9)
    );
\pipe_loop[1].reg_Q_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(0),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(0),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(10),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(10),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(11),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(11),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(12),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(12),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(13),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(13),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][14]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(14),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(14),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(1),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(1),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(2),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(2),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(3),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(3),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(4),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(4),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(5),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(5),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(6),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(6),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(7),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(7),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(8),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(8),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_Q(9),
      Q => \pipe_loop[1].reg_Q_reg[1]_15\(9),
      R => '0'
    );
\pipe_loop[1].reg_X[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(0),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => w_2r(0),
      O => reg_X(0)
    );
\pipe_loop[1].reg_X[1][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(10),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][9]\,
      O => reg_X(10)
    );
\pipe_loop[1].reg_X[1][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(11),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][10]\,
      O => reg_X(11)
    );
\pipe_loop[1].reg_X[1][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(12),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][11]\,
      O => reg_X(12)
    );
\pipe_loop[1].reg_X[1][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(13),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][12]\,
      O => reg_X(13)
    );
\pipe_loop[1].reg_X[1][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(14),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][13]\,
      O => reg_X(14)
    );
\pipe_loop[1].reg_X[1][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(15),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][14]\,
      O => reg_X(15)
    );
\pipe_loop[1].reg_X[1][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(16),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][15]\,
      O => reg_X(16)
    );
\pipe_loop[1].reg_X[1][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(17),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][16]\,
      O => reg_X(17)
    );
\pipe_loop[1].reg_X[1][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(18),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][17]\,
      O => reg_X(18)
    );
\pipe_loop[1].reg_X[1][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(19),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][18]\,
      O => reg_X(19)
    );
\pipe_loop[1].reg_X[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(1),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][0]\,
      O => reg_X(1)
    );
\pipe_loop[1].reg_X[1][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(20),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][19]\,
      O => reg_X(20)
    );
\pipe_loop[1].reg_X[1][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(21),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][20]\,
      O => reg_X(21)
    );
\pipe_loop[1].reg_X[1][22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(22),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][21]\,
      O => reg_X(22)
    );
\pipe_loop[1].reg_X[1][23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(23),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][22]\,
      O => reg_X(23)
    );
\pipe_loop[1].reg_X[1][24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(24),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][23]\,
      O => reg_X(24)
    );
\pipe_loop[1].reg_X[1][25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(25),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][24]\,
      O => reg_X(25)
    );
\pipe_loop[1].reg_X[1][26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(26),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][25]\,
      O => reg_X(26)
    );
\pipe_loop[1].reg_X[1][27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(27),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][26]\,
      O => reg_X(27)
    );
\pipe_loop[1].reg_X[1][28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(28),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][27]\,
      O => reg_X(28)
    );
\pipe_loop[1].reg_X[1][29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(29),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][28]\,
      O => reg_X(29)
    );
\pipe_loop[1].reg_X[1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(2),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][1]\,
      O => reg_X(2)
    );
\pipe_loop[1].reg_X[1][30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(30),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][29]\,
      O => reg_X(30)
    );
\pipe_loop[1].reg_X[1][31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_dv[0]_i_2__0_n_0\,
      O => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\
    );
\pipe_loop[1].reg_X[1][31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(31),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][30]\,
      O => reg_X(31)
    );
\pipe_loop[1].reg_X[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(3),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][2]\,
      O => reg_X(3)
    );
\pipe_loop[1].reg_X[1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(4),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][3]\,
      O => reg_X(4)
    );
\pipe_loop[1].reg_X[1][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(5),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][4]\,
      O => reg_X(5)
    );
\pipe_loop[1].reg_X[1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(6),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][5]\,
      O => reg_X(6)
    );
\pipe_loop[1].reg_X[1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(7),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][6]\,
      O => reg_X(7)
    );
\pipe_loop[1].reg_X[1][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(8),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][7]\,
      O => reg_X(8)
    );
\pipe_loop[1].reg_X[1][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(9),
      I1 => \pipe_dv[0]_i_2__0_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][8]\,
      O => reg_X(9)
    );
\pipe_loop[1].reg_X_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(0),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][0]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(10),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][10]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(11),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][11]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(12),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][12]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(13),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][13]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(14),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][14]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(15),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][15]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(16),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][16]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(17),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][17]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(18),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][18]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(19),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][19]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(1),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][1]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(20),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][20]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(21),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][21]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(22),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][22]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(23),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][23]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(24),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][24]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(25),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][25]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(26),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][26]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(27),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][27]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(28),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][28]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(29),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][29]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(2),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][2]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(30),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][30]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(31),
      Q => w_2r(0),
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(3),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][3]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(4),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][4]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(5),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][5]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(6),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][6]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(7),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][7]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(8),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][8]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1__0_n_0\,
      D => reg_X(9),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][9]\,
      R => '0'
    );
\pipe_loop[1].reg_Y[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pipe_dv[0]_i_2__0_n_0\,
      I1 => m_axi_osc2_aresetn,
      O => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\
    );
\pipe_loop[1].reg_Y_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(0),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(0),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(10),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(10),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(11),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(11),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(12),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(12),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(13),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(13),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(14),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(14),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(15),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(15),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(16),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(16),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(1),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(1),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(2),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(2),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(3),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(3),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(4),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(4),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(5),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(5),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(6),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(6),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(7),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(7),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(8),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(8),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1__0_n_0\,
      D => \reg_Y_reg[0]_12\(9),
      Q => \pipe_loop[1].reg_Y_reg[1]_13\(9),
      R => '0'
    );
\q_o[10]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(9),
      O => \q_o[10]_i_1__0_n_0\
    );
\q_o[11]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(10),
      O => \q_o[11]_i_1__0_n_0\
    );
\q_o[12]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(11),
      O => \q_o[12]_i_1__0_n_0\
    );
\q_o[13]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(12),
      O => \q_o[13]_i_1__0_n_0\
    );
\q_o[14]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(13),
      O => \q_o[14]_i_1__0_n_0\
    );
\q_o[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2__0_n_0\,
      I4 => m_axi_osc2_aresetn,
      O => \q_o[15]_i_1__0_n_0\
    );
\q_o[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(0),
      O => \q_o[1]_i_1__0_n_0\
    );
\q_o[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(1),
      O => \q_o[2]_i_1__0_n_0\
    );
\q_o[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(2),
      O => \q_o[3]_i_1__0_n_0\
    );
\q_o[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(3),
      O => \q_o[4]_i_1__0_n_0\
    );
\q_o[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(4),
      O => \q_o[5]_i_1__0_n_0\
    );
\q_o[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(5),
      O => \q_o[6]_i_1__0_n_0\
    );
\q_o[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(6),
      O => \q_o[7]_i_1__0_n_0\
    );
\q_o[8]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(7),
      O => \q_o[8]_i_1__0_n_0\
    );
\q_o[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_15\(8),
      O => \q_o[9]_i_1__0_n_0\
    );
\q_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\,
      Q => q_o(0),
      R => '0'
    );
\q_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[10]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(9),
      R => '0'
    );
\q_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[11]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(10),
      R => '0'
    );
\q_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[12]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(11),
      R => '0'
    );
\q_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[13]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(12),
      R => '0'
    );
\q_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[14]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(13),
      R => '0'
    );
\q_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \pipe_loop[1].reg_Q_reg[1]_15\(14),
      Q => \q_o_reg[15]_0\(14),
      R => '0'
    );
\q_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[1]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(0),
      R => '0'
    );
\q_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[2]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(1),
      R => '0'
    );
\q_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[3]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(2),
      R => '0'
    );
\q_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[4]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(3),
      R => '0'
    );
\q_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[5]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(4),
      R => '0'
    );
\q_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[6]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(5),
      R => '0'
    );
\q_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[7]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(6),
      R => '0'
    );
\q_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[8]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(7),
      R => '0'
    );
\q_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \q_o[15]_i_1__0_n_0\,
      D => \q_o[9]_i_1__0_n_0\,
      Q => \q_o_reg[15]_0\(8),
      R => '0'
    );
\reg_Q[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      I1 => \pipe_dv_reg[0]__0\,
      I2 => div_go,
      O => \reg_Q[0][13]_i_1__0_n_0\
    );
\reg_Q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => data00,
      Q => \reg_Q_reg[0]_14\(0),
      R => '0'
    );
\reg_Q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(9),
      Q => \reg_Q_reg[0]_14\(10),
      R => '0'
    );
\reg_Q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(10),
      Q => \reg_Q_reg[0]_14\(11),
      R => '0'
    );
\reg_Q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(11),
      Q => \reg_Q_reg[0]_14\(12),
      R => '0'
    );
\reg_Q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(12),
      Q => \reg_Q_reg[0]_14\(13),
      R => '0'
    );
\reg_Q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(0),
      Q => \reg_Q_reg[0]_14\(1),
      R => '0'
    );
\reg_Q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(1),
      Q => \reg_Q_reg[0]_14\(2),
      R => '0'
    );
\reg_Q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(2),
      Q => \reg_Q_reg[0]_14\(3),
      R => '0'
    );
\reg_Q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(3),
      Q => \reg_Q_reg[0]_14\(4),
      R => '0'
    );
\reg_Q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(4),
      Q => \reg_Q_reg[0]_14\(5),
      R => '0'
    );
\reg_Q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(5),
      Q => \reg_Q_reg[0]_14\(6),
      R => '0'
    );
\reg_Q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(6),
      Q => \reg_Q_reg[0]_14\(7),
      R => '0'
    );
\reg_Q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(7),
      Q => \reg_Q_reg[0]_14\(8),
      R => '0'
    );
\reg_Q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_Q[0][13]_i_1__0_n_0\,
      D => \reg_Q_reg[0]_14\(8),
      Q => \reg_Q_reg[0]_14\(9),
      R => '0'
    );
\reg_X[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => div_go,
      I2 => data0(0),
      O => \reg_X[0][0]_i_1__0_n_0\
    );
\reg_X[0][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => div_go,
      I2 => data0(10),
      O => \reg_X[0][10]_i_1__0_n_0\
    );
\reg_X[0][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => div_go,
      I2 => data0(11),
      O => \reg_X[0][11]_i_1__0_n_0\
    );
\reg_X[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => div_go,
      I2 => data0(12),
      O => \reg_X[0][12]_i_1__0_n_0\
    );
\reg_X[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => div_go,
      I2 => data0(13),
      O => \reg_X[0][13]_i_1__0_n_0\
    );
\reg_X[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => div_go,
      I2 => data0(14),
      O => \reg_X[0][14]_i_1__0_n_0\
    );
\reg_X[0][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => div_go,
      I2 => data0(15),
      O => \reg_X[0][15]_i_1__0_n_0\
    );
\reg_X[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => div_go,
      I2 => data0(16),
      O => \reg_X[0][16]_i_1__0_n_0\
    );
\reg_X[0][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => div_go,
      I2 => data0(17),
      O => \reg_X[0][17]_i_1__0_n_0\
    );
\reg_X[0][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => div_go,
      I2 => data0(18),
      O => \reg_X[0][18]_i_1__0_n_0\
    );
\reg_X[0][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => div_go,
      I2 => data0(19),
      O => \reg_X[0][19]_i_1__0_n_0\
    );
\reg_X[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => div_go,
      I2 => data0(1),
      O => \reg_X[0][1]_i_1__0_n_0\
    );
\reg_X[0][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => div_go,
      I2 => data0(20),
      O => \reg_X[0][20]_i_1__0_n_0\
    );
\reg_X[0][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => div_go,
      I2 => data0(21),
      O => \reg_X[0][21]_i_1__0_n_0\
    );
\reg_X[0][22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => div_go,
      I2 => data0(22),
      O => \reg_X[0][22]_i_1__0_n_0\
    );
\reg_X[0][23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => div_go,
      I2 => data0(23),
      O => \reg_X[0][23]_i_1__0_n_0\
    );
\reg_X[0][24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => div_go,
      I2 => data0(24),
      O => \reg_X[0][24]_i_1__0_n_0\
    );
\reg_X[0][25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => div_go,
      I2 => data0(25),
      O => \reg_X[0][25]_i_1__0_n_0\
    );
\reg_X[0][26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => div_go,
      I2 => data0(26),
      O => \reg_X[0][26]_i_1__0_n_0\
    );
\reg_X[0][27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => div_go,
      I2 => data0(27),
      O => \reg_X[0][27]_i_1__0_n_0\
    );
\reg_X[0][28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => div_go,
      I2 => data0(28),
      O => \reg_X[0][28]_i_1__0_n_0\
    );
\reg_X[0][29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => div_go,
      I2 => data0(29),
      O => \reg_X[0][29]_i_1__0_n_0\
    );
\reg_X[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => div_go,
      I2 => data0(2),
      O => \reg_X[0][2]_i_1__0_n_0\
    );
\reg_X[0][30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => div_go,
      I2 => data0(30),
      O => \reg_X[0][30]_i_1__0_n_0\
    );
\reg_X[0][31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \pipe_dv_reg[0]__0\,
      I1 => div_go,
      I2 => m_axi_osc2_aresetn,
      O => \reg_X[0][31]_i_1__0_n_0\
    );
\reg_X[0][31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => div_go,
      I2 => data0(31),
      O => \reg_X[0][31]_i_2__0_n_0\
    );
\reg_X[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => div_go,
      I2 => data0(3),
      O => \reg_X[0][3]_i_1__0_n_0\
    );
\reg_X[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => div_go,
      I2 => data0(4),
      O => \reg_X[0][4]_i_1__0_n_0\
    );
\reg_X[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => div_go,
      I2 => data0(5),
      O => \reg_X[0][5]_i_1__0_n_0\
    );
\reg_X[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => div_go,
      I2 => data0(6),
      O => \reg_X[0][6]_i_1__0_n_0\
    );
\reg_X[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => div_go,
      I2 => data0(7),
      O => \reg_X[0][7]_i_1__0_n_0\
    );
\reg_X[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => div_go,
      I2 => data0(8),
      O => \reg_X[0][8]_i_1__0_n_0\
    );
\reg_X[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => div_go,
      I2 => data0(9),
      O => \reg_X[0][9]_i_1__0_n_0\
    );
\reg_X_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][0]_i_1__0_n_0\,
      Q => data0(1),
      R => '0'
    );
\reg_X_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][10]_i_1__0_n_0\,
      Q => data0(11),
      R => '0'
    );
\reg_X_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][11]_i_1__0_n_0\,
      Q => data0(12),
      R => '0'
    );
\reg_X_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][12]_i_1__0_n_0\,
      Q => data0(13),
      R => '0'
    );
\reg_X_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][13]_i_1__0_n_0\,
      Q => data0(14),
      R => '0'
    );
\reg_X_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][14]_i_1__0_n_0\,
      Q => data0(15),
      R => '0'
    );
\reg_X_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][15]_i_1__0_n_0\,
      Q => data0(16),
      R => '0'
    );
\reg_X_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][16]_i_1__0_n_0\,
      Q => data0(17),
      R => '0'
    );
\reg_X_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][17]_i_1__0_n_0\,
      Q => data0(18),
      R => '0'
    );
\reg_X_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][18]_i_1__0_n_0\,
      Q => data0(19),
      R => '0'
    );
\reg_X_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][19]_i_1__0_n_0\,
      Q => data0(20),
      R => '0'
    );
\reg_X_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][1]_i_1__0_n_0\,
      Q => data0(2),
      R => '0'
    );
\reg_X_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][20]_i_1__0_n_0\,
      Q => data0(21),
      R => '0'
    );
\reg_X_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][21]_i_1__0_n_0\,
      Q => data0(22),
      R => '0'
    );
\reg_X_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][22]_i_1__0_n_0\,
      Q => data0(23),
      R => '0'
    );
\reg_X_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][23]_i_1__0_n_0\,
      Q => data0(24),
      R => '0'
    );
\reg_X_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][24]_i_1__0_n_0\,
      Q => data0(25),
      R => '0'
    );
\reg_X_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][25]_i_1__0_n_0\,
      Q => data0(26),
      R => '0'
    );
\reg_X_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][26]_i_1__0_n_0\,
      Q => data0(27),
      R => '0'
    );
\reg_X_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][27]_i_1__0_n_0\,
      Q => data0(28),
      R => '0'
    );
\reg_X_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][28]_i_1__0_n_0\,
      Q => data0(29),
      R => '0'
    );
\reg_X_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][29]_i_1__0_n_0\,
      Q => data0(30),
      R => '0'
    );
\reg_X_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][2]_i_1__0_n_0\,
      Q => data0(3),
      R => '0'
    );
\reg_X_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][30]_i_1__0_n_0\,
      Q => data0(31),
      R => '0'
    );
\reg_X_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][31]_i_2__0_n_0\,
      Q => data0(0),
      R => '0'
    );
\reg_X_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][3]_i_1__0_n_0\,
      Q => data0(4),
      R => '0'
    );
\reg_X_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][4]_i_1__0_n_0\,
      Q => data0(5),
      R => '0'
    );
\reg_X_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][5]_i_1__0_n_0\,
      Q => data0(6),
      R => '0'
    );
\reg_X_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][6]_i_1__0_n_0\,
      Q => data0(7),
      R => '0'
    );
\reg_X_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][7]_i_1__0_n_0\,
      Q => data0(8),
      R => '0'
    );
\reg_X_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][8]_i_1__0_n_0\,
      Q => data0(9),
      R => '0'
    );
\reg_X_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \reg_X[0][31]_i_1__0_n_0\,
      D => \reg_X[0][9]_i_1__0_n_0\,
      Q => data0(10),
      R => '0'
    );
\reg_Y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(0),
      Q => \reg_Y_reg[0]_12\(0),
      R => '0'
    );
\reg_Y_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(10),
      Q => \reg_Y_reg[0]_12\(10),
      R => '0'
    );
\reg_Y_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(11),
      Q => \reg_Y_reg[0]_12\(11),
      R => '0'
    );
\reg_Y_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(12),
      Q => \reg_Y_reg[0]_12\(12),
      R => '0'
    );
\reg_Y_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(13),
      Q => \reg_Y_reg[0]_12\(13),
      R => '0'
    );
\reg_Y_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(14),
      Q => \reg_Y_reg[0]_12\(14),
      R => '0'
    );
\reg_Y_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(15),
      Q => \reg_Y_reg[0]_12\(15),
      R => '0'
    );
\reg_Y_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(16),
      Q => \reg_Y_reg[0]_12\(16),
      R => '0'
    );
\reg_Y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(1),
      Q => \reg_Y_reg[0]_12\(1),
      R => '0'
    );
\reg_Y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(2),
      Q => \reg_Y_reg[0]_12\(2),
      R => '0'
    );
\reg_Y_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(3),
      Q => \reg_Y_reg[0]_12\(3),
      R => '0'
    );
\reg_Y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(4),
      Q => \reg_Y_reg[0]_12\(4),
      R => '0'
    );
\reg_Y_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(5),
      Q => \reg_Y_reg[0]_12\(5),
      R => '0'
    );
\reg_Y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(6),
      Q => \reg_Y_reg[0]_12\(6),
      R => '0'
    );
\reg_Y_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(7),
      Q => \reg_Y_reg[0]_12\(7),
      R => '0'
    );
\reg_Y_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(8),
      Q => \reg_Y_reg[0]_12\(8),
      R => '0'
    );
\reg_Y_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(9),
      Q => \reg_Y_reg[0]_12\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_divide_18 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dv_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    div_go : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dat_div_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dat_div_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dat_div_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dat_div_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_Y_reg[0][16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_divide_18 : entity is "divide";
end system_rp_oscilloscope_0_divide_18;

architecture STRUCTURE of system_rp_oscilloscope_0_divide_18 is
  signal R : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \R_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \R_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cnt : STD_LOGIC;
  signal \cnt_reg[0]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dat_div[3]_i_5_n_0\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dat_div_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dat_div_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dat_div_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dat_div_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data00 : STD_LOGIC;
  signal dv_o0 : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\ : STD_LOGIC;
  signal \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\ : STD_LOGIC;
  signal \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal \pipe_dv[0]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_dv[0]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_dv_reg[0]__0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \pipe_loop[1].cnt_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv[1]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv[1]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].pipe_dv_reg[1]__0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Q_reg[1]_3\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \pipe_loop[1].reg_X[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_X_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Y[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_loop[1].reg_Y_reg[1]_1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_o[9]_i_1_n_0\ : STD_LOGIC;
  signal r_sign : STD_LOGIC;
  signal reg_Q : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \reg_Q[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_Q_reg[0]_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal reg_X : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_X[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_X[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_X[0][9]_i_1_n_0\ : STD_LOGIC;
  signal reg_Y : STD_LOGIC;
  signal \reg_Y_reg[0]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_2r : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW_dat_div_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[0][1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cnt[0][2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cnt[0][3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \cnt[0][4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of dv_o_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pipe_dv[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \pipe_loop[1].cnt[1][4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \pipe_loop[1].pipe_dv[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pipe_loop[1].pipe_dv[1]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][14]_inv_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_Q[1][9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][11]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][13]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][14]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][18]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][19]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][22]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][23]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][24]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][26]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][27]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][28]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][29]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][31]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pipe_loop[1].reg_X[1][9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \reg_X[0][0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_X[0][10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg_X[0][11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg_X[0][12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \reg_X[0][13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \reg_X[0][14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \reg_X[0][15]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \reg_X[0][16]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_X[0][17]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_X[0][18]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \reg_X[0][19]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \reg_X[0][1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_X[0][20]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_X[0][21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_X[0][22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \reg_X[0][23]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \reg_X[0][24]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \reg_X[0][25]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \reg_X[0][26]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \reg_X[0][27]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \reg_X[0][28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \reg_X[0][29]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \reg_X[0][2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_X[0][30]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \reg_X[0][31]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \reg_X[0][3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_X[0][4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \reg_X[0][5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \reg_X[0][6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg_X[0][7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg_X[0][8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_X[0][9]_i_1\ : label is "soft_lutpair131";
begin
  SR(0) <= \^sr\(0);
\R[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      I1 => div_go,
      O => reg_Y
    );
\R[0][17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pipe_dv_reg[0]__0\,
      I1 => m_axi_osc1_aresetn,
      O => cnt
    );
\R_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\,
      Q => \R_reg_n_0_[0][0]\,
      R => reg_Y
    );
\R_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\,
      Q => \R_reg_n_0_[0][10]\,
      R => reg_Y
    );
\R_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\,
      Q => \R_reg_n_0_[0][11]\,
      R => reg_Y
    );
\R_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\,
      Q => \R_reg_n_0_[0][12]\,
      R => reg_Y
    );
\R_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\,
      Q => \R_reg_n_0_[0][13]\,
      R => reg_Y
    );
\R_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\,
      Q => \R_reg_n_0_[0][14]\,
      R => reg_Y
    );
\R_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\,
      Q => \R_reg_n_0_[0][15]\,
      R => reg_Y
    );
\R_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\,
      Q => \R_reg_n_0_[0][16]\,
      R => reg_Y
    );
\R_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\,
      Q => r_sign,
      R => reg_Y
    );
\R_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\,
      Q => \R_reg_n_0_[0][1]\,
      R => reg_Y
    );
\R_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\,
      Q => \R_reg_n_0_[0][2]\,
      R => reg_Y
    );
\R_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\,
      Q => \R_reg_n_0_[0][3]\,
      R => reg_Y
    );
\R_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\,
      Q => \R_reg_n_0_[0][4]\,
      R => reg_Y
    );
\R_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\,
      Q => \R_reg_n_0_[0][5]\,
      R => reg_Y
    );
\R_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\,
      Q => \R_reg_n_0_[0][6]\,
      R => reg_Y
    );
\R_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\,
      Q => \R_reg_n_0_[0][7]\,
      R => reg_Y
    );
\R_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\,
      Q => \R_reg_n_0_[0][8]\,
      R => reg_Y
    );
\R_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\,
      Q => \R_reg_n_0_[0][9]\,
      R => reg_Y
    );
\cnt[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_reg[0]_4\(0),
      O => p_0_in(0)
    );
\cnt[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg[0]_4\(0),
      I1 => \cnt_reg[0]_4\(1),
      O => p_0_in(1)
    );
\cnt[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_reg[0]_4\(2),
      I1 => \cnt_reg[0]_4\(1),
      I2 => \cnt_reg[0]_4\(0),
      O => p_0_in(2)
    );
\cnt[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_reg[0]_4\(3),
      I1 => \cnt_reg[0]_4\(0),
      I2 => \cnt_reg[0]_4\(1),
      I3 => \cnt_reg[0]_4\(2),
      O => p_0_in(3)
    );
\cnt[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_reg[0]_4\(4),
      I1 => \cnt_reg[0]_4\(2),
      I2 => \cnt_reg[0]_4\(1),
      I3 => \cnt_reg[0]_4\(0),
      I4 => \cnt_reg[0]_4\(3),
      O => p_0_in(4)
    );
\cnt[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_reg[0]_4\(5),
      I1 => \cnt_reg[0]_4\(3),
      I2 => \cnt_reg[0]_4\(0),
      I3 => \cnt_reg[0]_4\(1),
      I4 => \cnt_reg[0]_4\(2),
      I5 => \cnt_reg[0]_4\(4),
      O => p_0_in(5)
    );
\cnt_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(0),
      Q => \cnt_reg[0]_4\(0),
      S => reg_Y
    );
\cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(1),
      Q => \cnt_reg[0]_4\(1),
      R => reg_Y
    );
\cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(2),
      Q => \cnt_reg[0]_4\(2),
      R => reg_Y
    );
\cnt_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(3),
      Q => \cnt_reg[0]_4\(3),
      R => reg_Y
    );
\cnt_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(4),
      Q => \cnt_reg[0]_4\(4),
      R => reg_Y
    );
\cnt_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cnt,
      D => p_0_in(5),
      Q => \cnt_reg[0]_4\(5),
      R => reg_Y
    );
\dat_div[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_o(0),
      O => \dat_div[3]_i_5_n_0\
    );
\dat_div_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[7]_i_1_n_0\,
      CO(3) => \dat_div_reg[11]_i_1_n_0\,
      CO(2) => \dat_div_reg[11]_i_1_n_1\,
      CO(1) => \dat_div_reg[11]_i_1_n_2\,
      CO(0) => \dat_div_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \dat_div_reg[11]\(3 downto 0)
    );
\dat_div_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[11]_i_1_n_0\,
      CO(3) => \NLW_dat_div_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dat_div_reg[15]_i_1_n_1\,
      CO(1) => \dat_div_reg[15]_i_1_n_2\,
      CO(0) => \dat_div_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \dat_div_reg[15]\(3 downto 0)
    );
\dat_div_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dat_div_reg[3]_i_1_n_0\,
      CO(2) => \dat_div_reg[3]_i_1_n_1\,
      CO(1) => \dat_div_reg[3]_i_1_n_2\,
      CO(0) => \dat_div_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dat_div_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \dat_div[3]_i_5_n_0\
    );
\dat_div_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dat_div_reg[3]_i_1_n_0\,
      CO(3) => \dat_div_reg[7]_i_1_n_0\,
      CO(2) => \dat_div_reg[7]_i_1_n_1\,
      CO(1) => \dat_div_reg[7]_i_1_n_2\,
      CO(0) => \dat_div_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \dat_div_reg[7]\(3 downto 0)
    );
dv_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2_n_0\,
      O => dv_o0
    );
dv_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => dv_o0,
      Q => dv_o,
      R => \^sr\(0)
    );
event_op_reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      O => \^sr\(0)
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_sign,
      I1 => \R_reg_n_0_[0][16]\,
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_2r(18),
      I1 => w_2r(17),
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_reg_n_0_[0][16]\,
      I1 => r_sign,
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_2r(17),
      I1 => w_2r(18),
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_Y_reg[0]_0\(16),
      I1 => r_sign,
      I2 => \R_reg_n_0_[0][15]\,
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pipe_loop[1].reg_Y_reg[1]_1\(16),
      I1 => w_2r(18),
      I2 => w_2r(16),
      O => \i__carry__3_i_3__1_n_0\
    );
\inst_loop[0].radix2_inst_blk.i_div_add_sub\: entity work.system_rp_oscilloscope_0_div_add_sub_rad2_19
     port map (
      D(17) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_0\,
      D(16) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_1\,
      D(15) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_2\,
      D(14) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_3\,
      D(13) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_4\,
      D(12) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_5\,
      D(11) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_6\,
      D(10) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_7\,
      D(9) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_8\,
      D(8) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_9\,
      D(7) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_10\,
      D(6) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_11\,
      D(5) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_12\,
      D(4) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_13\,
      D(3) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_14\,
      D(2) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_15\,
      D(1) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_16\,
      D(0) => \inst_loop[0].radix2_inst_blk.i_div_add_sub_n_17\,
      O(2) => p_0_in0,
      O(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\,
      O(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\,
      Q(0) => data0(0),
      \R_reg[0][15]\(15 downto 0) => \reg_Y_reg[0]_0\(15 downto 0),
      \R_reg[0][17]\(0) => data00,
      \R_reg[0][17]_0\(17 downto 0) => R(17 downto 0),
      \R_reg[0][17]_1\(0) => reg_Q(0),
      S(2) => \i__carry__3_i_1__1_n_0\,
      S(1) => \i__carry__3_i_2__1_n_0\,
      S(0) => \i__carry__3_i_3__0_n_0\,
      \pipe_loop[1].R_reg[1][11]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\,
      \pipe_loop[1].R_reg[1][11]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\,
      \pipe_loop[1].R_reg[1][11]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\,
      \pipe_loop[1].R_reg[1][11]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\,
      \pipe_loop[1].R_reg[1][15]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\,
      \pipe_loop[1].R_reg[1][15]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\,
      \pipe_loop[1].R_reg[1][15]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\,
      \pipe_loop[1].R_reg[1][15]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\,
      \pipe_loop[1].R_reg[1][17]\ => \pipe_dv[0]_i_2_n_0\,
      \pipe_loop[1].R_reg[1][3]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\,
      \pipe_loop[1].R_reg[1][3]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\,
      \pipe_loop[1].R_reg[1][3]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\,
      \pipe_loop[1].R_reg[1][3]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\,
      \pipe_loop[1].R_reg[1][7]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\,
      \pipe_loop[1].R_reg[1][7]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\,
      \pipe_loop[1].R_reg[1][7]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\,
      \pipe_loop[1].R_reg[1][7]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\,
      \reg_Q_reg[0][0]\(16) => r_sign,
      \reg_Q_reg[0][0]\(15) => \R_reg_n_0_[0][15]\,
      \reg_Q_reg[0][0]\(14) => \R_reg_n_0_[0][14]\,
      \reg_Q_reg[0][0]\(13) => \R_reg_n_0_[0][13]\,
      \reg_Q_reg[0][0]\(12) => \R_reg_n_0_[0][12]\,
      \reg_Q_reg[0][0]\(11) => \R_reg_n_0_[0][11]\,
      \reg_Q_reg[0][0]\(10) => \R_reg_n_0_[0][10]\,
      \reg_Q_reg[0][0]\(9) => \R_reg_n_0_[0][9]\,
      \reg_Q_reg[0][0]\(8) => \R_reg_n_0_[0][8]\,
      \reg_Q_reg[0][0]\(7) => \R_reg_n_0_[0][7]\,
      \reg_Q_reg[0][0]\(6) => \R_reg_n_0_[0][6]\,
      \reg_Q_reg[0][0]\(5) => \R_reg_n_0_[0][5]\,
      \reg_Q_reg[0][0]\(4) => \R_reg_n_0_[0][4]\,
      \reg_Q_reg[0][0]\(3) => \R_reg_n_0_[0][3]\,
      \reg_Q_reg[0][0]\(2) => \R_reg_n_0_[0][2]\,
      \reg_Q_reg[0][0]\(1) => \R_reg_n_0_[0][1]\,
      \reg_Q_reg[0][0]\(0) => \R_reg_n_0_[0][0]\
    );
\inst_loop[1].radix2_inst_blk.i_div_add_sub\: entity work.system_rp_oscilloscope_0_div_add_sub_rad2_20
     port map (
      D(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\,
      O(2) => p_0_in0,
      O(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_17\,
      O(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_18\,
      Q(15 downto 0) => \pipe_loop[1].reg_Y_reg[1]_1\(15 downto 0),
      S(2) => \i__carry__3_i_1__2_n_0\,
      S(1) => \i__carry__3_i_2__2_n_0\,
      S(0) => \i__carry__3_i_3__1_n_0\,
      \pipe_loop[1].R_reg[1][10]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_8\,
      \pipe_loop[1].R_reg[1][10]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_9\,
      \pipe_loop[1].R_reg[1][10]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_10\,
      \pipe_loop[1].R_reg[1][10]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_11\,
      \pipe_loop[1].R_reg[1][14]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_12\,
      \pipe_loop[1].R_reg[1][14]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_13\,
      \pipe_loop[1].R_reg[1][14]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_14\,
      \pipe_loop[1].R_reg[1][14]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_15\,
      \pipe_loop[1].R_reg[1][6]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_4\,
      \pipe_loop[1].R_reg[1][6]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_5\,
      \pipe_loop[1].R_reg[1][6]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_6\,
      \pipe_loop[1].R_reg[1][6]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_7\,
      \pipe_loop[1].reg_X_reg[1][31]\(3) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_0\,
      \pipe_loop[1].reg_X_reg[1][31]\(2) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_1\,
      \pipe_loop[1].reg_X_reg[1][31]\(1) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_2\,
      \pipe_loop[1].reg_X_reg[1][31]\(0) => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_3\,
      w_2r(17) => w_2r(18),
      w_2r(16 downto 0) => w_2r(16 downto 0)
    );
\pipe_dv[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \pipe_dv[0]_i_2_n_0\,
      I1 => \pipe_dv_reg[0]__0\,
      I2 => div_go,
      O => \pipe_dv[0]_i_1_n_0\
    );
\pipe_dv[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cnt_reg[0]_4\(1),
      I1 => \cnt_reg[0]_4\(0),
      I2 => \cnt_reg[0]_4\(2),
      I3 => \cnt_reg[0]_4\(4),
      I4 => \cnt_reg[0]_4\(3),
      I5 => \cnt_reg[0]_4\(5),
      O => \pipe_dv[0]_i_2_n_0\
    );
\pipe_dv_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \pipe_dv[0]_i_1_n_0\,
      Q => \pipe_dv_reg[0]__0\,
      R => \^sr\(0)
    );
\pipe_loop[1].R_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(0),
      Q => w_2r(1),
      R => '0'
    );
\pipe_loop[1].R_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(10),
      Q => w_2r(11),
      R => '0'
    );
\pipe_loop[1].R_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(11),
      Q => w_2r(12),
      R => '0'
    );
\pipe_loop[1].R_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(12),
      Q => w_2r(13),
      R => '0'
    );
\pipe_loop[1].R_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(13),
      Q => w_2r(14),
      R => '0'
    );
\pipe_loop[1].R_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(14),
      Q => w_2r(15),
      R => '0'
    );
\pipe_loop[1].R_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(15),
      Q => w_2r(16),
      R => '0'
    );
\pipe_loop[1].R_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(16),
      Q => w_2r(17),
      R => '0'
    );
\pipe_loop[1].R_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(17),
      Q => w_2r(18),
      R => '0'
    );
\pipe_loop[1].R_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(1),
      Q => w_2r(2),
      R => '0'
    );
\pipe_loop[1].R_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(2),
      Q => w_2r(3),
      R => '0'
    );
\pipe_loop[1].R_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(3),
      Q => w_2r(4),
      R => '0'
    );
\pipe_loop[1].R_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(4),
      Q => w_2r(5),
      R => '0'
    );
\pipe_loop[1].R_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(5),
      Q => w_2r(6),
      R => '0'
    );
\pipe_loop[1].R_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(6),
      Q => w_2r(7),
      R => '0'
    );
\pipe_loop[1].R_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(7),
      Q => w_2r(8),
      R => '0'
    );
\pipe_loop[1].R_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(8),
      Q => w_2r(9),
      R => '0'
    );
\pipe_loop[1].R_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => R(9),
      Q => w_2r(10),
      R => '0'
    );
\pipe_loop[1].cnt[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      O => \pipe_loop[1].cnt[1][0]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      O => \pipe_loop[1].cnt[1][1]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      O => \pipe_loop[1].cnt[1][2]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      O => \pipe_loop[1].cnt[1][3]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I4 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      O => \pipe_loop[1].cnt[1][4]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pipe_dv[0]_i_2_n_0\,
      I1 => m_axi_osc1_aresetn,
      O => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].cnt[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I4 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I5 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      O => \pipe_loop[1].cnt[1][5]_i_2_n_0\
    );
\pipe_loop[1].cnt_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \pipe_loop[1].cnt[1][0]_i_1_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      R => \^sr\(0)
    );
\pipe_loop[1].cnt_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][1]_i_1_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      R => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].cnt_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][2]_i_1_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      R => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].cnt_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][3]_i_1_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      R => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].cnt_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][4]_i_1_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      R => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].cnt_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].pipe_dv_reg[1]__0\,
      D => \pipe_loop[1].cnt[1][5]_i_2_n_0\,
      Q => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      R => \pipe_loop[1].cnt[1][5]_i_1_n_0\
    );
\pipe_loop[1].pipe_dv[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCC8C"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2_n_0\,
      I4 => \pipe_dv[0]_i_2_n_0\,
      O => \pipe_loop[1].pipe_dv[1]_i_1_n_0\
    );
\pipe_loop[1].pipe_dv[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][1]\,
      I1 => \pipe_loop[1].cnt_reg_n_0_[1][0]\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][5]\,
      I3 => \pipe_loop[1].cnt_reg_n_0_[1][3]\,
      O => \pipe_loop[1].pipe_dv[1]_i_2_n_0\
    );
\pipe_loop[1].pipe_dv_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \pipe_loop[1].pipe_dv[1]_i_1_n_0\,
      Q => \pipe_loop[1].pipe_dv_reg[1]__0\,
      R => \^sr\(0)
    );
\pipe_loop[1].reg_Q[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(9),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(9),
      O => reg_Q(10)
    );
\pipe_loop[1].reg_Q[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(10),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(10),
      O => reg_Q(11)
    );
\pipe_loop[1].reg_Q[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(11),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(11),
      O => reg_Q(12)
    );
\pipe_loop[1].reg_Q[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(12),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(12),
      O => reg_Q(13)
    );
\pipe_loop[1].reg_Q[1][14]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(13),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(13),
      O => reg_Q(14)
    );
\pipe_loop[1].reg_Q[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(0),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(0),
      O => reg_Q(1)
    );
\pipe_loop[1].reg_Q[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(1),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(1),
      O => reg_Q(2)
    );
\pipe_loop[1].reg_Q[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(2),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(2),
      O => reg_Q(3)
    );
\pipe_loop[1].reg_Q[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(3),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(3),
      O => reg_Q(4)
    );
\pipe_loop[1].reg_Q[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(4),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(4),
      O => reg_Q(5)
    );
\pipe_loop[1].reg_Q[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(5),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(5),
      O => reg_Q(6)
    );
\pipe_loop[1].reg_Q[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(6),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(6),
      O => reg_Q(7)
    );
\pipe_loop[1].reg_Q[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(7),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(7),
      O => reg_Q(8)
    );
\pipe_loop[1].reg_Q[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_Q_reg[0]_2\(8),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_Q_reg[1]_3\(8),
      O => reg_Q(9)
    );
\pipe_loop[1].reg_Q_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(0),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(0),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(10),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(10),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(11),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(11),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(12),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(12),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(13),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(13),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][14]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(14),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(14),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(1),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(1),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(2),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(2),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(3),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(3),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(4),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(4),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(5),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(5),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(6),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(6),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(7),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(7),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(8),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(8),
      R => '0'
    );
\pipe_loop[1].reg_Q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_Q(9),
      Q => \pipe_loop[1].reg_Q_reg[1]_3\(9),
      R => '0'
    );
\pipe_loop[1].reg_X[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(0),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => w_2r(0),
      O => reg_X(0)
    );
\pipe_loop[1].reg_X[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(10),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][9]\,
      O => reg_X(10)
    );
\pipe_loop[1].reg_X[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(11),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][10]\,
      O => reg_X(11)
    );
\pipe_loop[1].reg_X[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(12),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][11]\,
      O => reg_X(12)
    );
\pipe_loop[1].reg_X[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(13),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][12]\,
      O => reg_X(13)
    );
\pipe_loop[1].reg_X[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(14),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][13]\,
      O => reg_X(14)
    );
\pipe_loop[1].reg_X[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(15),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][14]\,
      O => reg_X(15)
    );
\pipe_loop[1].reg_X[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(16),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][15]\,
      O => reg_X(16)
    );
\pipe_loop[1].reg_X[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(17),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][16]\,
      O => reg_X(17)
    );
\pipe_loop[1].reg_X[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(18),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][17]\,
      O => reg_X(18)
    );
\pipe_loop[1].reg_X[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(19),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][18]\,
      O => reg_X(19)
    );
\pipe_loop[1].reg_X[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(1),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][0]\,
      O => reg_X(1)
    );
\pipe_loop[1].reg_X[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(20),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][19]\,
      O => reg_X(20)
    );
\pipe_loop[1].reg_X[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(21),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][20]\,
      O => reg_X(21)
    );
\pipe_loop[1].reg_X[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(22),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][21]\,
      O => reg_X(22)
    );
\pipe_loop[1].reg_X[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(23),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][22]\,
      O => reg_X(23)
    );
\pipe_loop[1].reg_X[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(24),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][23]\,
      O => reg_X(24)
    );
\pipe_loop[1].reg_X[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(25),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][24]\,
      O => reg_X(25)
    );
\pipe_loop[1].reg_X[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(26),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][25]\,
      O => reg_X(26)
    );
\pipe_loop[1].reg_X[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(27),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][26]\,
      O => reg_X(27)
    );
\pipe_loop[1].reg_X[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(28),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][27]\,
      O => reg_X(28)
    );
\pipe_loop[1].reg_X[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(29),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][28]\,
      O => reg_X(29)
    );
\pipe_loop[1].reg_X[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(2),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][1]\,
      O => reg_X(2)
    );
\pipe_loop[1].reg_X[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(30),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][29]\,
      O => reg_X(30)
    );
\pipe_loop[1].reg_X[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_dv[0]_i_2_n_0\,
      O => \pipe_loop[1].reg_X[1][31]_i_1_n_0\
    );
\pipe_loop[1].reg_X[1][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(31),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][30]\,
      O => reg_X(31)
    );
\pipe_loop[1].reg_X[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(3),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][2]\,
      O => reg_X(3)
    );
\pipe_loop[1].reg_X[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(4),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][3]\,
      O => reg_X(4)
    );
\pipe_loop[1].reg_X[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(5),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][4]\,
      O => reg_X(5)
    );
\pipe_loop[1].reg_X[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(6),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][5]\,
      O => reg_X(6)
    );
\pipe_loop[1].reg_X[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(7),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][6]\,
      O => reg_X(7)
    );
\pipe_loop[1].reg_X[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(8),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][7]\,
      O => reg_X(8)
    );
\pipe_loop[1].reg_X[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(9),
      I1 => \pipe_dv[0]_i_2_n_0\,
      I2 => \pipe_loop[1].reg_X_reg_n_0_[1][8]\,
      O => reg_X(9)
    );
\pipe_loop[1].reg_X_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(0),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][0]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(10),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][10]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(11),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][11]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(12),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][12]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(13),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][13]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(14),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][14]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(15),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][15]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(16),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][16]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(17),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][17]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(18),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][18]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(19),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][19]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(1),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][1]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(20),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][20]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(21),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][21]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(22),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][22]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(23),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][23]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(24),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][24]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(25),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][25]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(26),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][26]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(27),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][27]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(28),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][28]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(29),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][29]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(2),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][2]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(30),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][30]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(31),
      Q => w_2r(0),
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(3),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][3]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(4),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][4]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(5),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][5]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(6),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][6]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(7),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][7]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(8),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][8]\,
      R => '0'
    );
\pipe_loop[1].reg_X_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_X[1][31]_i_1_n_0\,
      D => reg_X(9),
      Q => \pipe_loop[1].reg_X_reg_n_0_[1][9]\,
      R => '0'
    );
\pipe_loop[1].reg_Y[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pipe_dv[0]_i_2_n_0\,
      I1 => m_axi_osc1_aresetn,
      O => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\
    );
\pipe_loop[1].reg_Y_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(0),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(0),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(10),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(10),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(11),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(11),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(12),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(12),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(13),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(13),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(14),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(14),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(15),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(15),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(16),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(16),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(1),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(1),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(2),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(2),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(3),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(3),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(4),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(4),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(5),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(5),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(6),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(6),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(7),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(7),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(8),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(8),
      R => '0'
    );
\pipe_loop[1].reg_Y_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \pipe_loop[1].reg_Y[1][16]_i_1_n_0\,
      D => \reg_Y_reg[0]_0\(9),
      Q => \pipe_loop[1].reg_Y_reg[1]_1\(9),
      R => '0'
    );
\q_o[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(9),
      O => \q_o[10]_i_1_n_0\
    );
\q_o[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(10),
      O => \q_o[11]_i_1_n_0\
    );
\q_o[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(11),
      O => \q_o[12]_i_1_n_0\
    );
\q_o[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(12),
      O => \q_o[13]_i_1_n_0\
    );
\q_o[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(13),
      O => \q_o[14]_i_1_n_0\
    );
\q_o[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \pipe_loop[1].cnt_reg_n_0_[1][2]\,
      I1 => \pipe_loop[1].pipe_dv_reg[1]__0\,
      I2 => \pipe_loop[1].cnt_reg_n_0_[1][4]\,
      I3 => \pipe_loop[1].pipe_dv[1]_i_2_n_0\,
      I4 => m_axi_osc1_aresetn,
      O => \q_o[15]_i_1_n_0\
    );
\q_o[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(0),
      O => \q_o[1]_i_1_n_0\
    );
\q_o[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(1),
      O => \q_o[2]_i_1_n_0\
    );
\q_o[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(2),
      O => \q_o[3]_i_1_n_0\
    );
\q_o[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(3),
      O => \q_o[4]_i_1_n_0\
    );
\q_o[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(4),
      O => \q_o[5]_i_1_n_0\
    );
\q_o[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(5),
      O => \q_o[6]_i_1_n_0\
    );
\q_o[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(6),
      O => \q_o[7]_i_1_n_0\
    );
\q_o[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(7),
      O => \q_o[8]_i_1_n_0\
    );
\q_o[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pipe_loop[1].reg_Q_reg[1]_3\(8),
      O => \q_o[9]_i_1_n_0\
    );
\q_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \inst_loop[1].radix2_inst_blk.i_div_add_sub_n_19\,
      Q => q_o(0),
      R => '0'
    );
\q_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[10]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(9),
      R => '0'
    );
\q_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[11]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(10),
      R => '0'
    );
\q_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[12]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(11),
      R => '0'
    );
\q_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[13]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(12),
      R => '0'
    );
\q_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[14]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(13),
      R => '0'
    );
\q_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \pipe_loop[1].reg_Q_reg[1]_3\(14),
      Q => \q_o_reg[15]_0\(14),
      R => '0'
    );
\q_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[1]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(0),
      R => '0'
    );
\q_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[2]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(1),
      R => '0'
    );
\q_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[3]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(2),
      R => '0'
    );
\q_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[4]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(3),
      R => '0'
    );
\q_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[5]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(4),
      R => '0'
    );
\q_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[6]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(5),
      R => '0'
    );
\q_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[7]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(6),
      R => '0'
    );
\q_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[8]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(7),
      R => '0'
    );
\q_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \q_o[15]_i_1_n_0\,
      D => \q_o[9]_i_1_n_0\,
      Q => \q_o_reg[15]_0\(8),
      R => '0'
    );
\reg_Q[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      I1 => \pipe_dv_reg[0]__0\,
      I2 => div_go,
      O => \reg_Q[0][13]_i_1_n_0\
    );
\reg_Q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => data00,
      Q => \reg_Q_reg[0]_2\(0),
      R => '0'
    );
\reg_Q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(9),
      Q => \reg_Q_reg[0]_2\(10),
      R => '0'
    );
\reg_Q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(10),
      Q => \reg_Q_reg[0]_2\(11),
      R => '0'
    );
\reg_Q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(11),
      Q => \reg_Q_reg[0]_2\(12),
      R => '0'
    );
\reg_Q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(12),
      Q => \reg_Q_reg[0]_2\(13),
      R => '0'
    );
\reg_Q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(0),
      Q => \reg_Q_reg[0]_2\(1),
      R => '0'
    );
\reg_Q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(1),
      Q => \reg_Q_reg[0]_2\(2),
      R => '0'
    );
\reg_Q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(2),
      Q => \reg_Q_reg[0]_2\(3),
      R => '0'
    );
\reg_Q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(3),
      Q => \reg_Q_reg[0]_2\(4),
      R => '0'
    );
\reg_Q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(4),
      Q => \reg_Q_reg[0]_2\(5),
      R => '0'
    );
\reg_Q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(5),
      Q => \reg_Q_reg[0]_2\(6),
      R => '0'
    );
\reg_Q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(6),
      Q => \reg_Q_reg[0]_2\(7),
      R => '0'
    );
\reg_Q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(7),
      Q => \reg_Q_reg[0]_2\(8),
      R => '0'
    );
\reg_Q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_Q[0][13]_i_1_n_0\,
      D => \reg_Q_reg[0]_2\(8),
      Q => \reg_Q_reg[0]_2\(9),
      R => '0'
    );
\reg_X[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => div_go,
      I2 => data0(0),
      O => \reg_X[0][0]_i_1_n_0\
    );
\reg_X[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => div_go,
      I2 => data0(10),
      O => \reg_X[0][10]_i_1_n_0\
    );
\reg_X[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => div_go,
      I2 => data0(11),
      O => \reg_X[0][11]_i_1_n_0\
    );
\reg_X[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => div_go,
      I2 => data0(12),
      O => \reg_X[0][12]_i_1_n_0\
    );
\reg_X[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => div_go,
      I2 => data0(13),
      O => \reg_X[0][13]_i_1_n_0\
    );
\reg_X[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => div_go,
      I2 => data0(14),
      O => \reg_X[0][14]_i_1_n_0\
    );
\reg_X[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => div_go,
      I2 => data0(15),
      O => \reg_X[0][15]_i_1_n_0\
    );
\reg_X[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => div_go,
      I2 => data0(16),
      O => \reg_X[0][16]_i_1_n_0\
    );
\reg_X[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => div_go,
      I2 => data0(17),
      O => \reg_X[0][17]_i_1_n_0\
    );
\reg_X[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => div_go,
      I2 => data0(18),
      O => \reg_X[0][18]_i_1_n_0\
    );
\reg_X[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => div_go,
      I2 => data0(19),
      O => \reg_X[0][19]_i_1_n_0\
    );
\reg_X[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => div_go,
      I2 => data0(1),
      O => \reg_X[0][1]_i_1_n_0\
    );
\reg_X[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => div_go,
      I2 => data0(20),
      O => \reg_X[0][20]_i_1_n_0\
    );
\reg_X[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => div_go,
      I2 => data0(21),
      O => \reg_X[0][21]_i_1_n_0\
    );
\reg_X[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => div_go,
      I2 => data0(22),
      O => \reg_X[0][22]_i_1_n_0\
    );
\reg_X[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => div_go,
      I2 => data0(23),
      O => \reg_X[0][23]_i_1_n_0\
    );
\reg_X[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => div_go,
      I2 => data0(24),
      O => \reg_X[0][24]_i_1_n_0\
    );
\reg_X[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => div_go,
      I2 => data0(25),
      O => \reg_X[0][25]_i_1_n_0\
    );
\reg_X[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => div_go,
      I2 => data0(26),
      O => \reg_X[0][26]_i_1_n_0\
    );
\reg_X[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => div_go,
      I2 => data0(27),
      O => \reg_X[0][27]_i_1_n_0\
    );
\reg_X[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => div_go,
      I2 => data0(28),
      O => \reg_X[0][28]_i_1_n_0\
    );
\reg_X[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => div_go,
      I2 => data0(29),
      O => \reg_X[0][29]_i_1_n_0\
    );
\reg_X[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => div_go,
      I2 => data0(2),
      O => \reg_X[0][2]_i_1_n_0\
    );
\reg_X[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => div_go,
      I2 => data0(30),
      O => \reg_X[0][30]_i_1_n_0\
    );
\reg_X[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \pipe_dv_reg[0]__0\,
      I1 => div_go,
      I2 => m_axi_osc1_aresetn,
      O => \reg_X[0][31]_i_1_n_0\
    );
\reg_X[0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => div_go,
      I2 => data0(31),
      O => \reg_X[0][31]_i_2_n_0\
    );
\reg_X[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => div_go,
      I2 => data0(3),
      O => \reg_X[0][3]_i_1_n_0\
    );
\reg_X[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => div_go,
      I2 => data0(4),
      O => \reg_X[0][4]_i_1_n_0\
    );
\reg_X[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => div_go,
      I2 => data0(5),
      O => \reg_X[0][5]_i_1_n_0\
    );
\reg_X[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => div_go,
      I2 => data0(6),
      O => \reg_X[0][6]_i_1_n_0\
    );
\reg_X[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => div_go,
      I2 => data0(7),
      O => \reg_X[0][7]_i_1_n_0\
    );
\reg_X[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => div_go,
      I2 => data0(8),
      O => \reg_X[0][8]_i_1_n_0\
    );
\reg_X[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => div_go,
      I2 => data0(9),
      O => \reg_X[0][9]_i_1_n_0\
    );
\reg_X_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][0]_i_1_n_0\,
      Q => data0(1),
      R => '0'
    );
\reg_X_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][10]_i_1_n_0\,
      Q => data0(11),
      R => '0'
    );
\reg_X_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][11]_i_1_n_0\,
      Q => data0(12),
      R => '0'
    );
\reg_X_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][12]_i_1_n_0\,
      Q => data0(13),
      R => '0'
    );
\reg_X_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][13]_i_1_n_0\,
      Q => data0(14),
      R => '0'
    );
\reg_X_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][14]_i_1_n_0\,
      Q => data0(15),
      R => '0'
    );
\reg_X_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][15]_i_1_n_0\,
      Q => data0(16),
      R => '0'
    );
\reg_X_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][16]_i_1_n_0\,
      Q => data0(17),
      R => '0'
    );
\reg_X_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][17]_i_1_n_0\,
      Q => data0(18),
      R => '0'
    );
\reg_X_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][18]_i_1_n_0\,
      Q => data0(19),
      R => '0'
    );
\reg_X_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][19]_i_1_n_0\,
      Q => data0(20),
      R => '0'
    );
\reg_X_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][1]_i_1_n_0\,
      Q => data0(2),
      R => '0'
    );
\reg_X_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][20]_i_1_n_0\,
      Q => data0(21),
      R => '0'
    );
\reg_X_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][21]_i_1_n_0\,
      Q => data0(22),
      R => '0'
    );
\reg_X_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][22]_i_1_n_0\,
      Q => data0(23),
      R => '0'
    );
\reg_X_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][23]_i_1_n_0\,
      Q => data0(24),
      R => '0'
    );
\reg_X_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][24]_i_1_n_0\,
      Q => data0(25),
      R => '0'
    );
\reg_X_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][25]_i_1_n_0\,
      Q => data0(26),
      R => '0'
    );
\reg_X_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][26]_i_1_n_0\,
      Q => data0(27),
      R => '0'
    );
\reg_X_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][27]_i_1_n_0\,
      Q => data0(28),
      R => '0'
    );
\reg_X_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][28]_i_1_n_0\,
      Q => data0(29),
      R => '0'
    );
\reg_X_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][29]_i_1_n_0\,
      Q => data0(30),
      R => '0'
    );
\reg_X_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][2]_i_1_n_0\,
      Q => data0(3),
      R => '0'
    );
\reg_X_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][30]_i_1_n_0\,
      Q => data0(31),
      R => '0'
    );
\reg_X_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][31]_i_2_n_0\,
      Q => data0(0),
      R => '0'
    );
\reg_X_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][3]_i_1_n_0\,
      Q => data0(4),
      R => '0'
    );
\reg_X_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][4]_i_1_n_0\,
      Q => data0(5),
      R => '0'
    );
\reg_X_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][5]_i_1_n_0\,
      Q => data0(6),
      R => '0'
    );
\reg_X_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][6]_i_1_n_0\,
      Q => data0(7),
      R => '0'
    );
\reg_X_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][7]_i_1_n_0\,
      Q => data0(8),
      R => '0'
    );
\reg_X_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][8]_i_1_n_0\,
      Q => data0(9),
      R => '0'
    );
\reg_X_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \reg_X[0][31]_i_1_n_0\,
      D => \reg_X[0][9]_i_1_n_0\,
      Q => data0(10),
      R => '0'
    );
\reg_Y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(0),
      Q => \reg_Y_reg[0]_0\(0),
      R => '0'
    );
\reg_Y_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(10),
      Q => \reg_Y_reg[0]_0\(10),
      R => '0'
    );
\reg_Y_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(11),
      Q => \reg_Y_reg[0]_0\(11),
      R => '0'
    );
\reg_Y_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(12),
      Q => \reg_Y_reg[0]_0\(12),
      R => '0'
    );
\reg_Y_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(13),
      Q => \reg_Y_reg[0]_0\(13),
      R => '0'
    );
\reg_Y_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(14),
      Q => \reg_Y_reg[0]_0\(14),
      R => '0'
    );
\reg_Y_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(15),
      Q => \reg_Y_reg[0]_0\(15),
      R => '0'
    );
\reg_Y_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(16),
      Q => \reg_Y_reg[0]_0\(16),
      R => '0'
    );
\reg_Y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(1),
      Q => \reg_Y_reg[0]_0\(1),
      R => '0'
    );
\reg_Y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(2),
      Q => \reg_Y_reg[0]_0\(2),
      R => '0'
    );
\reg_Y_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(3),
      Q => \reg_Y_reg[0]_0\(3),
      R => '0'
    );
\reg_Y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(4),
      Q => \reg_Y_reg[0]_0\(4),
      R => '0'
    );
\reg_Y_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(5),
      Q => \reg_Y_reg[0]_0\(5),
      R => '0'
    );
\reg_Y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(6),
      Q => \reg_Y_reg[0]_0\(6),
      R => '0'
    );
\reg_Y_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(7),
      Q => \reg_Y_reg[0]_0\(7),
      R => '0'
    );
\reg_Y_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(8),
      Q => \reg_Y_reg[0]_0\(8),
      R => '0'
    );
\reg_Y_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_Y,
      D => \reg_Y_reg[0][16]_0\(9),
      Q => \reg_Y_reg[0]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end system_rp_oscilloscope_0_blk_mem_gen_prim_width;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_prim_width is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A0 : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal POR_B0 : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc2/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => POR_A0,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => POR_A0
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => SR(0)
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => POR_B0
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => POR_B0,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      Q(8 downto 0) => Q(8 downto 0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_prim_width_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_prim_width_47 : entity is "blk_mem_gen_prim_width";
end system_rp_oscilloscope_0_blk_mem_gen_prim_width_47;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_prim_width_47 is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A0 : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal POR_B0 : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/U_osc1/U_dma_s2mm/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => POR_A0,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => POR_A0
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => SR(0)
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => POR_B0
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => POR_B0,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.system_rp_oscilloscope_0_blk_mem_gen_prim_wrapper_48
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      Q(8 downto 0) => Q(8 downto 0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_clk_x_pntrs is
  port (
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[2]_0\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_clk_x_pntrs : entity is "clk_x_pntrs";
end system_rp_oscilloscope_0_clk_x_pntrs;

architecture STRUCTURE of system_rp_oscilloscope_0_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => ram_empty_i_reg(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => ram_empty_i_reg(1),
      I4 => ram_empty_i_reg(0),
      I5 => \^wr_pntr_rd\(0),
      O => \dest_out_bin_ff_reg[2]_0\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rd_pntr_wr\(0),
      O => \dest_out_bin_ff_reg[2]\
    );
rd_pntr_cdc_inst: entity work.system_rp_oscilloscope_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]_0\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__14\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dest_out_bin_ff_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[8]\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(8 downto 0) <= \^rd_pntr_wr\(8 downto 0);
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => Q(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => Q(3),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_2(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[8]\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \dest_out_bin_ff_reg[7]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[7]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[7]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[7]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[8]_0\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
rd_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => \^rd_pntr_wr\(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8) => \^wr_pntr_rd_1\(8),
      dest_out_bin(7 downto 0) => \^wr_pntr_rd\(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0__xdcDup__1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dest_out_bin_ff_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[8]\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0__xdcDup__1\ : entity is "clk_x_pntrs";
end \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_clk_x_pntrs__parameterized0__xdcDup__1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(8 downto 0) <= \^rd_pntr_wr\(8 downto 0);
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => Q(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => Q(3),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_2(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[8]\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \dest_out_bin_ff_reg[7]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[7]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[7]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[7]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[8]_0\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
rd_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => \^rd_pntr_wr\(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__parameterized2__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8) => \^wr_pntr_rd_1\(8),
      dest_out_bin(7 downto 0) => \^wr_pntr_rd\(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__1\ is
  port (
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[2]_0\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => ram_empty_i_reg(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => ram_empty_i_reg(1),
      I4 => ram_empty_i_reg(0),
      I5 => \^wr_pntr_rd\(0),
      O => \dest_out_bin_ff_reg[2]_0\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rd_pntr_wr\(0),
      O => \dest_out_bin_ff_reg[2]\
    );
rd_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__9\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]_0\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__8\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__2\ is
  port (
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[2]_0\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__2\ : entity is "clk_x_pntrs";
end \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__2\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => ram_empty_i_reg(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => ram_empty_i_reg(1),
      I4 => ram_empty_i_reg(0),
      I5 => \^wr_pntr_rd\(0),
      O => \dest_out_bin_ff_reg[2]_0\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rd_pntr_wr\(0),
      O => \dest_out_bin_ff_reg[2]\
    );
rd_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__11\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]_0\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__10\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__3\ is
  port (
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[2]_0\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \src_gray_ff_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__3\ : entity is "clk_x_pntrs";
end \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__3\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => ram_empty_i_reg(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => ram_empty_i_reg(1),
      I4 => ram_empty_i_reg(0),
      I5 => \^wr_pntr_rd\(0),
      O => \dest_out_bin_ff_reg[2]_0\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rd_pntr_wr\(0),
      O => \dest_out_bin_ff_reg[2]\
    );
rd_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__13\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]_0\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\system_rp_oscilloscope_0_xpm_cdc_gray__12\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \src_gray_ff_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_memory : entity is "memory";
end system_rp_oscilloscope_0_memory;

architecture STRUCTURE of system_rp_oscilloscope_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.system_rp_oscilloscope_0_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      count_d2(3 downto 0) => count_d2(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_memory_24 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_memory_24 : entity is "memory";
end system_rp_oscilloscope_0_memory_24;

architecture STRUCTURE of system_rp_oscilloscope_0_memory_24 is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.system_rp_oscilloscope_0_dmem_25
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      count_d2(3 downto 0) => count_d2(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_memory_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_memory_3 : entity is "memory";
end system_rp_oscilloscope_0_memory_3;

architecture STRUCTURE of system_rp_oscilloscope_0_memory_3 is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.system_rp_oscilloscope_0_dmem_4
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      count_d2(3 downto 0) => count_d2(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_memory_33 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_memory_33 : entity is "memory";
end system_rp_oscilloscope_0_memory_33;

architecture STRUCTURE of system_rp_oscilloscope_0_memory_33 is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.system_rp_oscilloscope_0_dmem_34
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      count_d2(3 downto 0) => count_d2(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_dm.dout_i_reg[7]_0\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_logic : entity is "rd_logic";
end system_rp_oscilloscope_0_rd_logic;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_logic is
  signal empty_fb_i : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gpregsm1.curr_fwft_state_reg[1]\(0) <= \^gpregsm1.curr_fwft_state_reg[1]\(0);
\gr1.gr1_int.rfwft\: entity work.system_rp_oscilloscope_0_rd_fwft
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]_1\(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.system_rp_oscilloscope_0_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      \out\ => empty_fb_i,
      ram_empty_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk
    );
rpntr: entity work.system_rp_oscilloscope_0_rd_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[2]_0\ => rpntr_n_0,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => \gr1.gr1_int.rfwft_n_2\,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_logic_1 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_logic_1 : entity is "rd_logic";
end system_rp_oscilloscope_0_rd_logic_1;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_logic_1 is
  signal empty_fb_i : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gpregsm1.curr_fwft_state_reg[1]\(0) <= \^gpregsm1.curr_fwft_state_reg[1]\(0);
\gr1.gr1_int.rfwft\: entity work.system_rp_oscilloscope_0_rd_fwft_7
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]_1\(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.system_rp_oscilloscope_0_rd_status_flags_as_8
     port map (
      AR(0) => AR(0),
      \out\ => empty_fb_i,
      ram_empty_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk
    );
rpntr: entity work.system_rp_oscilloscope_0_rd_bin_cntr_9
     port map (
      AR(0) => AR(0),
      E(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[2]_0\ => rpntr_n_0,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => \gr1.gr1_int.rfwft_n_2\,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_logic_22 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_logic_22 : entity is "rd_logic";
end system_rp_oscilloscope_0_rd_logic_22;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_logic_22 is
  signal empty_fb_i : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gpregsm1.curr_fwft_state_reg[1]\(0) <= \^gpregsm1.curr_fwft_state_reg[1]\(0);
\gr1.gr1_int.rfwft\: entity work.system_rp_oscilloscope_0_rd_fwft_28
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]_1\(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.system_rp_oscilloscope_0_rd_status_flags_as_29
     port map (
      AR(0) => AR(0),
      \out\ => empty_fb_i,
      ram_empty_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk
    );
rpntr: entity work.system_rp_oscilloscope_0_rd_bin_cntr_30
     port map (
      AR(0) => AR(0),
      E(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[2]_0\ => rpntr_n_0,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => \gr1.gr1_int.rfwft_n_2\,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rd_logic_31 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rd_logic_31 : entity is "rd_logic";
end system_rp_oscilloscope_0_rd_logic_31;

architecture STRUCTURE of system_rp_oscilloscope_0_rd_logic_31 is
  signal empty_fb_i : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gpregsm1.curr_fwft_state_reg[1]\(0) <= \^gpregsm1.curr_fwft_state_reg[1]\(0);
\gr1.gr1_int.rfwft\: entity work.system_rp_oscilloscope_0_rd_fwft_37
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]_1\(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.system_rp_oscilloscope_0_rd_status_flags_as_38
     port map (
      AR(0) => AR(0),
      \out\ => empty_fb_i,
      ram_empty_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk
    );
rpntr: entity work.system_rp_oscilloscope_0_rd_bin_cntr_39
     port map (
      AR(0) => AR(0),
      E(0) => \^gpregsm1.curr_fwft_state_reg[1]\(0),
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[2]_0\ => rpntr_n_0,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => \gr1.gr1_int.rfwft_n_2\,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.\system_rp_oscilloscope_0_compare__parameterized0_11\
     port map (
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1(1 downto 0) => ram_empty_fb_i_reg_2(1 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\system_rp_oscilloscope_0_compare__parameterized0_12\
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      S => SR(0)
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_i,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0_56\ is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0_56\ : entity is "rd_status_flags_as";
end \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0_56\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_status_flags_as__parameterized0_56\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.\system_rp_oscilloscope_0_compare__parameterized0_58\
     port map (
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1(1 downto 0) => ram_empty_fb_i_reg_2(1 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\system_rp_oscilloscope_0_compare__parameterized0_59\
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      S => SR(0)
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_i,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end system_rp_oscilloscope_0_reset_blk_ramfifo;

architecture STRUCTURE of system_rp_oscilloscope_0_reset_blk_ramfifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0);
  \out\ <= rst_d2;
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.system_rp_oscilloscope_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.system_rp_oscilloscope_0_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__14\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^sr\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^sr\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__parameterized2\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^sr\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__6\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.system_rp_oscilloscope_0_xpm_cdc_sync_rst
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^sr\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^sr\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__5\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^sr\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__parameterized2__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0);
  \out\ <= rst_d2;
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__9\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__8\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0);
  \out\ <= rst_d2;
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__11\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__10\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__3\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "true";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0);
  \out\ <= rst_d2;
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__9\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__13\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\system_rp_oscilloscope_0_xpm_cdc_single__12\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\system_rp_oscilloscope_0_xpm_cdc_async_rst__8\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_logic is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_logic : entity is "wr_logic";
end system_rp_oscilloscope_0_wr_logic;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.system_rp_oscilloscope_0_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.system_rp_oscilloscope_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      \dest_out_bin_ff_reg[3]\ => wpntr_n_0,
      \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_logic_2 is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_logic_2 : entity is "wr_logic";
end system_rp_oscilloscope_0_wr_logic_2;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_logic_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.system_rp_oscilloscope_0_wr_status_flags_as_5
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.system_rp_oscilloscope_0_wr_bin_cntr_6
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      \dest_out_bin_ff_reg[3]\ => wpntr_n_0,
      \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_logic_23 is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_logic_23 : entity is "wr_logic";
end system_rp_oscilloscope_0_wr_logic_23;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_logic_23 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.system_rp_oscilloscope_0_wr_status_flags_as_26
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.system_rp_oscilloscope_0_wr_bin_cntr_27
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      \dest_out_bin_ff_reg[3]\ => wpntr_n_0,
      \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_wr_logic_32 is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_wr_logic_32 : entity is "wr_logic";
end system_rp_oscilloscope_0_wr_logic_32;

architecture STRUCTURE of system_rp_oscilloscope_0_wr_logic_32 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.system_rp_oscilloscope_0_wr_status_flags_as_35
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.system_rp_oscilloscope_0_wr_bin_cntr_36
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      \dest_out_bin_ff_reg[3]\ => wpntr_n_0,
      \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.\system_rp_oscilloscope_0_compare__parameterized0\
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.\system_rp_oscilloscope_0_compare__parameterized0_10\
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c2_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0_50\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0_50\ : entity is "wr_status_flags_as";
end \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0_50\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_status_flags_as__parameterized0_50\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.\system_rp_oscilloscope_0_compare__parameterized0_52\
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.\system_rp_oscilloscope_0_compare__parameterized0_53\
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c2_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_axi_bram_ctrl is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_axi_bram_ctrl : entity is "axi_bram_ctrl";
end system_rp_oscilloscope_0_axi_bram_ctrl;

architecture STRUCTURE of system_rp_oscilloscope_0_axi_bram_ctrl is
begin
\gext_inst.abcv4_0_ext_inst\: entity work.system_rp_oscilloscope_0_axi_bram_ctrl_top
     port map (
      bram_addr_a(9 downto 0) => bram_addr_a(9 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_decimator is
  port (
    clear : out STD_LOGIC;
    dec_tvalid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_0 : out STD_LOGIC;
    \adc_sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_trig_high_level_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    \adc_sum_reg[31]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc2_aresetn : in STD_LOGIC;
    \adc_dec_cnt_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axis_tvalid_reg_1 : in STD_LOGIC;
    trig_detect_reg : in STD_LOGIC;
    trig_detect_reg_0 : in STD_LOGIC;
    \adc_sum_reg[3]_0\ : in STD_LOGIC;
    \adc_sum_reg[3]_1\ : in STD_LOGIC;
    \adc_sum_reg[3]_2\ : in STD_LOGIC;
    \adc_sum_reg[3]_3\ : in STD_LOGIC;
    \adc_sum_reg[7]_2\ : in STD_LOGIC;
    \adc_sum_reg[7]_3\ : in STD_LOGIC;
    \adc_sum_reg[7]_4\ : in STD_LOGIC;
    \adc_sum_reg[7]_5\ : in STD_LOGIC;
    \adc_sum_reg[11]_2\ : in STD_LOGIC;
    \adc_sum_reg[11]_3\ : in STD_LOGIC;
    \adc_sum_reg[11]_4\ : in STD_LOGIC;
    \adc_sum_reg[11]_5\ : in STD_LOGIC;
    \adc_sum_reg[15]_2\ : in STD_LOGIC;
    \adc_sum_reg[15]_3\ : in STD_LOGIC;
    \adc_sum_reg[15]_4\ : in STD_LOGIC;
    \adc_sum_reg[15]_5\ : in STD_LOGIC;
    \trig_detect_reg_i_3__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trig_detect_reg_i_5__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_decimator : entity is "osc_decimator";
end system_rp_oscilloscope_0_osc_decimator;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_decimator is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U_osc_trigger/trig_detect1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal adc_dv_div : STD_LOGIC;
  signal \adc_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal \dat_div[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[0]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[10]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[11]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[12]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[13]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[14]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[15]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[1]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[2]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[3]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[4]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[5]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[6]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[7]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[8]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[9]\ : STD_LOGIC;
  signal dat_got : STD_LOGIC;
  signal \dat_got_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_got_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_got_i_3__0_n_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_avg_div_n_10 : STD_LOGIC;
  signal dec_avg_div_n_11 : STD_LOGIC;
  signal dec_avg_div_n_12 : STD_LOGIC;
  signal dec_avg_div_n_13 : STD_LOGIC;
  signal dec_avg_div_n_14 : STD_LOGIC;
  signal dec_avg_div_n_15 : STD_LOGIC;
  signal dec_avg_div_n_16 : STD_LOGIC;
  signal dec_avg_div_n_17 : STD_LOGIC;
  signal dec_avg_div_n_2 : STD_LOGIC;
  signal dec_avg_div_n_3 : STD_LOGIC;
  signal dec_avg_div_n_4 : STD_LOGIC;
  signal dec_avg_div_n_5 : STD_LOGIC;
  signal dec_avg_div_n_6 : STD_LOGIC;
  signal dec_avg_div_n_7 : STD_LOGIC;
  signal dec_avg_div_n_8 : STD_LOGIC;
  signal dec_avg_div_n_9 : STD_LOGIC;
  signal \^dec_tvalid\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_1\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_2\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_3\ : STD_LOGIC;
  signal \dec_valid_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry_i_8__0_n_0\ : STD_LOGIC;
  signal dec_valid_carry_n_0 : STD_LOGIC;
  signal dec_valid_carry_n_1 : STD_LOGIC;
  signal dec_valid_carry_n_2 : STD_LOGIC;
  signal dec_valid_carry_n_3 : STD_LOGIC;
  signal div_dat_got : STD_LOGIC;
  signal div_go : STD_LOGIC;
  signal dv_o : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \^m_axis_tdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m_axis_tvalid_i_1__2_n_0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out0 : STD_LOGIC;
  signal q_o : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sign_curr : STD_LOGIC;
  signal \sign_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[16]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[17]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[18]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[19]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[20]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[21]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[22]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[23]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[24]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[25]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[26]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[27]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[28]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[29]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[30]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[31]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[32]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sum_uns : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_uns[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_detect_i_10__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_11__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_12__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_13__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_14__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_15__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_17__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_18__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_19__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_20__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_21__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_22__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_23__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_24__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_26__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_27__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_28__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_29__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_30__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_31__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_32__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_33__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_35__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_36__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_37__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_38__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_39__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_40__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_41__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_42__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_43__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_44__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_45__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_46__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_47__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_48__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_49__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_50__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_51__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_52__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_53__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_54__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_55__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_56__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_57__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_58__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_59__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_60__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_61__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_62__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_63__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_64__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_65__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_66__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_67__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_68__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_69__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_70__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_71__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_72__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_73__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_74__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_8__0_n_0\ : STD_LOGIC;
  signal \trig_detect_i_9__0_n_0\ : STD_LOGIC;
  signal \trig_detect_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \trig_detect_reg_i_16__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_16__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_16__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \trig_detect_reg_i_25__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_25__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_25__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \trig_detect_reg_i_34__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_34__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_34__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_5__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_6__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \trig_detect_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \trig_detect_reg_i_7__0_n_1\ : STD_LOGIC;
  signal \trig_detect_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \trig_detect_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \NLW_adc_dec_cnt0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dec_valid_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dec_valid_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dec_valid_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_valid_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_uns_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_uns_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trig_detect_reg_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_25__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_34__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trig_detect_reg_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of dec_valid_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_valid_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_valid_carry__1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_i_2__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_2__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_3__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_2__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_3__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_2__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_3__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_4__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_2__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_3__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_4__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_3__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_2__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_6__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_2__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_3__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_2__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_3__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_2__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_3__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_2__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_3__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_2__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_3__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_2__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_3__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_2__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_3__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_2__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_3__0\ : label is "soft_lutpair340";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_16__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_16__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_25__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_25__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_34__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_34__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_3__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_4__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_5__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_5__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_6__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \trig_detect_reg_i_7__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_detect_reg_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  clear <= \^clear\;
  dec_tvalid <= \^dec_tvalid\;
  \m_axis_tdata_reg[15]_0\(15 downto 0) <= \^m_axis_tdata_reg[15]_0\(15 downto 0);
\adc_dec_cnt0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry_n_3\,
      CYINIT => \adc_dec_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[4]\,
      S(2) => \adc_dec_cnt_reg_n_0_[3]\,
      S(1) => \adc_dec_cnt_reg_n_0_[2]\,
      S(0) => \adc_dec_cnt_reg_n_0_[1]\
    );
\adc_dec_cnt0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry_n_0\,
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry__0_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__0_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__0_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__0_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__0_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__0_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__0_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[8]\,
      S(2) => \adc_dec_cnt_reg_n_0_[7]\,
      S(1) => \adc_dec_cnt_reg_n_0_[6]\,
      S(0) => \adc_dec_cnt_reg_n_0_[5]\
    );
\adc_dec_cnt0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry__0_n_0\,
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry__1_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__1_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__1_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__1_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__1_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__1_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__1_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[12]\,
      S(2) => \adc_dec_cnt_reg_n_0_[11]\,
      S(1) => \adc_dec_cnt_reg_n_0_[10]\,
      S(0) => \adc_dec_cnt_reg_n_0_[9]\
    );
\adc_dec_cnt0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_adc_dec_cnt0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__2_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__2_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__2_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__2_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__2_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__2_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[16]\,
      S(2) => \adc_dec_cnt_reg_n_0_[15]\,
      S(1) => \adc_dec_cnt_reg_n_0_[14]\,
      S(0) => \adc_dec_cnt_reg_n_0_[13]\
    );
\adc_dec_cnt[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \adc_dec_cnt_reg_n_0_[0]\,
      O => \adc_dec_cnt[0]_i_2__0_n_0\
    );
\adc_dec_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \adc_dec_cnt_reg[16]_0\,
      I2 => m_axi_osc2_aresetn,
      O => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt[0]_i_2__0_n_0\,
      Q => \adc_dec_cnt_reg_n_0_[0]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_dec_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[10]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[11]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[12]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[13]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[14]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[15]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[16]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[1]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[2]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[3]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[4]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[5]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[6]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[7]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[8]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
\adc_dec_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[9]\,
      R => \adc_dec_cnt[16]_i_1__0_n_0\
    );
adc_dv_div_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => div_dat_got,
      Q => adc_dv_div,
      R => \^clear\
    );
\adc_sum[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(2),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_3\,
      O => S(3)
    );
\adc_sum[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(1),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_2\,
      O => S(2)
    );
\adc_sum[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(0),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_1\,
      O => S(1)
    );
\adc_sum[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[0]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_0\,
      O => S(0)
    );
\adc_sum[12]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(14),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[15]_0\(3)
    );
\adc_sum[12]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(13),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_4\,
      O => \adc_sum_reg[15]_0\(2)
    );
\adc_sum[12]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(12),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_3\,
      O => \adc_sum_reg[15]_0\(1)
    );
\adc_sum[12]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(11),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_2\,
      O => \adc_sum_reg[15]_0\(0)
    );
\adc_sum[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[19]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(3)
    );
\adc_sum[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[18]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(2)
    );
\adc_sum[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[17]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(1)
    );
\adc_sum[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(15),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(0)
    );
\adc_sum[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[23]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(3)
    );
\adc_sum[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[22]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(2)
    );
\adc_sum[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[21]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(1)
    );
\adc_sum[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[20]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(0)
    );
\adc_sum[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[27]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(3)
    );
\adc_sum[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[26]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(2)
    );
\adc_sum[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[25]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(1)
    );
\adc_sum[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[24]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(0)
    );
\adc_sum[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \adc_sum_reg[15]_5\,
      I1 => \^co\(0),
      I2 => p_2_in,
      O => \adc_sum_reg[31]_0\(3)
    );
\adc_sum[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[30]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(2)
    );
\adc_sum[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[29]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(1)
    );
\adc_sum[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[28]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(0)
    );
\adc_sum[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(6),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_5\,
      O => \adc_sum_reg[7]_0\(3)
    );
\adc_sum[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(5),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_4\,
      O => \adc_sum_reg[7]_0\(2)
    );
\adc_sum[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(4),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_3\,
      O => \adc_sum_reg[7]_0\(1)
    );
\adc_sum[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(3),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_2\,
      O => \adc_sum_reg[7]_0\(0)
    );
\adc_sum[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(10),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_5\,
      O => \adc_sum_reg[11]_0\(3)
    );
\adc_sum[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(9),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_4\,
      O => \adc_sum_reg[11]_0\(2)
    );
\adc_sum[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(8),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_3\,
      O => \adc_sum_reg[11]_0\(1)
    );
\adc_sum[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(7),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_2\,
      O => \adc_sum_reg[11]_0\(0)
    );
\adc_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => O(0),
      Q => \adc_sum_reg_n_0_[0]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(2),
      Q => data2(9),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(3),
      Q => data2(10),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(0),
      Q => data2(11),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(1),
      Q => data2(12),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(2),
      Q => data2(13),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(3),
      Q => data2(14),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(0),
      Q => data2(15),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(1),
      Q => \adc_sum_reg_n_0_[17]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(2),
      Q => \adc_sum_reg_n_0_[18]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(3),
      Q => \adc_sum_reg_n_0_[19]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => O(1),
      Q => data2(0),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(0),
      Q => \adc_sum_reg_n_0_[20]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(1),
      Q => \adc_sum_reg_n_0_[21]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(2),
      Q => \adc_sum_reg_n_0_[22]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(3),
      Q => \adc_sum_reg_n_0_[23]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(0),
      Q => \adc_sum_reg_n_0_[24]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(1),
      Q => \adc_sum_reg_n_0_[25]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(2),
      Q => \adc_sum_reg_n_0_[26]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(3),
      Q => \adc_sum_reg_n_0_[27]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(0),
      Q => \adc_sum_reg_n_0_[28]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(1),
      Q => \adc_sum_reg_n_0_[29]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => O(2),
      Q => data2(1),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(2),
      Q => \adc_sum_reg_n_0_[30]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(3),
      Q => p_2_in,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => O(3),
      Q => data2(2),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(0),
      Q => data2(3),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(1),
      Q => data2(4),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(2),
      Q => data2(5),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(3),
      Q => data2(6),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(0),
      Q => data2(7),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(1),
      Q => data2(8),
      R => \adc_sum_reg[31]_1\
    );
\dat_div[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(11),
      O => \dat_div[11]_i_2__0_n_0\
    );
\dat_div[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(10),
      O => \dat_div[11]_i_3__0_n_0\
    );
\dat_div[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(9),
      O => \dat_div[11]_i_4__0_n_0\
    );
\dat_div[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(8),
      O => \dat_div[11]_i_5__0_n_0\
    );
\dat_div[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(15),
      O => \dat_div[15]_i_2__0_n_0\
    );
\dat_div[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(14),
      O => \dat_div[15]_i_3__0_n_0\
    );
\dat_div[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(13),
      O => \dat_div[15]_i_4__0_n_0\
    );
\dat_div[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(12),
      O => \dat_div[15]_i_5__0_n_0\
    );
\dat_div[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(3),
      O => \dat_div[3]_i_2__0_n_0\
    );
\dat_div[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(2),
      O => \dat_div[3]_i_3__0_n_0\
    );
\dat_div[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(1),
      O => \dat_div[3]_i_4__0_n_0\
    );
\dat_div[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(7),
      O => \dat_div[7]_i_2__0_n_0\
    );
\dat_div[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(6),
      O => \dat_div[7]_i_3__0_n_0\
    );
\dat_div[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(5),
      O => \dat_div[7]_i_4__0_n_0\
    );
\dat_div[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(4),
      O => \dat_div[7]_i_5__0_n_0\
    );
\dat_div_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_17,
      Q => \dat_div_reg_n_0_[0]\,
      R => \^clear\
    );
\dat_div_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_7,
      Q => \dat_div_reg_n_0_[10]\,
      R => \^clear\
    );
\dat_div_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_6,
      Q => \dat_div_reg_n_0_[11]\,
      R => \^clear\
    );
\dat_div_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_5,
      Q => \dat_div_reg_n_0_[12]\,
      R => \^clear\
    );
\dat_div_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_4,
      Q => \dat_div_reg_n_0_[13]\,
      R => \^clear\
    );
\dat_div_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_3,
      Q => \dat_div_reg_n_0_[14]\,
      R => \^clear\
    );
\dat_div_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_2,
      Q => \dat_div_reg_n_0_[15]\,
      R => \^clear\
    );
\dat_div_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_16,
      Q => \dat_div_reg_n_0_[1]\,
      R => \^clear\
    );
\dat_div_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_15,
      Q => \dat_div_reg_n_0_[2]\,
      R => \^clear\
    );
\dat_div_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_14,
      Q => \dat_div_reg_n_0_[3]\,
      R => \^clear\
    );
\dat_div_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_13,
      Q => \dat_div_reg_n_0_[4]\,
      R => \^clear\
    );
\dat_div_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_12,
      Q => \dat_div_reg_n_0_[5]\,
      R => \^clear\
    );
\dat_div_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_11,
      Q => \dat_div_reg_n_0_[6]\,
      R => \^clear\
    );
\dat_div_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_10,
      Q => \dat_div_reg_n_0_[7]\,
      R => \^clear\
    );
\dat_div_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_9,
      Q => \dat_div_reg_n_0_[8]\,
      R => \^clear\
    );
\dat_div_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_8,
      Q => \dat_div_reg_n_0_[9]\,
      R => \^clear\
    );
\dat_got_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \dat_got_i_2__0_n_0\,
      I1 => \dat_got_i_3__0_n_0\,
      I2 => Q(14),
      I3 => Q(13),
      I4 => Q(8),
      I5 => \^co\(0),
      O => \dat_got_i_1__0_n_0\
    );
\dat_got_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(9),
      O => \dat_got_i_2__0_n_0\
    );
\dat_got_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(5),
      I2 => Q(16),
      I3 => Q(12),
      O => \dat_got_i_3__0_n_0\
    );
dat_got_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \dat_got_i_1__0_n_0\,
      Q => dat_got,
      R => \^clear\
    );
dec_avg_div: entity work.system_rp_oscilloscope_0_divide
     port map (
      D(15) => dec_avg_div_n_2,
      D(14) => dec_avg_div_n_3,
      D(13) => dec_avg_div_n_4,
      D(12) => dec_avg_div_n_5,
      D(11) => dec_avg_div_n_6,
      D(10) => dec_avg_div_n_7,
      D(9) => dec_avg_div_n_8,
      D(8) => dec_avg_div_n_9,
      D(7) => dec_avg_div_n_10,
      D(6) => dec_avg_div_n_11,
      D(5) => dec_avg_div_n_12,
      D(4) => dec_avg_div_n_13,
      D(3) => dec_avg_div_n_14,
      D(2) => dec_avg_div_n_15,
      D(1) => dec_avg_div_n_16,
      D(0) => dec_avg_div_n_17,
      Q(31 downto 0) => sum_uns(31 downto 0),
      S(2) => \dat_div[3]_i_2__0_n_0\,
      S(1) => \dat_div[3]_i_3__0_n_0\,
      S(0) => \dat_div[3]_i_4__0_n_0\,
      SR(0) => \^clear\,
      \dat_div_reg[11]\(3) => \dat_div[11]_i_2__0_n_0\,
      \dat_div_reg[11]\(2) => \dat_div[11]_i_3__0_n_0\,
      \dat_div_reg[11]\(1) => \dat_div[11]_i_4__0_n_0\,
      \dat_div_reg[11]\(0) => \dat_div[11]_i_5__0_n_0\,
      \dat_div_reg[15]\(3) => \dat_div[15]_i_2__0_n_0\,
      \dat_div_reg[15]\(2) => \dat_div[15]_i_3__0_n_0\,
      \dat_div_reg[15]\(1) => \dat_div[15]_i_4__0_n_0\,
      \dat_div_reg[15]\(0) => \dat_div[15]_i_5__0_n_0\,
      \dat_div_reg[3]\(0) => p_2_out0,
      \dat_div_reg[7]\(3) => \dat_div[7]_i_2__0_n_0\,
      \dat_div_reg[7]\(2) => \dat_div[7]_i_3__0_n_0\,
      \dat_div_reg[7]\(1) => \dat_div[7]_i_4__0_n_0\,
      \dat_div_reg[7]\(0) => \dat_div[7]_i_5__0_n_0\,
      div_go => div_go,
      dv_o => dv_o,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      \q_o_reg[15]_0\(14 downto 0) => q_o(15 downto 1),
      \reg_Y_reg[0][16]_0\(16 downto 0) => Q(16 downto 0)
    );
dec_valid_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dec_valid_carry_n_0,
      CO(2) => dec_valid_carry_n_1,
      CO(1) => dec_valid_carry_n_2,
      CO(0) => dec_valid_carry_n_3,
      CYINIT => '1',
      DI(3) => \dec_valid_carry_i_1__0_n_0\,
      DI(2) => \dec_valid_carry_i_2__0_n_0\,
      DI(1) => \dec_valid_carry_i_3__0_n_0\,
      DI(0) => \dec_valid_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_dec_valid_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \dec_valid_carry_i_5__0_n_0\,
      S(2) => \dec_valid_carry_i_6__0_n_0\,
      S(1) => \dec_valid_carry_i_7__0_n_0\,
      S(0) => \dec_valid_carry_i_8__0_n_0\
    );
\dec_valid_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dec_valid_carry_n_0,
      CO(3) => \dec_valid_carry__0_n_0\,
      CO(2) => \dec_valid_carry__0_n_1\,
      CO(1) => \dec_valid_carry__0_n_2\,
      CO(0) => \dec_valid_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dec_valid_carry__0_i_1__0_n_0\,
      DI(2) => \dec_valid_carry__0_i_2__0_n_0\,
      DI(1) => \dec_valid_carry__0_i_3__0_n_0\,
      DI(0) => \dec_valid_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_dec_valid_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \dec_valid_carry__0_i_5__0_n_0\,
      S(2) => \dec_valid_carry__0_i_6__0_n_0\,
      S(1) => \dec_valid_carry__0_i_7__0_n_0\,
      S(0) => \dec_valid_carry__0_i_8__0_n_0\
    );
\dec_valid_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \adc_dec_cnt_reg_n_0_[14]\,
      I3 => Q(14),
      O => \dec_valid_carry__0_i_1__0_n_0\
    );
\dec_valid_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \adc_dec_cnt_reg_n_0_[12]\,
      I3 => Q(12),
      O => \dec_valid_carry__0_i_2__0_n_0\
    );
\dec_valid_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \adc_dec_cnt_reg_n_0_[10]\,
      I3 => Q(10),
      O => \dec_valid_carry__0_i_3__0_n_0\
    );
\dec_valid_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \adc_dec_cnt_reg_n_0_[8]\,
      I3 => Q(8),
      O => \dec_valid_carry__0_i_4__0_n_0\
    );
\dec_valid_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => \adc_dec_cnt_reg_n_0_[15]\,
      I2 => Q(14),
      I3 => \adc_dec_cnt_reg_n_0_[14]\,
      O => \dec_valid_carry__0_i_5__0_n_0\
    );
\dec_valid_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => \adc_dec_cnt_reg_n_0_[13]\,
      I2 => Q(12),
      I3 => \adc_dec_cnt_reg_n_0_[12]\,
      O => \dec_valid_carry__0_i_6__0_n_0\
    );
\dec_valid_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => \adc_dec_cnt_reg_n_0_[11]\,
      I2 => Q(10),
      I3 => \adc_dec_cnt_reg_n_0_[10]\,
      O => \dec_valid_carry__0_i_7__0_n_0\
    );
\dec_valid_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => \adc_dec_cnt_reg_n_0_[9]\,
      I2 => Q(8),
      I3 => \adc_dec_cnt_reg_n_0_[8]\,
      O => \dec_valid_carry__0_i_8__0_n_0\
    );
\dec_valid_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec_valid_carry__0_n_0\,
      CO(3 downto 1) => \NLW_dec_valid_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dec_valid_carry__1_i_1__0_n_0\,
      O(3 downto 0) => \NLW_dec_valid_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \dec_valid_carry__1_i_2__0_n_0\
    );
\dec_valid_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[16]\,
      I1 => Q(16),
      O => \dec_valid_carry__1_i_1__0_n_0\
    );
\dec_valid_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \adc_dec_cnt_reg_n_0_[16]\,
      O => \dec_valid_carry__1_i_2__0_n_0\
    );
\dec_valid_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \adc_dec_cnt_reg_n_0_[6]\,
      I3 => Q(6),
      O => \dec_valid_carry_i_1__0_n_0\
    );
\dec_valid_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \adc_dec_cnt_reg_n_0_[4]\,
      I3 => Q(4),
      O => \dec_valid_carry_i_2__0_n_0\
    );
\dec_valid_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \adc_dec_cnt_reg_n_0_[2]\,
      I3 => Q(2),
      O => \dec_valid_carry_i_3__0_n_0\
    );
\dec_valid_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \adc_dec_cnt_reg_n_0_[0]\,
      I3 => Q(0),
      O => \dec_valid_carry_i_4__0_n_0\
    );
\dec_valid_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \adc_dec_cnt_reg_n_0_[7]\,
      I2 => Q(6),
      I3 => \adc_dec_cnt_reg_n_0_[6]\,
      O => \dec_valid_carry_i_5__0_n_0\
    );
\dec_valid_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \adc_dec_cnt_reg_n_0_[5]\,
      I2 => Q(4),
      I3 => \adc_dec_cnt_reg_n_0_[4]\,
      O => \dec_valid_carry_i_6__0_n_0\
    );
\dec_valid_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \adc_dec_cnt_reg_n_0_[3]\,
      I2 => Q(2),
      I3 => \adc_dec_cnt_reg_n_0_[2]\,
      O => \dec_valid_carry_i_7__0_n_0\
    );
\dec_valid_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \adc_dec_cnt_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \adc_dec_cnt_reg_n_0_[0]\,
      O => \dec_valid_carry_i_8__0_n_0\
    );
div_dat_got_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => dv_o,
      Q => div_dat_got,
      R => \^clear\
    );
div_go_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => dat_got,
      Q => div_go,
      R => \^clear\
    );
\m_axis_tdata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[0]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[0]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[0]_i_3__0_n_0\,
      O => \m_axis_tdata[0]_i_1__0_n_0\
    );
\m_axis_tdata[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(1),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(2),
      O => \m_axis_tdata[0]_i_2__0_n_0\
    );
\m_axis_tdata[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[0]\,
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(0),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[3]_0\,
      O => \m_axis_tdata[0]_i_3__0_n_0\
    );
\m_axis_tdata[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[10]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[10]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[10]_i_3__0_n_0\,
      O => \m_axis_tdata[10]_i_1__0_n_0\
    );
\m_axis_tdata[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(11),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(12),
      O => \m_axis_tdata[10]_i_2__0_n_0\
    );
\m_axis_tdata[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(9),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(10),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[11]_4\,
      O => \m_axis_tdata[10]_i_3__0_n_0\
    );
\m_axis_tdata[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[11]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[11]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[11]_i_3__0_n_0\,
      O => \m_axis_tdata[11]_i_1__0_n_0\
    );
\m_axis_tdata[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(12),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(13),
      O => \m_axis_tdata[11]_i_2__0_n_0\
    );
\m_axis_tdata[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(10),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(11),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[11]_5\,
      O => \m_axis_tdata[11]_i_3__0_n_0\
    );
\m_axis_tdata[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[12]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[12]_i_2__0_n_0\,
      I3 => \m_axis_tdata[12]_i_3__0_n_0\,
      I4 => \m_axis_tdata[13]_i_3__0_n_0\,
      I5 => \m_axis_tdata[12]_i_4__0_n_0\,
      O => \m_axis_tdata[12]_i_1__0_n_0\
    );
\m_axis_tdata[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(1),
      O => \m_axis_tdata[12]_i_2__0_n_0\
    );
\m_axis_tdata[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(13),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(14),
      O => \m_axis_tdata[12]_i_3__0_n_0\
    );
\m_axis_tdata[12]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(11),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(12),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[15]_2\,
      O => \m_axis_tdata[12]_i_4__0_n_0\
    );
\m_axis_tdata[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[13]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[13]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[13]_i_4__0_n_0\,
      O => \m_axis_tdata[13]_i_1__0_n_0\
    );
\m_axis_tdata[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(14),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(15),
      O => \m_axis_tdata[13]_i_2__0_n_0\
    );
\m_axis_tdata[13]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(2),
      O => \m_axis_tdata[13]_i_3__0_n_0\
    );
\m_axis_tdata[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(12),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(13),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[15]_3\,
      O => \m_axis_tdata[13]_i_4__0_n_0\
    );
\m_axis_tdata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dat_div_reg_n_0_[14]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[14]_i_2__0_n_0\,
      O => \m_axis_tdata[14]_i_1__0_n_0\
    );
\m_axis_tdata[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \m_axis_tdata[12]_i_2__0_n_0\,
      I1 => \adc_sum_reg_n_0_[17]\,
      I2 => \m_axis_tdata[15]_i_5__0_n_0\,
      I3 => data2(15),
      I4 => \m_axis_tdata[13]_i_3__0_n_0\,
      I5 => \m_axis_tdata[14]_i_3__0_n_0\,
      O => \m_axis_tdata[14]_i_2__0_n_0\
    );
\m_axis_tdata[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(13),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(14),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[15]_4\,
      O => \m_axis_tdata[14]_i_3__0_n_0\
    );
\m_axis_tdata[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      I1 => \adc_dec_cnt_reg[16]_0\,
      O => \m_axis_tdata[15]_i_1__2_n_0\
    );
\m_axis_tdata[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dat_div_reg_n_0_[15]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[15]_i_4__0_n_0\,
      O => \m_axis_tdata[15]_i_2__0_n_0\
    );
\m_axis_tdata[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \dat_got_i_2__0_n_0\,
      I1 => \dat_got_i_3__0_n_0\,
      I2 => Q(14),
      I3 => Q(13),
      I4 => Q(8),
      I5 => m_axis_tvalid_reg_1,
      O => \m_axis_tdata[15]_i_3__0_n_0\
    );
\m_axis_tdata[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \m_axis_tdata[12]_i_2__0_n_0\,
      I1 => \adc_sum_reg_n_0_[18]\,
      I2 => \m_axis_tdata[15]_i_5__0_n_0\,
      I3 => \adc_sum_reg_n_0_[17]\,
      I4 => \m_axis_tdata[13]_i_3__0_n_0\,
      I5 => \m_axis_tdata[15]_i_6__0_n_0\,
      O => \m_axis_tdata[15]_i_4__0_n_0\
    );
\m_axis_tdata[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(1),
      O => \m_axis_tdata[15]_i_5__0_n_0\
    );
\m_axis_tdata[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(14),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(15),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[15]_5\,
      O => \m_axis_tdata[15]_i_6__0_n_0\
    );
\m_axis_tdata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[1]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[1]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[1]_i_3__0_n_0\,
      O => \m_axis_tdata[1]_i_1__0_n_0\
    );
\m_axis_tdata[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(2),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(3),
      O => \m_axis_tdata[1]_i_2__0_n_0\
    );
\m_axis_tdata[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(0),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(1),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[3]_1\,
      O => \m_axis_tdata[1]_i_3__0_n_0\
    );
\m_axis_tdata[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[2]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[2]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[2]_i_3__0_n_0\,
      O => \m_axis_tdata[2]_i_1__0_n_0\
    );
\m_axis_tdata[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(3),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(4),
      O => \m_axis_tdata[2]_i_2__0_n_0\
    );
\m_axis_tdata[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(1),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(2),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[3]_2\,
      O => \m_axis_tdata[2]_i_3__0_n_0\
    );
\m_axis_tdata[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[3]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[3]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[3]_i_3__0_n_0\,
      O => \m_axis_tdata[3]_i_1__0_n_0\
    );
\m_axis_tdata[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(4),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(5),
      O => \m_axis_tdata[3]_i_2__0_n_0\
    );
\m_axis_tdata[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(2),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(3),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[3]_3\,
      O => \m_axis_tdata[3]_i_3__0_n_0\
    );
\m_axis_tdata[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[4]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[4]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[4]_i_3__0_n_0\,
      O => \m_axis_tdata[4]_i_1__0_n_0\
    );
\m_axis_tdata[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(5),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(6),
      O => \m_axis_tdata[4]_i_2__0_n_0\
    );
\m_axis_tdata[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(3),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(4),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[7]_2\,
      O => \m_axis_tdata[4]_i_3__0_n_0\
    );
\m_axis_tdata[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[5]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[12]_i_2__0_n_0\,
      I3 => \m_axis_tdata[5]_i_2__0_n_0\,
      I4 => \m_axis_tdata[13]_i_3__0_n_0\,
      I5 => \m_axis_tdata[5]_i_3__0_n_0\,
      O => \m_axis_tdata[5]_i_1__0_n_0\
    );
\m_axis_tdata[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(6),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(7),
      O => \m_axis_tdata[5]_i_2__0_n_0\
    );
\m_axis_tdata[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(4),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(5),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[7]_3\,
      O => \m_axis_tdata[5]_i_3__0_n_0\
    );
\m_axis_tdata[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[6]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[6]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[6]_i_3__0_n_0\,
      O => \m_axis_tdata[6]_i_1__0_n_0\
    );
\m_axis_tdata[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(7),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(8),
      O => \m_axis_tdata[6]_i_2__0_n_0\
    );
\m_axis_tdata[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(5),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(6),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[7]_4\,
      O => \m_axis_tdata[6]_i_3__0_n_0\
    );
\m_axis_tdata[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[7]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[7]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[7]_i_3__0_n_0\,
      O => \m_axis_tdata[7]_i_1__0_n_0\
    );
\m_axis_tdata[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(8),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(9),
      O => \m_axis_tdata[7]_i_2__0_n_0\
    );
\m_axis_tdata[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(6),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(7),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[7]_5\,
      O => \m_axis_tdata[7]_i_3__0_n_0\
    );
\m_axis_tdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[8]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[8]_i_2__0_n_0\,
      I3 => \m_axis_tdata[13]_i_3__0_n_0\,
      I4 => \m_axis_tdata[8]_i_3__0_n_0\,
      O => \m_axis_tdata[8]_i_1__0_n_0\
    );
\m_axis_tdata[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(9),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(10),
      O => \m_axis_tdata[8]_i_2__0_n_0\
    );
\m_axis_tdata[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(7),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(8),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[11]_2\,
      O => \m_axis_tdata[8]_i_3__0_n_0\
    );
\m_axis_tdata[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[9]\,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \m_axis_tdata[12]_i_2__0_n_0\,
      I3 => \m_axis_tdata[9]_i_2__0_n_0\,
      I4 => \m_axis_tdata[13]_i_3__0_n_0\,
      I5 => \m_axis_tdata[9]_i_3__0_n_0\,
      O => \m_axis_tdata[9]_i_1__0_n_0\
    );
\m_axis_tdata[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(10),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(11),
      O => \m_axis_tdata[9]_i_2__0_n_0\
    );
\m_axis_tdata[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(8),
      I1 => \m_axis_tdata[15]_i_5__0_n_0\,
      I2 => data2(9),
      I3 => \m_axis_tdata[12]_i_2__0_n_0\,
      I4 => \adc_sum_reg[11]_3\,
      O => \m_axis_tdata[9]_i_3__0_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[0]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[10]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[11]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[12]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[13]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[14]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[15]_i_2__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[1]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[2]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[3]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[4]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[5]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[6]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[7]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[8]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tdata[9]_i_1__0_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(9),
      R => '0'
    );
\m_axis_tvalid_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_dv_div,
      I1 => \m_axis_tdata[15]_i_3__0_n_0\,
      I2 => \^co\(0),
      O => \m_axis_tvalid_i_1__2_n_0\
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axis_tdata[15]_i_1__2_n_0\,
      D => \m_axis_tvalid_i_1__2_n_0\,
      Q => \^dec_tvalid\,
      R => '0'
    );
sign_curr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => p_2_in,
      Q => sign_curr,
      R => \^clear\
    );
\sign_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => sign_curr,
      Q => \sign_sr_reg_n_0_[0]\,
      R => \^clear\
    );
\sign_sr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[9]\,
      Q => \sign_sr_reg_n_0_[10]\,
      R => \^clear\
    );
\sign_sr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[10]\,
      Q => \sign_sr_reg_n_0_[11]\,
      R => \^clear\
    );
\sign_sr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[11]\,
      Q => \sign_sr_reg_n_0_[12]\,
      R => \^clear\
    );
\sign_sr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[12]\,
      Q => \sign_sr_reg_n_0_[13]\,
      R => \^clear\
    );
\sign_sr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[13]\,
      Q => \sign_sr_reg_n_0_[14]\,
      R => \^clear\
    );
\sign_sr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[14]\,
      Q => \sign_sr_reg_n_0_[15]\,
      R => \^clear\
    );
\sign_sr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[15]\,
      Q => \sign_sr_reg_n_0_[16]\,
      R => \^clear\
    );
\sign_sr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[16]\,
      Q => \sign_sr_reg_n_0_[17]\,
      R => \^clear\
    );
\sign_sr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[17]\,
      Q => \sign_sr_reg_n_0_[18]\,
      R => \^clear\
    );
\sign_sr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[18]\,
      Q => \sign_sr_reg_n_0_[19]\,
      R => \^clear\
    );
\sign_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[0]\,
      Q => \sign_sr_reg_n_0_[1]\,
      R => \^clear\
    );
\sign_sr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[19]\,
      Q => \sign_sr_reg_n_0_[20]\,
      R => \^clear\
    );
\sign_sr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[20]\,
      Q => \sign_sr_reg_n_0_[21]\,
      R => \^clear\
    );
\sign_sr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[21]\,
      Q => \sign_sr_reg_n_0_[22]\,
      R => \^clear\
    );
\sign_sr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[22]\,
      Q => \sign_sr_reg_n_0_[23]\,
      R => \^clear\
    );
\sign_sr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[23]\,
      Q => \sign_sr_reg_n_0_[24]\,
      R => \^clear\
    );
\sign_sr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[24]\,
      Q => \sign_sr_reg_n_0_[25]\,
      R => \^clear\
    );
\sign_sr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[25]\,
      Q => \sign_sr_reg_n_0_[26]\,
      R => \^clear\
    );
\sign_sr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[26]\,
      Q => \sign_sr_reg_n_0_[27]\,
      R => \^clear\
    );
\sign_sr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[27]\,
      Q => \sign_sr_reg_n_0_[28]\,
      R => \^clear\
    );
\sign_sr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[28]\,
      Q => \sign_sr_reg_n_0_[29]\,
      R => \^clear\
    );
\sign_sr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[1]\,
      Q => \sign_sr_reg_n_0_[2]\,
      R => \^clear\
    );
\sign_sr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[29]\,
      Q => \sign_sr_reg_n_0_[30]\,
      R => \^clear\
    );
\sign_sr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[30]\,
      Q => \sign_sr_reg_n_0_[31]\,
      R => \^clear\
    );
\sign_sr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[31]\,
      Q => \sign_sr_reg_n_0_[32]\,
      R => \^clear\
    );
\sign_sr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[32]\,
      Q => p_2_out0,
      R => \^clear\
    );
\sign_sr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[2]\,
      Q => \sign_sr_reg_n_0_[3]\,
      R => \^clear\
    );
\sign_sr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[3]\,
      Q => \sign_sr_reg_n_0_[4]\,
      R => \^clear\
    );
\sign_sr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[4]\,
      Q => \sign_sr_reg_n_0_[5]\,
      R => \^clear\
    );
\sign_sr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[5]\,
      Q => \sign_sr_reg_n_0_[6]\,
      R => \^clear\
    );
\sign_sr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[6]\,
      Q => \sign_sr_reg_n_0_[7]\,
      R => \^clear\
    );
\sign_sr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[7]\,
      Q => \sign_sr_reg_n_0_[8]\,
      R => \^clear\
    );
\sign_sr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[8]\,
      Q => \sign_sr_reg_n_0_[9]\,
      R => \^clear\
    );
\sum_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[0]\,
      Q => sum_in(0),
      R => \^clear\
    );
\sum_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(9),
      Q => sum_in(10),
      R => \^clear\
    );
\sum_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(10),
      Q => sum_in(11),
      R => \^clear\
    );
\sum_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(11),
      Q => sum_in(12),
      R => \^clear\
    );
\sum_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(12),
      Q => sum_in(13),
      R => \^clear\
    );
\sum_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(13),
      Q => sum_in(14),
      R => \^clear\
    );
\sum_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(14),
      Q => sum_in(15),
      R => \^clear\
    );
\sum_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(15),
      Q => sum_in(16),
      R => \^clear\
    );
\sum_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[17]\,
      Q => sum_in(17),
      R => \^clear\
    );
\sum_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[18]\,
      Q => sum_in(18),
      R => \^clear\
    );
\sum_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[19]\,
      Q => sum_in(19),
      R => \^clear\
    );
\sum_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(0),
      Q => sum_in(1),
      R => \^clear\
    );
\sum_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[20]\,
      Q => sum_in(20),
      R => \^clear\
    );
\sum_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[21]\,
      Q => sum_in(21),
      R => \^clear\
    );
\sum_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[22]\,
      Q => sum_in(22),
      R => \^clear\
    );
\sum_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[23]\,
      Q => sum_in(23),
      R => \^clear\
    );
\sum_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[24]\,
      Q => sum_in(24),
      R => \^clear\
    );
\sum_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[25]\,
      Q => sum_in(25),
      R => \^clear\
    );
\sum_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[26]\,
      Q => sum_in(26),
      R => \^clear\
    );
\sum_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[27]\,
      Q => sum_in(27),
      R => \^clear\
    );
\sum_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[28]\,
      Q => sum_in(28),
      R => \^clear\
    );
\sum_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[29]\,
      Q => sum_in(29),
      R => \^clear\
    );
\sum_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(1),
      Q => sum_in(2),
      R => \^clear\
    );
\sum_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => \adc_sum_reg_n_0_[30]\,
      Q => sum_in(30),
      R => \^clear\
    );
\sum_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(2),
      Q => sum_in(3),
      R => \^clear\
    );
\sum_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(3),
      Q => sum_in(4),
      R => \^clear\
    );
\sum_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(4),
      Q => sum_in(5),
      R => \^clear\
    );
\sum_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(5),
      Q => sum_in(6),
      R => \^clear\
    );
\sum_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(6),
      Q => sum_in(7),
      R => \^clear\
    );
\sum_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(7),
      Q => sum_in(8),
      R => \^clear\
    );
\sum_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \dat_got_i_1__0_n_0\,
      D => data2(8),
      Q => sum_in(9),
      R => \^clear\
    );
\sum_uns[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(11),
      O => \sum_uns[11]_i_2__0_n_0\
    );
\sum_uns[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(10),
      O => \sum_uns[11]_i_3__0_n_0\
    );
\sum_uns[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(9),
      O => \sum_uns[11]_i_4__0_n_0\
    );
\sum_uns[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(8),
      O => \sum_uns[11]_i_5__0_n_0\
    );
\sum_uns[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(15),
      O => \sum_uns[15]_i_2__0_n_0\
    );
\sum_uns[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(14),
      O => \sum_uns[15]_i_3__0_n_0\
    );
\sum_uns[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(13),
      O => \sum_uns[15]_i_4__0_n_0\
    );
\sum_uns[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(12),
      O => \sum_uns[15]_i_5__0_n_0\
    );
\sum_uns[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(19),
      O => \sum_uns[19]_i_2__0_n_0\
    );
\sum_uns[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(18),
      O => \sum_uns[19]_i_3__0_n_0\
    );
\sum_uns[19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(17),
      O => \sum_uns[19]_i_4__0_n_0\
    );
\sum_uns[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(16),
      O => \sum_uns[19]_i_5__0_n_0\
    );
\sum_uns[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(23),
      O => \sum_uns[23]_i_2__0_n_0\
    );
\sum_uns[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(22),
      O => \sum_uns[23]_i_3__0_n_0\
    );
\sum_uns[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(21),
      O => \sum_uns[23]_i_4__0_n_0\
    );
\sum_uns[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(20),
      O => \sum_uns[23]_i_5__0_n_0\
    );
\sum_uns[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(27),
      O => \sum_uns[27]_i_2__0_n_0\
    );
\sum_uns[27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(26),
      O => \sum_uns[27]_i_3__0_n_0\
    );
\sum_uns[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(25),
      O => \sum_uns[27]_i_4__0_n_0\
    );
\sum_uns[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(24),
      O => \sum_uns[27]_i_5__0_n_0\
    );
\sum_uns[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(30),
      O => \sum_uns[31]_i_2__0_n_0\
    );
\sum_uns[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(29),
      O => \sum_uns[31]_i_3__0_n_0\
    );
\sum_uns[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(28),
      O => \sum_uns[31]_i_4__0_n_0\
    );
\sum_uns[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(3),
      O => \sum_uns[3]_i_2__0_n_0\
    );
\sum_uns[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(2),
      O => \sum_uns[3]_i_3__0_n_0\
    );
\sum_uns[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(1),
      O => \sum_uns[3]_i_4__0_n_0\
    );
\sum_uns[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_in(0),
      O => \sum_uns[3]_i_5__0_n_0\
    );
\sum_uns[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(7),
      O => \sum_uns[7]_i_2__0_n_0\
    );
\sum_uns[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(6),
      O => \sum_uns[7]_i_3__0_n_0\
    );
\sum_uns[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(5),
      O => \sum_uns[7]_i_4__0_n_0\
    );
\sum_uns[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(4),
      O => \sum_uns[7]_i_5__0_n_0\
    );
\sum_uns_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1__0_n_7\,
      Q => sum_uns(0),
      R => \^clear\
    );
\sum_uns_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1__0_n_5\,
      Q => sum_uns(10),
      R => \^clear\
    );
\sum_uns_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1__0_n_4\,
      Q => sum_uns(11),
      R => \^clear\
    );
\sum_uns_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[7]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[11]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[11]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[11]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[11]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[11]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[11]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[11]_i_1__0_n_7\,
      S(3) => \sum_uns[11]_i_2__0_n_0\,
      S(2) => \sum_uns[11]_i_3__0_n_0\,
      S(1) => \sum_uns[11]_i_4__0_n_0\,
      S(0) => \sum_uns[11]_i_5__0_n_0\
    );
\sum_uns_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1__0_n_7\,
      Q => sum_uns(12),
      R => \^clear\
    );
\sum_uns_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1__0_n_6\,
      Q => sum_uns(13),
      R => \^clear\
    );
\sum_uns_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1__0_n_5\,
      Q => sum_uns(14),
      R => \^clear\
    );
\sum_uns_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1__0_n_4\,
      Q => sum_uns(15),
      R => \^clear\
    );
\sum_uns_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[11]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[15]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[15]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[15]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[15]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[15]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[15]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[15]_i_1__0_n_7\,
      S(3) => \sum_uns[15]_i_2__0_n_0\,
      S(2) => \sum_uns[15]_i_3__0_n_0\,
      S(1) => \sum_uns[15]_i_4__0_n_0\,
      S(0) => \sum_uns[15]_i_5__0_n_0\
    );
\sum_uns_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1__0_n_7\,
      Q => sum_uns(16),
      R => \^clear\
    );
\sum_uns_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1__0_n_6\,
      Q => sum_uns(17),
      R => \^clear\
    );
\sum_uns_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1__0_n_5\,
      Q => sum_uns(18),
      R => \^clear\
    );
\sum_uns_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1__0_n_4\,
      Q => sum_uns(19),
      R => \^clear\
    );
\sum_uns_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[15]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[19]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[19]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[19]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[19]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[19]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[19]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[19]_i_1__0_n_7\,
      S(3) => \sum_uns[19]_i_2__0_n_0\,
      S(2) => \sum_uns[19]_i_3__0_n_0\,
      S(1) => \sum_uns[19]_i_4__0_n_0\,
      S(0) => \sum_uns[19]_i_5__0_n_0\
    );
\sum_uns_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1__0_n_6\,
      Q => sum_uns(1),
      R => \^clear\
    );
\sum_uns_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1__0_n_7\,
      Q => sum_uns(20),
      R => \^clear\
    );
\sum_uns_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1__0_n_6\,
      Q => sum_uns(21),
      R => \^clear\
    );
\sum_uns_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1__0_n_5\,
      Q => sum_uns(22),
      R => \^clear\
    );
\sum_uns_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1__0_n_4\,
      Q => sum_uns(23),
      R => \^clear\
    );
\sum_uns_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[19]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[23]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[23]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[23]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[23]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[23]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[23]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[23]_i_1__0_n_7\,
      S(3) => \sum_uns[23]_i_2__0_n_0\,
      S(2) => \sum_uns[23]_i_3__0_n_0\,
      S(1) => \sum_uns[23]_i_4__0_n_0\,
      S(0) => \sum_uns[23]_i_5__0_n_0\
    );
\sum_uns_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1__0_n_7\,
      Q => sum_uns(24),
      R => \^clear\
    );
\sum_uns_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1__0_n_6\,
      Q => sum_uns(25),
      R => \^clear\
    );
\sum_uns_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1__0_n_5\,
      Q => sum_uns(26),
      R => \^clear\
    );
\sum_uns_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1__0_n_4\,
      Q => sum_uns(27),
      R => \^clear\
    );
\sum_uns_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[23]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[27]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[27]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[27]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[27]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[27]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[27]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[27]_i_1__0_n_7\,
      S(3) => \sum_uns[27]_i_2__0_n_0\,
      S(2) => \sum_uns[27]_i_3__0_n_0\,
      S(1) => \sum_uns[27]_i_4__0_n_0\,
      S(0) => \sum_uns[27]_i_5__0_n_0\
    );
\sum_uns_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1__0_n_7\,
      Q => sum_uns(28),
      R => \^clear\
    );
\sum_uns_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1__0_n_6\,
      Q => sum_uns(29),
      R => \^clear\
    );
\sum_uns_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1__0_n_5\,
      Q => sum_uns(2),
      R => \^clear\
    );
\sum_uns_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1__0_n_5\,
      Q => sum_uns(30),
      R => \^clear\
    );
\sum_uns_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1__0_n_0\,
      Q => sum_uns(31),
      R => \^clear\
    );
\sum_uns_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[27]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[31]_i_1__0_n_0\,
      CO(2) => \NLW_sum_uns_reg[31]_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \sum_uns_reg[31]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sum_uns_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \sum_uns_reg[31]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[31]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[31]_i_1__0_n_7\,
      S(3) => '1',
      S(2) => \sum_uns[31]_i_2__0_n_0\,
      S(1) => \sum_uns[31]_i_3__0_n_0\,
      S(0) => \sum_uns[31]_i_4__0_n_0\
    );
\sum_uns_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1__0_n_4\,
      Q => sum_uns(3),
      R => \^clear\
    );
\sum_uns_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_uns_reg[3]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[3]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[3]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sign_curr,
      O(3) => \sum_uns_reg[3]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[3]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[3]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[3]_i_1__0_n_7\,
      S(3) => \sum_uns[3]_i_2__0_n_0\,
      S(2) => \sum_uns[3]_i_3__0_n_0\,
      S(1) => \sum_uns[3]_i_4__0_n_0\,
      S(0) => \sum_uns[3]_i_5__0_n_0\
    );
\sum_uns_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1__0_n_7\,
      Q => sum_uns(4),
      R => \^clear\
    );
\sum_uns_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1__0_n_6\,
      Q => sum_uns(5),
      R => \^clear\
    );
\sum_uns_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1__0_n_5\,
      Q => sum_uns(6),
      R => \^clear\
    );
\sum_uns_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1__0_n_4\,
      Q => sum_uns(7),
      R => \^clear\
    );
\sum_uns_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[3]_i_1__0_n_0\,
      CO(3) => \sum_uns_reg[7]_i_1__0_n_0\,
      CO(2) => \sum_uns_reg[7]_i_1__0_n_1\,
      CO(1) => \sum_uns_reg[7]_i_1__0_n_2\,
      CO(0) => \sum_uns_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[7]_i_1__0_n_4\,
      O(2) => \sum_uns_reg[7]_i_1__0_n_5\,
      O(1) => \sum_uns_reg[7]_i_1__0_n_6\,
      O(0) => \sum_uns_reg[7]_i_1__0_n_7\,
      S(3) => \sum_uns[7]_i_2__0_n_0\,
      S(2) => \sum_uns[7]_i_3__0_n_0\,
      S(1) => \sum_uns[7]_i_4__0_n_0\,
      S(0) => \sum_uns[7]_i_5__0_n_0\
    );
\sum_uns_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1__0_n_7\,
      Q => sum_uns(8),
      R => \^clear\
    );
\sum_uns_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1__0_n_6\,
      Q => sum_uns(9),
      R => \^clear\
    );
\trig_detect_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => \trig_detect_reg_i_3__0_0\(11),
      I2 => \^m_axis_tdata_reg[15]_0\(10),
      I3 => \trig_detect_reg_i_3__0_0\(10),
      O => \trig_detect_i_10__0_n_0\
    );
\trig_detect_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => \trig_detect_reg_i_3__0_0\(9),
      I2 => \^m_axis_tdata_reg[15]_0\(8),
      I3 => \trig_detect_reg_i_3__0_0\(8),
      O => \trig_detect_i_11__0_n_0\
    );
\trig_detect_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => \trig_detect_reg_i_3__0_0\(15),
      I2 => \trig_detect_reg_i_3__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_12__0_n_0\
    );
\trig_detect_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => \trig_detect_reg_i_3__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_13__0_n_0\
    );
\trig_detect_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => \trig_detect_reg_i_3__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_14__0_n_0\
    );
\trig_detect_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => \trig_detect_reg_i_3__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_15__0_n_0\
    );
\trig_detect_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \^m_axis_tdata_reg[15]_0\(14),
      I3 => \trig_detect_reg_i_3__0_0\(14),
      O => \trig_detect_i_17__0_n_0\
    );
\trig_detect_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => \trig_detect_reg_i_3__0_0\(13),
      I2 => \^m_axis_tdata_reg[15]_0\(12),
      I3 => \trig_detect_reg_i_3__0_0\(12),
      O => \trig_detect_i_18__0_n_0\
    );
\trig_detect_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => \trig_detect_reg_i_3__0_0\(11),
      I2 => \^m_axis_tdata_reg[15]_0\(10),
      I3 => \trig_detect_reg_i_3__0_0\(10),
      O => \trig_detect_i_19__0_n_0\
    );
\trig_detect_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => trig_detect_reg,
      I1 => \^dec_tvalid\,
      I2 => \U_osc_trigger/trig_detect1\,
      I3 => trig_detect_reg_0,
      O => m_axis_tvalid_reg_0
    );
\trig_detect_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => \trig_detect_reg_i_3__0_0\(9),
      I2 => \^m_axis_tdata_reg[15]_0\(8),
      I3 => \trig_detect_reg_i_3__0_0\(8),
      O => \trig_detect_i_20__0_n_0\
    );
\trig_detect_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => \trig_detect_reg_i_3__0_0\(15),
      I2 => \trig_detect_reg_i_3__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_21__0_n_0\
    );
\trig_detect_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => \trig_detect_reg_i_3__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_22__0_n_0\
    );
\trig_detect_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => \trig_detect_reg_i_3__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_23__0_n_0\
    );
\trig_detect_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => \trig_detect_reg_i_3__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_24__0_n_0\
    );
\trig_detect_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => \trig_detect_reg_i_5__0_0\(15),
      I2 => \trig_detect_reg_i_5__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_26__0_n_0\
    );
\trig_detect_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => \trig_detect_reg_i_5__0_0\(13),
      I2 => \trig_detect_reg_i_5__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_27__0_n_0\
    );
\trig_detect_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => \trig_detect_reg_i_5__0_0\(11),
      I2 => \trig_detect_reg_i_5__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_28__0_n_0\
    );
\trig_detect_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => \trig_detect_reg_i_5__0_0\(9),
      I2 => \trig_detect_reg_i_5__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_29__0_n_0\
    );
\trig_detect_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \trig_detect_reg_i_5__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_30__0_n_0\
    );
\trig_detect_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => \trig_detect_reg_i_5__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_31__0_n_0\
    );
\trig_detect_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => \trig_detect_reg_i_5__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_32__0_n_0\
    );
\trig_detect_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => \trig_detect_reg_i_5__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_33__0_n_0\
    );
\trig_detect_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => \trig_detect_reg_i_5__0_0\(15),
      I2 => \trig_detect_reg_i_5__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_35__0_n_0\
    );
\trig_detect_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => \trig_detect_reg_i_5__0_0\(13),
      I2 => \trig_detect_reg_i_5__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_36__0_n_0\
    );
\trig_detect_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => \trig_detect_reg_i_5__0_0\(11),
      I2 => \trig_detect_reg_i_5__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_37__0_n_0\
    );
\trig_detect_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => \trig_detect_reg_i_5__0_0\(9),
      I2 => \trig_detect_reg_i_5__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_38__0_n_0\
    );
\trig_detect_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \trig_detect_reg_i_5__0_0\(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => \trig_detect_i_39__0_n_0\
    );
\trig_detect_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => \trig_detect_reg_i_5__0_0\(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => \trig_detect_i_40__0_n_0\
    );
\trig_detect_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => \trig_detect_reg_i_5__0_0\(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => \trig_detect_i_41__0_n_0\
    );
\trig_detect_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => \trig_detect_reg_i_5__0_0\(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => \trig_detect_i_42__0_n_0\
    );
\trig_detect_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => \trig_detect_reg_i_3__0_0\(7),
      I2 => \^m_axis_tdata_reg[15]_0\(6),
      I3 => \trig_detect_reg_i_3__0_0\(6),
      O => \trig_detect_i_43__0_n_0\
    );
\trig_detect_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => \trig_detect_reg_i_3__0_0\(5),
      I2 => \^m_axis_tdata_reg[15]_0\(4),
      I3 => \trig_detect_reg_i_3__0_0\(4),
      O => \trig_detect_i_44__0_n_0\
    );
\trig_detect_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => \trig_detect_reg_i_3__0_0\(3),
      I2 => \^m_axis_tdata_reg[15]_0\(2),
      I3 => \trig_detect_reg_i_3__0_0\(2),
      O => \trig_detect_i_45__0_n_0\
    );
\trig_detect_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => \trig_detect_reg_i_3__0_0\(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => \trig_detect_reg_i_3__0_0\(0),
      O => \trig_detect_i_46__0_n_0\
    );
\trig_detect_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => \trig_detect_reg_i_3__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_47__0_n_0\
    );
\trig_detect_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => \trig_detect_reg_i_3__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_48__0_n_0\
    );
\trig_detect_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => \trig_detect_reg_i_3__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_49__0_n_0\
    );
\trig_detect_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => \trig_detect_reg_i_3__0_0\(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => \trig_detect_i_50__0_n_0\
    );
\trig_detect_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => \trig_detect_reg_i_3__0_0\(7),
      I2 => \^m_axis_tdata_reg[15]_0\(6),
      I3 => \trig_detect_reg_i_3__0_0\(6),
      O => \trig_detect_i_51__0_n_0\
    );
\trig_detect_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => \trig_detect_reg_i_3__0_0\(5),
      I2 => \^m_axis_tdata_reg[15]_0\(4),
      I3 => \trig_detect_reg_i_3__0_0\(4),
      O => \trig_detect_i_52__0_n_0\
    );
\trig_detect_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => \trig_detect_reg_i_3__0_0\(3),
      I2 => \^m_axis_tdata_reg[15]_0\(2),
      I3 => \trig_detect_reg_i_3__0_0\(2),
      O => \trig_detect_i_53__0_n_0\
    );
\trig_detect_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => \trig_detect_reg_i_3__0_0\(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => \trig_detect_reg_i_3__0_0\(0),
      O => \trig_detect_i_54__0_n_0\
    );
\trig_detect_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => \trig_detect_reg_i_3__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_55__0_n_0\
    );
\trig_detect_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => \trig_detect_reg_i_3__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_56__0_n_0\
    );
\trig_detect_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => \trig_detect_reg_i_3__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_57__0_n_0\
    );
\trig_detect_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => \trig_detect_reg_i_3__0_0\(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => \trig_detect_i_58__0_n_0\
    );
\trig_detect_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => \trig_detect_reg_i_5__0_0\(7),
      I2 => \trig_detect_reg_i_5__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_59__0_n_0\
    );
\trig_detect_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => \trig_detect_reg_i_5__0_0\(5),
      I2 => \trig_detect_reg_i_5__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_60__0_n_0\
    );
\trig_detect_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => \trig_detect_reg_i_5__0_0\(3),
      I2 => \trig_detect_reg_i_5__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_61__0_n_0\
    );
\trig_detect_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => \trig_detect_reg_i_5__0_0\(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => \trig_detect_i_62__0_n_0\
    );
\trig_detect_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => \trig_detect_reg_i_5__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_63__0_n_0\
    );
\trig_detect_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => \trig_detect_reg_i_5__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_64__0_n_0\
    );
\trig_detect_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => \trig_detect_reg_i_5__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_65__0_n_0\
    );
\trig_detect_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => \trig_detect_reg_i_5__0_0\(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => \trig_detect_reg_i_5__0_0\(0),
      O => \trig_detect_i_66__0_n_0\
    );
\trig_detect_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => \trig_detect_reg_i_5__0_0\(7),
      I2 => \trig_detect_reg_i_5__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_67__0_n_0\
    );
\trig_detect_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => \trig_detect_reg_i_5__0_0\(5),
      I2 => \trig_detect_reg_i_5__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_68__0_n_0\
    );
\trig_detect_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => \trig_detect_reg_i_5__0_0\(3),
      I2 => \trig_detect_reg_i_5__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_69__0_n_0\
    );
\trig_detect_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => \trig_detect_reg_i_5__0_0\(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => \trig_detect_i_70__0_n_0\
    );
\trig_detect_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => \trig_detect_reg_i_5__0_0\(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => \trig_detect_i_71__0_n_0\
    );
\trig_detect_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => \trig_detect_reg_i_5__0_0\(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => \trig_detect_i_72__0_n_0\
    );
\trig_detect_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \trig_detect_reg_i_5__0_0\(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => \trig_detect_reg_i_5__0_0\(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => \trig_detect_i_73__0_n_0\
    );
\trig_detect_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => \trig_detect_reg_i_5__0_0\(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => \trig_detect_reg_i_5__0_0\(0),
      O => \trig_detect_i_74__0_n_0\
    );
\trig_detect_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \trig_detect_reg_i_3__0_0\(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \^m_axis_tdata_reg[15]_0\(14),
      I3 => \trig_detect_reg_i_3__0_0\(14),
      O => \trig_detect_i_8__0_n_0\
    );
\trig_detect_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => \trig_detect_reg_i_3__0_0\(13),
      I2 => \^m_axis_tdata_reg[15]_0\(12),
      I3 => \trig_detect_reg_i_3__0_0\(12),
      O => \trig_detect_i_9__0_n_0\
    );
\trig_detect_reg_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_detect_reg_i_16__0_n_0\,
      CO(2) => \trig_detect_reg_i_16__0_n_1\,
      CO(1) => \trig_detect_reg_i_16__0_n_2\,
      CO(0) => \trig_detect_reg_i_16__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_51__0_n_0\,
      DI(2) => \trig_detect_i_52__0_n_0\,
      DI(1) => \trig_detect_i_53__0_n_0\,
      DI(0) => \trig_detect_i_54__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_16__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_55__0_n_0\,
      S(2) => \trig_detect_i_56__0_n_0\,
      S(1) => \trig_detect_i_57__0_n_0\,
      S(0) => \trig_detect_i_58__0_n_0\
    );
\trig_detect_reg_i_25__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_detect_reg_i_25__0_n_0\,
      CO(2) => \trig_detect_reg_i_25__0_n_1\,
      CO(1) => \trig_detect_reg_i_25__0_n_2\,
      CO(0) => \trig_detect_reg_i_25__0_n_3\,
      CYINIT => '1',
      DI(3) => \trig_detect_i_59__0_n_0\,
      DI(2) => \trig_detect_i_60__0_n_0\,
      DI(1) => \trig_detect_i_61__0_n_0\,
      DI(0) => \trig_detect_i_62__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_25__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_63__0_n_0\,
      S(2) => \trig_detect_i_64__0_n_0\,
      S(1) => \trig_detect_i_65__0_n_0\,
      S(0) => \trig_detect_i_66__0_n_0\
    );
\trig_detect_reg_i_34__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_detect_reg_i_34__0_n_0\,
      CO(2) => \trig_detect_reg_i_34__0_n_1\,
      CO(1) => \trig_detect_reg_i_34__0_n_2\,
      CO(0) => \trig_detect_reg_i_34__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_67__0_n_0\,
      DI(2) => \trig_detect_i_68__0_n_0\,
      DI(1) => \trig_detect_i_69__0_n_0\,
      DI(0) => \trig_detect_i_70__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_34__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_71__0_n_0\,
      S(2) => \trig_detect_i_72__0_n_0\,
      S(1) => \trig_detect_i_73__0_n_0\,
      S(0) => \trig_detect_i_74__0_n_0\
    );
\trig_detect_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_detect_reg_i_7__0_n_0\,
      CO(3) => \U_osc_trigger/trig_detect1\,
      CO(2) => \trig_detect_reg_i_3__0_n_1\,
      CO(1) => \trig_detect_reg_i_3__0_n_2\,
      CO(0) => \trig_detect_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_8__0_n_0\,
      DI(2) => \trig_detect_i_9__0_n_0\,
      DI(1) => \trig_detect_i_10__0_n_0\,
      DI(0) => \trig_detect_i_11__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_12__0_n_0\,
      S(2) => \trig_detect_i_13__0_n_0\,
      S(1) => \trig_detect_i_14__0_n_0\,
      S(0) => \trig_detect_i_15__0_n_0\
    );
\trig_detect_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_detect_reg_i_16__0_n_0\,
      CO(3) => \cfg_trig_high_level_reg[15]\(0),
      CO(2) => \trig_detect_reg_i_4__0_n_1\,
      CO(1) => \trig_detect_reg_i_4__0_n_2\,
      CO(0) => \trig_detect_reg_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_17__0_n_0\,
      DI(2) => \trig_detect_i_18__0_n_0\,
      DI(1) => \trig_detect_i_19__0_n_0\,
      DI(0) => \trig_detect_i_20__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_21__0_n_0\,
      S(2) => \trig_detect_i_22__0_n_0\,
      S(1) => \trig_detect_i_23__0_n_0\,
      S(0) => \trig_detect_i_24__0_n_0\
    );
\trig_detect_reg_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_detect_reg_i_25__0_n_0\,
      CO(3) => \m_axis_tdata_reg[15]_1\(0),
      CO(2) => \trig_detect_reg_i_5__0_n_1\,
      CO(1) => \trig_detect_reg_i_5__0_n_2\,
      CO(0) => \trig_detect_reg_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_26__0_n_0\,
      DI(2) => \trig_detect_i_27__0_n_0\,
      DI(1) => \trig_detect_i_28__0_n_0\,
      DI(0) => \trig_detect_i_29__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_30__0_n_0\,
      S(2) => \trig_detect_i_31__0_n_0\,
      S(1) => \trig_detect_i_32__0_n_0\,
      S(0) => \trig_detect_i_33__0_n_0\
    );
\trig_detect_reg_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_detect_reg_i_34__0_n_0\,
      CO(3) => \m_axis_tdata_reg[15]_2\(0),
      CO(2) => \trig_detect_reg_i_6__0_n_1\,
      CO(1) => \trig_detect_reg_i_6__0_n_2\,
      CO(0) => \trig_detect_reg_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \trig_detect_i_35__0_n_0\,
      DI(2) => \trig_detect_i_36__0_n_0\,
      DI(1) => \trig_detect_i_37__0_n_0\,
      DI(0) => \trig_detect_i_38__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_39__0_n_0\,
      S(2) => \trig_detect_i_40__0_n_0\,
      S(1) => \trig_detect_i_41__0_n_0\,
      S(0) => \trig_detect_i_42__0_n_0\
    );
\trig_detect_reg_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_detect_reg_i_7__0_n_0\,
      CO(2) => \trig_detect_reg_i_7__0_n_1\,
      CO(1) => \trig_detect_reg_i_7__0_n_2\,
      CO(0) => \trig_detect_reg_i_7__0_n_3\,
      CYINIT => '1',
      DI(3) => \trig_detect_i_43__0_n_0\,
      DI(2) => \trig_detect_i_44__0_n_0\,
      DI(1) => \trig_detect_i_45__0_n_0\,
      DI(0) => \trig_detect_i_46__0_n_0\,
      O(3 downto 0) => \NLW_trig_detect_reg_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \trig_detect_i_47__0_n_0\,
      S(2) => \trig_detect_i_48__0_n_0\,
      S(1) => \trig_detect_i_49__0_n_0\,
      S(0) => \trig_detect_i_50__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_decimator_15 is
  port (
    clear : out STD_LOGIC;
    dec_tvalid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_0 : out STD_LOGIC;
    \adc_sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_trig_high_level_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    \adc_sum_reg[31]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc_sum_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc1_aresetn : in STD_LOGIC;
    \adc_dec_cnt_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axis_tvalid_reg_1 : in STD_LOGIC;
    trig_detect_reg : in STD_LOGIC;
    trig_detect_reg_0 : in STD_LOGIC;
    \adc_sum_reg[3]_0\ : in STD_LOGIC;
    \adc_sum_reg[3]_1\ : in STD_LOGIC;
    \adc_sum_reg[3]_2\ : in STD_LOGIC;
    \adc_sum_reg[3]_3\ : in STD_LOGIC;
    \adc_sum_reg[7]_2\ : in STD_LOGIC;
    \adc_sum_reg[7]_3\ : in STD_LOGIC;
    \adc_sum_reg[7]_4\ : in STD_LOGIC;
    \adc_sum_reg[7]_5\ : in STD_LOGIC;
    \adc_sum_reg[11]_2\ : in STD_LOGIC;
    \adc_sum_reg[11]_3\ : in STD_LOGIC;
    \adc_sum_reg[11]_4\ : in STD_LOGIC;
    \adc_sum_reg[11]_5\ : in STD_LOGIC;
    \adc_sum_reg[15]_2\ : in STD_LOGIC;
    \adc_sum_reg[15]_3\ : in STD_LOGIC;
    \adc_sum_reg[15]_4\ : in STD_LOGIC;
    \adc_sum_reg[15]_5\ : in STD_LOGIC;
    trig_detect_reg_i_3_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    trig_detect_reg_i_5_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_decimator_15 : entity is "osc_decimator";
end system_rp_oscilloscope_0_osc_decimator_15;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_decimator_15 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U_osc_trigger/trig_detect1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \adc_dec_cnt0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \adc_dec_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt[16]_i_1_n_0\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \adc_dec_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal adc_dv_div : STD_LOGIC;
  signal \adc_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \adc_sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal \dat_div[11]_i_2_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_3_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_4_n_0\ : STD_LOGIC;
  signal \dat_div[11]_i_5_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_2_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_3_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_4_n_0\ : STD_LOGIC;
  signal \dat_div[15]_i_5_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_2_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_3_n_0\ : STD_LOGIC;
  signal \dat_div[3]_i_4_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_div[7]_i_5_n_0\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[0]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[10]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[11]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[12]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[13]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[14]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[15]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[1]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[2]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[3]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[4]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[5]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[6]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[7]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[8]\ : STD_LOGIC;
  signal \dat_div_reg_n_0_[9]\ : STD_LOGIC;
  signal dat_got : STD_LOGIC;
  signal dat_got_i_1_n_0 : STD_LOGIC;
  signal dat_got_i_2_n_0 : STD_LOGIC;
  signal dat_got_i_3_n_0 : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_avg_div_n_10 : STD_LOGIC;
  signal dec_avg_div_n_11 : STD_LOGIC;
  signal dec_avg_div_n_12 : STD_LOGIC;
  signal dec_avg_div_n_13 : STD_LOGIC;
  signal dec_avg_div_n_14 : STD_LOGIC;
  signal dec_avg_div_n_15 : STD_LOGIC;
  signal dec_avg_div_n_16 : STD_LOGIC;
  signal dec_avg_div_n_17 : STD_LOGIC;
  signal dec_avg_div_n_2 : STD_LOGIC;
  signal dec_avg_div_n_3 : STD_LOGIC;
  signal dec_avg_div_n_4 : STD_LOGIC;
  signal dec_avg_div_n_5 : STD_LOGIC;
  signal dec_avg_div_n_6 : STD_LOGIC;
  signal dec_avg_div_n_7 : STD_LOGIC;
  signal dec_avg_div_n_8 : STD_LOGIC;
  signal dec_avg_div_n_9 : STD_LOGIC;
  signal \^dec_tvalid\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_1\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_2\ : STD_LOGIC;
  signal \dec_valid_carry__0_n_3\ : STD_LOGIC;
  signal \dec_valid_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dec_valid_carry__1_i_2_n_0\ : STD_LOGIC;
  signal dec_valid_carry_i_1_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_2_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_3_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_4_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_5_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_6_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_7_n_0 : STD_LOGIC;
  signal dec_valid_carry_i_8_n_0 : STD_LOGIC;
  signal dec_valid_carry_n_0 : STD_LOGIC;
  signal dec_valid_carry_n_1 : STD_LOGIC;
  signal dec_valid_carry_n_2 : STD_LOGIC;
  signal dec_valid_carry_n_3 : STD_LOGIC;
  signal div_dat_got : STD_LOGIC;
  signal div_go : STD_LOGIC;
  signal dv_o : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \^m_axis_tdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m_axis_tvalid_i_1__0_n_0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out0 : STD_LOGIC;
  signal q_o : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sign_curr : STD_LOGIC;
  signal \sign_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[16]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[17]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[18]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[19]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[20]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[21]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[22]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[23]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[24]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[25]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[26]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[27]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[28]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[29]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[30]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[31]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[32]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sign_sr_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sum_uns : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_uns[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[15]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[19]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[23]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[27]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[31]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_uns[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum_uns_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal trig_detect_i_10_n_0 : STD_LOGIC;
  signal trig_detect_i_11_n_0 : STD_LOGIC;
  signal trig_detect_i_12_n_0 : STD_LOGIC;
  signal trig_detect_i_13_n_0 : STD_LOGIC;
  signal trig_detect_i_14_n_0 : STD_LOGIC;
  signal trig_detect_i_15_n_0 : STD_LOGIC;
  signal trig_detect_i_17_n_0 : STD_LOGIC;
  signal trig_detect_i_18_n_0 : STD_LOGIC;
  signal trig_detect_i_19_n_0 : STD_LOGIC;
  signal trig_detect_i_20_n_0 : STD_LOGIC;
  signal trig_detect_i_21_n_0 : STD_LOGIC;
  signal trig_detect_i_22_n_0 : STD_LOGIC;
  signal trig_detect_i_23_n_0 : STD_LOGIC;
  signal trig_detect_i_24_n_0 : STD_LOGIC;
  signal trig_detect_i_26_n_0 : STD_LOGIC;
  signal trig_detect_i_27_n_0 : STD_LOGIC;
  signal trig_detect_i_28_n_0 : STD_LOGIC;
  signal trig_detect_i_29_n_0 : STD_LOGIC;
  signal trig_detect_i_30_n_0 : STD_LOGIC;
  signal trig_detect_i_31_n_0 : STD_LOGIC;
  signal trig_detect_i_32_n_0 : STD_LOGIC;
  signal trig_detect_i_33_n_0 : STD_LOGIC;
  signal trig_detect_i_35_n_0 : STD_LOGIC;
  signal trig_detect_i_36_n_0 : STD_LOGIC;
  signal trig_detect_i_37_n_0 : STD_LOGIC;
  signal trig_detect_i_38_n_0 : STD_LOGIC;
  signal trig_detect_i_39_n_0 : STD_LOGIC;
  signal trig_detect_i_40_n_0 : STD_LOGIC;
  signal trig_detect_i_41_n_0 : STD_LOGIC;
  signal trig_detect_i_42_n_0 : STD_LOGIC;
  signal trig_detect_i_43_n_0 : STD_LOGIC;
  signal trig_detect_i_44_n_0 : STD_LOGIC;
  signal trig_detect_i_45_n_0 : STD_LOGIC;
  signal trig_detect_i_46_n_0 : STD_LOGIC;
  signal trig_detect_i_47_n_0 : STD_LOGIC;
  signal trig_detect_i_48_n_0 : STD_LOGIC;
  signal trig_detect_i_49_n_0 : STD_LOGIC;
  signal trig_detect_i_50_n_0 : STD_LOGIC;
  signal trig_detect_i_51_n_0 : STD_LOGIC;
  signal trig_detect_i_52_n_0 : STD_LOGIC;
  signal trig_detect_i_53_n_0 : STD_LOGIC;
  signal trig_detect_i_54_n_0 : STD_LOGIC;
  signal trig_detect_i_55_n_0 : STD_LOGIC;
  signal trig_detect_i_56_n_0 : STD_LOGIC;
  signal trig_detect_i_57_n_0 : STD_LOGIC;
  signal trig_detect_i_58_n_0 : STD_LOGIC;
  signal trig_detect_i_59_n_0 : STD_LOGIC;
  signal trig_detect_i_60_n_0 : STD_LOGIC;
  signal trig_detect_i_61_n_0 : STD_LOGIC;
  signal trig_detect_i_62_n_0 : STD_LOGIC;
  signal trig_detect_i_63_n_0 : STD_LOGIC;
  signal trig_detect_i_64_n_0 : STD_LOGIC;
  signal trig_detect_i_65_n_0 : STD_LOGIC;
  signal trig_detect_i_66_n_0 : STD_LOGIC;
  signal trig_detect_i_67_n_0 : STD_LOGIC;
  signal trig_detect_i_68_n_0 : STD_LOGIC;
  signal trig_detect_i_69_n_0 : STD_LOGIC;
  signal trig_detect_i_70_n_0 : STD_LOGIC;
  signal trig_detect_i_71_n_0 : STD_LOGIC;
  signal trig_detect_i_72_n_0 : STD_LOGIC;
  signal trig_detect_i_73_n_0 : STD_LOGIC;
  signal trig_detect_i_74_n_0 : STD_LOGIC;
  signal trig_detect_i_8_n_0 : STD_LOGIC;
  signal trig_detect_i_9_n_0 : STD_LOGIC;
  signal trig_detect_reg_i_16_n_0 : STD_LOGIC;
  signal trig_detect_reg_i_16_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_16_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_16_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_25_n_0 : STD_LOGIC;
  signal trig_detect_reg_i_25_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_25_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_25_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_34_n_0 : STD_LOGIC;
  signal trig_detect_reg_i_34_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_34_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_34_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_3_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_3_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_3_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_4_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_4_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_4_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_5_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_5_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_5_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_6_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_6_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_6_n_3 : STD_LOGIC;
  signal trig_detect_reg_i_7_n_0 : STD_LOGIC;
  signal trig_detect_reg_i_7_n_1 : STD_LOGIC;
  signal trig_detect_reg_i_7_n_2 : STD_LOGIC;
  signal trig_detect_reg_i_7_n_3 : STD_LOGIC;
  signal \NLW_adc_dec_cnt0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dec_valid_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dec_valid_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dec_valid_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_valid_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_uns_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_uns_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_trig_detect_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_34_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trig_detect_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \adc_dec_cnt0_inferred__0/i__carry__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of dec_valid_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_valid_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_valid_carry__1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_4\ : label is "soft_lutpair144";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_16 : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_25 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_25 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_3 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_34 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_34 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_4 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_5 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_6 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_6 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of trig_detect_reg_i_7 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of trig_detect_reg_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  clear <= \^clear\;
  dec_tvalid <= \^dec_tvalid\;
  \m_axis_tdata_reg[15]_0\(15 downto 0) <= \^m_axis_tdata_reg[15]_0\(15 downto 0);
\adc_dec_cnt0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry_n_3\,
      CYINIT => \adc_dec_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[4]\,
      S(2) => \adc_dec_cnt_reg_n_0_[3]\,
      S(1) => \adc_dec_cnt_reg_n_0_[2]\,
      S(0) => \adc_dec_cnt_reg_n_0_[1]\
    );
\adc_dec_cnt0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry_n_0\,
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry__0_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__0_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__0_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__0_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__0_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__0_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__0_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[8]\,
      S(2) => \adc_dec_cnt_reg_n_0_[7]\,
      S(1) => \adc_dec_cnt_reg_n_0_[6]\,
      S(0) => \adc_dec_cnt_reg_n_0_[5]\
    );
\adc_dec_cnt0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry__0_n_0\,
      CO(3) => \adc_dec_cnt0_inferred__0/i__carry__1_n_0\,
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__1_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__1_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__1_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__1_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__1_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__1_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[12]\,
      S(2) => \adc_dec_cnt_reg_n_0_[11]\,
      S(1) => \adc_dec_cnt_reg_n_0_[10]\,
      S(0) => \adc_dec_cnt_reg_n_0_[9]\
    );
\adc_dec_cnt0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_dec_cnt0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_adc_dec_cnt0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \adc_dec_cnt0_inferred__0/i__carry__2_n_1\,
      CO(1) => \adc_dec_cnt0_inferred__0/i__carry__2_n_2\,
      CO(0) => \adc_dec_cnt0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adc_dec_cnt0_inferred__0/i__carry__2_n_4\,
      O(2) => \adc_dec_cnt0_inferred__0/i__carry__2_n_5\,
      O(1) => \adc_dec_cnt0_inferred__0/i__carry__2_n_6\,
      O(0) => \adc_dec_cnt0_inferred__0/i__carry__2_n_7\,
      S(3) => \adc_dec_cnt_reg_n_0_[16]\,
      S(2) => \adc_dec_cnt_reg_n_0_[15]\,
      S(1) => \adc_dec_cnt_reg_n_0_[14]\,
      S(0) => \adc_dec_cnt_reg_n_0_[13]\
    );
\adc_dec_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \adc_dec_cnt_reg_n_0_[0]\,
      O => \adc_dec_cnt[0]_i_2_n_0\
    );
\adc_dec_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \adc_dec_cnt_reg[16]_0\,
      I2 => m_axi_osc1_aresetn,
      O => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt[0]_i_2_n_0\,
      Q => \adc_dec_cnt_reg_n_0_[0]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_dec_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[10]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[11]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[12]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[13]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[14]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[15]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__2_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[16]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[1]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[2]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[3]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[4]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[5]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_6\,
      Q => \adc_dec_cnt_reg_n_0_[6]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_5\,
      Q => \adc_dec_cnt_reg_n_0_[7]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__0_n_4\,
      Q => \adc_dec_cnt_reg_n_0_[8]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
\adc_dec_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_dec_cnt0_inferred__0/i__carry__1_n_7\,
      Q => \adc_dec_cnt_reg_n_0_[9]\,
      R => \adc_dec_cnt[16]_i_1_n_0\
    );
adc_dv_div_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => div_dat_got,
      Q => adc_dv_div,
      R => \^clear\
    );
\adc_sum[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(2),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_3\,
      O => S(3)
    );
\adc_sum[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(1),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_2\,
      O => S(2)
    );
\adc_sum[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(0),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_1\,
      O => S(1)
    );
\adc_sum[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[0]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[3]_0\,
      O => S(0)
    );
\adc_sum[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(14),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[15]_0\(3)
    );
\adc_sum[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(13),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_4\,
      O => \adc_sum_reg[15]_0\(2)
    );
\adc_sum[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(12),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_3\,
      O => \adc_sum_reg[15]_0\(1)
    );
\adc_sum[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(11),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_2\,
      O => \adc_sum_reg[15]_0\(0)
    );
\adc_sum[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[19]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(3)
    );
\adc_sum[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[18]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(2)
    );
\adc_sum[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[17]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(1)
    );
\adc_sum[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(15),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[19]_0\(0)
    );
\adc_sum[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[23]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(3)
    );
\adc_sum[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[22]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(2)
    );
\adc_sum[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[21]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(1)
    );
\adc_sum[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[20]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[23]_0\(0)
    );
\adc_sum[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[27]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(3)
    );
\adc_sum[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[26]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(2)
    );
\adc_sum[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[25]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(1)
    );
\adc_sum[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[24]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[27]_0\(0)
    );
\adc_sum[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \adc_sum_reg[15]_5\,
      I1 => \^co\(0),
      I2 => p_2_in,
      O => \adc_sum_reg[31]_0\(3)
    );
\adc_sum[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[30]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(2)
    );
\adc_sum[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[29]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(1)
    );
\adc_sum[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[28]\,
      I1 => \^co\(0),
      I2 => \adc_sum_reg[15]_5\,
      O => \adc_sum_reg[31]_0\(0)
    );
\adc_sum[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(6),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_5\,
      O => \adc_sum_reg[7]_0\(3)
    );
\adc_sum[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(5),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_4\,
      O => \adc_sum_reg[7]_0\(2)
    );
\adc_sum[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(4),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_3\,
      O => \adc_sum_reg[7]_0\(1)
    );
\adc_sum[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(3),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[7]_2\,
      O => \adc_sum_reg[7]_0\(0)
    );
\adc_sum[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(10),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_5\,
      O => \adc_sum_reg[11]_0\(3)
    );
\adc_sum[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(9),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_4\,
      O => \adc_sum_reg[11]_0\(2)
    );
\adc_sum[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(8),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_3\,
      O => \adc_sum_reg[11]_0\(1)
    );
\adc_sum[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data2(7),
      I1 => \^co\(0),
      I2 => \adc_sum_reg[11]_2\,
      O => \adc_sum_reg[11]_0\(0)
    );
\adc_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => O(0),
      Q => \adc_sum_reg_n_0_[0]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(2),
      Q => data2(9),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(3),
      Q => data2(10),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(0),
      Q => data2(11),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(1),
      Q => data2(12),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(2),
      Q => data2(13),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[15]_1\(3),
      Q => data2(14),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(0),
      Q => data2(15),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(1),
      Q => \adc_sum_reg_n_0_[17]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(2),
      Q => \adc_sum_reg_n_0_[18]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[19]_1\(3),
      Q => \adc_sum_reg_n_0_[19]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => O(1),
      Q => data2(0),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(0),
      Q => \adc_sum_reg_n_0_[20]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(1),
      Q => \adc_sum_reg_n_0_[21]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(2),
      Q => \adc_sum_reg_n_0_[22]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[23]_1\(3),
      Q => \adc_sum_reg_n_0_[23]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(0),
      Q => \adc_sum_reg_n_0_[24]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(1),
      Q => \adc_sum_reg_n_0_[25]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(2),
      Q => \adc_sum_reg_n_0_[26]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[27]_1\(3),
      Q => \adc_sum_reg_n_0_[27]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(0),
      Q => \adc_sum_reg_n_0_[28]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(1),
      Q => \adc_sum_reg_n_0_[29]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => O(2),
      Q => data2(1),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(2),
      Q => \adc_sum_reg_n_0_[30]\,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[31]_2\(3),
      Q => p_2_in,
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => O(3),
      Q => data2(2),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(0),
      Q => data2(3),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(1),
      Q => data2(4),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(2),
      Q => data2(5),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[7]_1\(3),
      Q => data2(6),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(0),
      Q => data2(7),
      R => \adc_sum_reg[31]_1\
    );
\adc_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \adc_sum_reg[11]_1\(1),
      Q => data2(8),
      R => \adc_sum_reg[31]_1\
    );
\dat_div[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(11),
      O => \dat_div[11]_i_2_n_0\
    );
\dat_div[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(10),
      O => \dat_div[11]_i_3_n_0\
    );
\dat_div[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(9),
      O => \dat_div[11]_i_4_n_0\
    );
\dat_div[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(8),
      O => \dat_div[11]_i_5_n_0\
    );
\dat_div[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(15),
      O => \dat_div[15]_i_2_n_0\
    );
\dat_div[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(14),
      O => \dat_div[15]_i_3_n_0\
    );
\dat_div[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(13),
      O => \dat_div[15]_i_4_n_0\
    );
\dat_div[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(12),
      O => \dat_div[15]_i_5_n_0\
    );
\dat_div[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(3),
      O => \dat_div[3]_i_2_n_0\
    );
\dat_div[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(2),
      O => \dat_div[3]_i_3_n_0\
    );
\dat_div[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(1),
      O => \dat_div[3]_i_4_n_0\
    );
\dat_div[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(7),
      O => \dat_div[7]_i_2_n_0\
    );
\dat_div[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(6),
      O => \dat_div[7]_i_3_n_0\
    );
\dat_div[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(5),
      O => \dat_div[7]_i_4_n_0\
    );
\dat_div[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => q_o(4),
      O => \dat_div[7]_i_5_n_0\
    );
\dat_div_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_17,
      Q => \dat_div_reg_n_0_[0]\,
      R => \^clear\
    );
\dat_div_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_7,
      Q => \dat_div_reg_n_0_[10]\,
      R => \^clear\
    );
\dat_div_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_6,
      Q => \dat_div_reg_n_0_[11]\,
      R => \^clear\
    );
\dat_div_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_5,
      Q => \dat_div_reg_n_0_[12]\,
      R => \^clear\
    );
\dat_div_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_4,
      Q => \dat_div_reg_n_0_[13]\,
      R => \^clear\
    );
\dat_div_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_3,
      Q => \dat_div_reg_n_0_[14]\,
      R => \^clear\
    );
\dat_div_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_2,
      Q => \dat_div_reg_n_0_[15]\,
      R => \^clear\
    );
\dat_div_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_16,
      Q => \dat_div_reg_n_0_[1]\,
      R => \^clear\
    );
\dat_div_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_15,
      Q => \dat_div_reg_n_0_[2]\,
      R => \^clear\
    );
\dat_div_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_14,
      Q => \dat_div_reg_n_0_[3]\,
      R => \^clear\
    );
\dat_div_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_13,
      Q => \dat_div_reg_n_0_[4]\,
      R => \^clear\
    );
\dat_div_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_12,
      Q => \dat_div_reg_n_0_[5]\,
      R => \^clear\
    );
\dat_div_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_11,
      Q => \dat_div_reg_n_0_[6]\,
      R => \^clear\
    );
\dat_div_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_10,
      Q => \dat_div_reg_n_0_[7]\,
      R => \^clear\
    );
\dat_div_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_9,
      Q => \dat_div_reg_n_0_[8]\,
      R => \^clear\
    );
\dat_div_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => div_dat_got,
      D => dec_avg_div_n_8,
      Q => \dat_div_reg_n_0_[9]\,
      R => \^clear\
    );
dat_got_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => dat_got_i_2_n_0,
      I1 => dat_got_i_3_n_0,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(4),
      I5 => \^co\(0),
      O => dat_got_i_1_n_0
    );
dat_got_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(15),
      I1 => Q(12),
      I2 => Q(8),
      I3 => Q(14),
      I4 => Q(13),
      I5 => Q(16),
      O => dat_got_i_2_n_0
    );
dat_got_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(7),
      O => dat_got_i_3_n_0
    );
dat_got_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => dat_got_i_1_n_0,
      Q => dat_got,
      R => \^clear\
    );
dec_avg_div: entity work.system_rp_oscilloscope_0_divide_18
     port map (
      D(15) => dec_avg_div_n_2,
      D(14) => dec_avg_div_n_3,
      D(13) => dec_avg_div_n_4,
      D(12) => dec_avg_div_n_5,
      D(11) => dec_avg_div_n_6,
      D(10) => dec_avg_div_n_7,
      D(9) => dec_avg_div_n_8,
      D(8) => dec_avg_div_n_9,
      D(7) => dec_avg_div_n_10,
      D(6) => dec_avg_div_n_11,
      D(5) => dec_avg_div_n_12,
      D(4) => dec_avg_div_n_13,
      D(3) => dec_avg_div_n_14,
      D(2) => dec_avg_div_n_15,
      D(1) => dec_avg_div_n_16,
      D(0) => dec_avg_div_n_17,
      Q(31 downto 0) => sum_uns(31 downto 0),
      S(2) => \dat_div[3]_i_2_n_0\,
      S(1) => \dat_div[3]_i_3_n_0\,
      S(0) => \dat_div[3]_i_4_n_0\,
      SR(0) => \^clear\,
      \dat_div_reg[11]\(3) => \dat_div[11]_i_2_n_0\,
      \dat_div_reg[11]\(2) => \dat_div[11]_i_3_n_0\,
      \dat_div_reg[11]\(1) => \dat_div[11]_i_4_n_0\,
      \dat_div_reg[11]\(0) => \dat_div[11]_i_5_n_0\,
      \dat_div_reg[15]\(3) => \dat_div[15]_i_2_n_0\,
      \dat_div_reg[15]\(2) => \dat_div[15]_i_3_n_0\,
      \dat_div_reg[15]\(1) => \dat_div[15]_i_4_n_0\,
      \dat_div_reg[15]\(0) => \dat_div[15]_i_5_n_0\,
      \dat_div_reg[3]\(0) => p_2_out0,
      \dat_div_reg[7]\(3) => \dat_div[7]_i_2_n_0\,
      \dat_div_reg[7]\(2) => \dat_div[7]_i_3_n_0\,
      \dat_div_reg[7]\(1) => \dat_div[7]_i_4_n_0\,
      \dat_div_reg[7]\(0) => \dat_div[7]_i_5_n_0\,
      div_go => div_go,
      dv_o => dv_o,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      \q_o_reg[15]_0\(14 downto 0) => q_o(15 downto 1),
      \reg_Y_reg[0][16]_0\(16 downto 0) => Q(16 downto 0)
    );
dec_valid_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dec_valid_carry_n_0,
      CO(2) => dec_valid_carry_n_1,
      CO(1) => dec_valid_carry_n_2,
      CO(0) => dec_valid_carry_n_3,
      CYINIT => '1',
      DI(3) => dec_valid_carry_i_1_n_0,
      DI(2) => dec_valid_carry_i_2_n_0,
      DI(1) => dec_valid_carry_i_3_n_0,
      DI(0) => dec_valid_carry_i_4_n_0,
      O(3 downto 0) => NLW_dec_valid_carry_O_UNCONNECTED(3 downto 0),
      S(3) => dec_valid_carry_i_5_n_0,
      S(2) => dec_valid_carry_i_6_n_0,
      S(1) => dec_valid_carry_i_7_n_0,
      S(0) => dec_valid_carry_i_8_n_0
    );
\dec_valid_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dec_valid_carry_n_0,
      CO(3) => \dec_valid_carry__0_n_0\,
      CO(2) => \dec_valid_carry__0_n_1\,
      CO(1) => \dec_valid_carry__0_n_2\,
      CO(0) => \dec_valid_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dec_valid_carry__0_i_1_n_0\,
      DI(2) => \dec_valid_carry__0_i_2_n_0\,
      DI(1) => \dec_valid_carry__0_i_3_n_0\,
      DI(0) => \dec_valid_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_dec_valid_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \dec_valid_carry__0_i_5_n_0\,
      S(2) => \dec_valid_carry__0_i_6_n_0\,
      S(1) => \dec_valid_carry__0_i_7_n_0\,
      S(0) => \dec_valid_carry__0_i_8_n_0\
    );
\dec_valid_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \adc_dec_cnt_reg_n_0_[14]\,
      I3 => Q(14),
      O => \dec_valid_carry__0_i_1_n_0\
    );
\dec_valid_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \adc_dec_cnt_reg_n_0_[12]\,
      I3 => Q(12),
      O => \dec_valid_carry__0_i_2_n_0\
    );
\dec_valid_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \adc_dec_cnt_reg_n_0_[10]\,
      I3 => Q(10),
      O => \dec_valid_carry__0_i_3_n_0\
    );
\dec_valid_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \adc_dec_cnt_reg_n_0_[8]\,
      I3 => Q(8),
      O => \dec_valid_carry__0_i_4_n_0\
    );
\dec_valid_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => \adc_dec_cnt_reg_n_0_[15]\,
      I2 => Q(14),
      I3 => \adc_dec_cnt_reg_n_0_[14]\,
      O => \dec_valid_carry__0_i_5_n_0\
    );
\dec_valid_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => \adc_dec_cnt_reg_n_0_[13]\,
      I2 => Q(12),
      I3 => \adc_dec_cnt_reg_n_0_[12]\,
      O => \dec_valid_carry__0_i_6_n_0\
    );
\dec_valid_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => \adc_dec_cnt_reg_n_0_[11]\,
      I2 => Q(10),
      I3 => \adc_dec_cnt_reg_n_0_[10]\,
      O => \dec_valid_carry__0_i_7_n_0\
    );
\dec_valid_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => \adc_dec_cnt_reg_n_0_[9]\,
      I2 => Q(8),
      I3 => \adc_dec_cnt_reg_n_0_[8]\,
      O => \dec_valid_carry__0_i_8_n_0\
    );
\dec_valid_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec_valid_carry__0_n_0\,
      CO(3 downto 1) => \NLW_dec_valid_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dec_valid_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_dec_valid_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \dec_valid_carry__1_i_2_n_0\
    );
\dec_valid_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[16]\,
      I1 => Q(16),
      O => \dec_valid_carry__1_i_1_n_0\
    );
\dec_valid_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \adc_dec_cnt_reg_n_0_[16]\,
      O => \dec_valid_carry__1_i_2_n_0\
    );
dec_valid_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \adc_dec_cnt_reg_n_0_[6]\,
      I3 => Q(6),
      O => dec_valid_carry_i_1_n_0
    );
dec_valid_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \adc_dec_cnt_reg_n_0_[4]\,
      I3 => Q(4),
      O => dec_valid_carry_i_2_n_0
    );
dec_valid_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \adc_dec_cnt_reg_n_0_[2]\,
      I3 => Q(2),
      O => dec_valid_carry_i_3_n_0
    );
dec_valid_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \adc_dec_cnt_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \adc_dec_cnt_reg_n_0_[0]\,
      I3 => Q(0),
      O => dec_valid_carry_i_4_n_0
    );
dec_valid_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \adc_dec_cnt_reg_n_0_[7]\,
      I2 => Q(6),
      I3 => \adc_dec_cnt_reg_n_0_[6]\,
      O => dec_valid_carry_i_5_n_0
    );
dec_valid_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \adc_dec_cnt_reg_n_0_[5]\,
      I2 => Q(4),
      I3 => \adc_dec_cnt_reg_n_0_[4]\,
      O => dec_valid_carry_i_6_n_0
    );
dec_valid_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \adc_dec_cnt_reg_n_0_[3]\,
      I2 => Q(2),
      I3 => \adc_dec_cnt_reg_n_0_[2]\,
      O => dec_valid_carry_i_7_n_0
    );
dec_valid_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \adc_dec_cnt_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \adc_dec_cnt_reg_n_0_[0]\,
      O => dec_valid_carry_i_8_n_0
    );
div_dat_got_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => dv_o,
      Q => div_dat_got,
      R => \^clear\
    );
div_go_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => dat_got,
      Q => div_go,
      R => \^clear\
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[0]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[0]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[0]_i_3_n_0\,
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(1),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(2),
      O => \m_axis_tdata[0]_i_2_n_0\
    );
\m_axis_tdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \adc_sum_reg_n_0_[0]\,
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(0),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[3]_0\,
      O => \m_axis_tdata[0]_i_3_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[10]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[10]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[10]_i_3_n_0\,
      O => \m_axis_tdata[10]_i_1_n_0\
    );
\m_axis_tdata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(11),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(12),
      O => \m_axis_tdata[10]_i_2_n_0\
    );
\m_axis_tdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(9),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(10),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[11]_4\,
      O => \m_axis_tdata[10]_i_3_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[11]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[11]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[11]_i_3_n_0\,
      O => \m_axis_tdata[11]_i_1_n_0\
    );
\m_axis_tdata[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(12),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(13),
      O => \m_axis_tdata[11]_i_2_n_0\
    );
\m_axis_tdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(10),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(11),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[11]_5\,
      O => \m_axis_tdata[11]_i_3_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[12]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[12]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[12]_i_3_n_0\,
      O => \m_axis_tdata[12]_i_1_n_0\
    );
\m_axis_tdata[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(13),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(14),
      O => \m_axis_tdata[12]_i_2_n_0\
    );
\m_axis_tdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(11),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(12),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[15]_2\,
      O => \m_axis_tdata[12]_i_3_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[13]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[13]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[13]_i_4_n_0\,
      O => \m_axis_tdata[13]_i_1_n_0\
    );
\m_axis_tdata[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => data2(15),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(14),
      O => \m_axis_tdata[13]_i_2_n_0\
    );
\m_axis_tdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(2),
      O => \m_axis_tdata[13]_i_3_n_0\
    );
\m_axis_tdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(12),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(13),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[15]_3\,
      O => \m_axis_tdata[13]_i_4_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dat_div_reg_n_0_[14]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[14]_i_2_n_0\,
      O => \m_axis_tdata[14]_i_1_n_0\
    );
\m_axis_tdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \m_axis_tdata[9]_i_2_n_0\,
      I1 => \adc_sum_reg_n_0_[17]\,
      I2 => \m_axis_tdata[15]_i_5_n_0\,
      I3 => data2(15),
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[14]_i_3_n_0\,
      O => \m_axis_tdata[14]_i_2_n_0\
    );
\m_axis_tdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(13),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(14),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[15]_4\,
      O => \m_axis_tdata[14]_i_3_n_0\
    );
\m_axis_tdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      I1 => \adc_dec_cnt_reg[16]_0\,
      O => \m_axis_tdata[15]_i_1__0_n_0\
    );
\m_axis_tdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dat_div_reg_n_0_[15]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[15]_i_4_n_0\,
      O => \m_axis_tdata[15]_i_2_n_0\
    );
\m_axis_tdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => dat_got_i_2_n_0,
      I1 => dat_got_i_3_n_0,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(4),
      I5 => m_axis_tvalid_reg_1,
      O => \m_axis_tdata[15]_i_3_n_0\
    );
\m_axis_tdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \m_axis_tdata[9]_i_2_n_0\,
      I1 => \adc_sum_reg_n_0_[18]\,
      I2 => \m_axis_tdata[15]_i_5_n_0\,
      I3 => \adc_sum_reg_n_0_[17]\,
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[15]_i_6_n_0\,
      O => \m_axis_tdata[15]_i_4_n_0\
    );
\m_axis_tdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(1),
      O => \m_axis_tdata[15]_i_5_n_0\
    );
\m_axis_tdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => data2(15),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(14),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[15]_5\,
      O => \m_axis_tdata[15]_i_6_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[1]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[1]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[1]_i_3_n_0\,
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(2),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(3),
      O => \m_axis_tdata[1]_i_2_n_0\
    );
\m_axis_tdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(0),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(1),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[3]_1\,
      O => \m_axis_tdata[1]_i_3_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[2]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[2]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[2]_i_3_n_0\,
      O => \m_axis_tdata[2]_i_1_n_0\
    );
\m_axis_tdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(3),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(4),
      O => \m_axis_tdata[2]_i_2_n_0\
    );
\m_axis_tdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(1),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(2),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[3]_2\,
      O => \m_axis_tdata[2]_i_3_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[3]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[3]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[3]_i_3_n_0\,
      O => \m_axis_tdata[3]_i_1_n_0\
    );
\m_axis_tdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(4),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(5),
      O => \m_axis_tdata[3]_i_2_n_0\
    );
\m_axis_tdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(2),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(3),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[3]_3\,
      O => \m_axis_tdata[3]_i_3_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[4]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[9]_i_2_n_0\,
      I3 => \m_axis_tdata[4]_i_2_n_0\,
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[4]_i_3_n_0\,
      O => \m_axis_tdata[4]_i_1_n_0\
    );
\m_axis_tdata[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(5),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(6),
      O => \m_axis_tdata[4]_i_2_n_0\
    );
\m_axis_tdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(3),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(4),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[7]_2\,
      O => \m_axis_tdata[4]_i_3_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[5]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[5]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[5]_i_3_n_0\,
      O => \m_axis_tdata[5]_i_1_n_0\
    );
\m_axis_tdata[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(6),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(7),
      O => \m_axis_tdata[5]_i_2_n_0\
    );
\m_axis_tdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(4),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(5),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[7]_3\,
      O => \m_axis_tdata[5]_i_3_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[6]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[9]_i_2_n_0\,
      I3 => \m_axis_tdata[6]_i_2_n_0\,
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[6]_i_3_n_0\,
      O => \m_axis_tdata[6]_i_1_n_0\
    );
\m_axis_tdata[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(7),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(8),
      O => \m_axis_tdata[6]_i_2_n_0\
    );
\m_axis_tdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(5),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(6),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[7]_4\,
      O => \m_axis_tdata[6]_i_3_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[7]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[7]_i_2_n_0\,
      I3 => \m_axis_tdata[13]_i_3_n_0\,
      I4 => \m_axis_tdata[7]_i_3_n_0\,
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(8),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(9),
      O => \m_axis_tdata[7]_i_2_n_0\
    );
\m_axis_tdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(6),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(7),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[7]_5\,
      O => \m_axis_tdata[7]_i_3_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[8]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[9]_i_2_n_0\,
      I3 => \m_axis_tdata[8]_i_2_n_0\,
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[8]_i_3_n_0\,
      O => \m_axis_tdata[8]_i_1_n_0\
    );
\m_axis_tdata[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(9),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(10),
      O => \m_axis_tdata[8]_i_2_n_0\
    );
\m_axis_tdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(7),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(8),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[11]_2\,
      O => \m_axis_tdata[8]_i_3_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \dat_div_reg_n_0_[9]\,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \m_axis_tdata[9]_i_2_n_0\,
      I3 => \m_axis_tdata[9]_i_3_n_0\,
      I4 => \m_axis_tdata[13]_i_3_n_0\,
      I5 => \m_axis_tdata[9]_i_4_n_0\,
      O => \m_axis_tdata[9]_i_1_n_0\
    );
\m_axis_tdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => m_axis_tvalid_reg_1,
      I4 => Q(1),
      O => \m_axis_tdata[9]_i_2_n_0\
    );
\m_axis_tdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data2(10),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(11),
      O => \m_axis_tdata[9]_i_3_n_0\
    );
\m_axis_tdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data2(8),
      I1 => \m_axis_tdata[15]_i_5_n_0\,
      I2 => data2(9),
      I3 => \m_axis_tdata[9]_i_2_n_0\,
      I4 => \adc_sum_reg[11]_3\,
      O => \m_axis_tdata[9]_i_4_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[10]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[11]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[12]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[13]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[14]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[15]_i_2_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[2]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[3]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[4]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[5]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[6]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[7]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[8]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tdata[9]_i_1_n_0\,
      Q => \^m_axis_tdata_reg[15]_0\(9),
      R => '0'
    );
\m_axis_tvalid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_dv_div,
      I1 => \m_axis_tdata[15]_i_3_n_0\,
      I2 => \^co\(0),
      O => \m_axis_tvalid_i_1__0_n_0\
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axis_tdata[15]_i_1__0_n_0\,
      D => \m_axis_tvalid_i_1__0_n_0\,
      Q => \^dec_tvalid\,
      R => '0'
    );
sign_curr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => p_2_in,
      Q => sign_curr,
      R => \^clear\
    );
\sign_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => sign_curr,
      Q => \sign_sr_reg_n_0_[0]\,
      R => \^clear\
    );
\sign_sr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[9]\,
      Q => \sign_sr_reg_n_0_[10]\,
      R => \^clear\
    );
\sign_sr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[10]\,
      Q => \sign_sr_reg_n_0_[11]\,
      R => \^clear\
    );
\sign_sr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[11]\,
      Q => \sign_sr_reg_n_0_[12]\,
      R => \^clear\
    );
\sign_sr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[12]\,
      Q => \sign_sr_reg_n_0_[13]\,
      R => \^clear\
    );
\sign_sr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[13]\,
      Q => \sign_sr_reg_n_0_[14]\,
      R => \^clear\
    );
\sign_sr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[14]\,
      Q => \sign_sr_reg_n_0_[15]\,
      R => \^clear\
    );
\sign_sr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[15]\,
      Q => \sign_sr_reg_n_0_[16]\,
      R => \^clear\
    );
\sign_sr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[16]\,
      Q => \sign_sr_reg_n_0_[17]\,
      R => \^clear\
    );
\sign_sr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[17]\,
      Q => \sign_sr_reg_n_0_[18]\,
      R => \^clear\
    );
\sign_sr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[18]\,
      Q => \sign_sr_reg_n_0_[19]\,
      R => \^clear\
    );
\sign_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[0]\,
      Q => \sign_sr_reg_n_0_[1]\,
      R => \^clear\
    );
\sign_sr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[19]\,
      Q => \sign_sr_reg_n_0_[20]\,
      R => \^clear\
    );
\sign_sr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[20]\,
      Q => \sign_sr_reg_n_0_[21]\,
      R => \^clear\
    );
\sign_sr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[21]\,
      Q => \sign_sr_reg_n_0_[22]\,
      R => \^clear\
    );
\sign_sr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[22]\,
      Q => \sign_sr_reg_n_0_[23]\,
      R => \^clear\
    );
\sign_sr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[23]\,
      Q => \sign_sr_reg_n_0_[24]\,
      R => \^clear\
    );
\sign_sr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[24]\,
      Q => \sign_sr_reg_n_0_[25]\,
      R => \^clear\
    );
\sign_sr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[25]\,
      Q => \sign_sr_reg_n_0_[26]\,
      R => \^clear\
    );
\sign_sr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[26]\,
      Q => \sign_sr_reg_n_0_[27]\,
      R => \^clear\
    );
\sign_sr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[27]\,
      Q => \sign_sr_reg_n_0_[28]\,
      R => \^clear\
    );
\sign_sr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[28]\,
      Q => \sign_sr_reg_n_0_[29]\,
      R => \^clear\
    );
\sign_sr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[1]\,
      Q => \sign_sr_reg_n_0_[2]\,
      R => \^clear\
    );
\sign_sr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[29]\,
      Q => \sign_sr_reg_n_0_[30]\,
      R => \^clear\
    );
\sign_sr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[30]\,
      Q => \sign_sr_reg_n_0_[31]\,
      R => \^clear\
    );
\sign_sr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[31]\,
      Q => \sign_sr_reg_n_0_[32]\,
      R => \^clear\
    );
\sign_sr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[32]\,
      Q => p_2_out0,
      R => \^clear\
    );
\sign_sr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[2]\,
      Q => \sign_sr_reg_n_0_[3]\,
      R => \^clear\
    );
\sign_sr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[3]\,
      Q => \sign_sr_reg_n_0_[4]\,
      R => \^clear\
    );
\sign_sr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[4]\,
      Q => \sign_sr_reg_n_0_[5]\,
      R => \^clear\
    );
\sign_sr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[5]\,
      Q => \sign_sr_reg_n_0_[6]\,
      R => \^clear\
    );
\sign_sr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[6]\,
      Q => \sign_sr_reg_n_0_[7]\,
      R => \^clear\
    );
\sign_sr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[7]\,
      Q => \sign_sr_reg_n_0_[8]\,
      R => \^clear\
    );
\sign_sr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \sign_sr_reg_n_0_[8]\,
      Q => \sign_sr_reg_n_0_[9]\,
      R => \^clear\
    );
\sum_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[0]\,
      Q => sum_in(0),
      R => \^clear\
    );
\sum_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(9),
      Q => sum_in(10),
      R => \^clear\
    );
\sum_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(10),
      Q => sum_in(11),
      R => \^clear\
    );
\sum_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(11),
      Q => sum_in(12),
      R => \^clear\
    );
\sum_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(12),
      Q => sum_in(13),
      R => \^clear\
    );
\sum_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(13),
      Q => sum_in(14),
      R => \^clear\
    );
\sum_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(14),
      Q => sum_in(15),
      R => \^clear\
    );
\sum_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(15),
      Q => sum_in(16),
      R => \^clear\
    );
\sum_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[17]\,
      Q => sum_in(17),
      R => \^clear\
    );
\sum_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[18]\,
      Q => sum_in(18),
      R => \^clear\
    );
\sum_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[19]\,
      Q => sum_in(19),
      R => \^clear\
    );
\sum_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(0),
      Q => sum_in(1),
      R => \^clear\
    );
\sum_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[20]\,
      Q => sum_in(20),
      R => \^clear\
    );
\sum_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[21]\,
      Q => sum_in(21),
      R => \^clear\
    );
\sum_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[22]\,
      Q => sum_in(22),
      R => \^clear\
    );
\sum_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[23]\,
      Q => sum_in(23),
      R => \^clear\
    );
\sum_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[24]\,
      Q => sum_in(24),
      R => \^clear\
    );
\sum_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[25]\,
      Q => sum_in(25),
      R => \^clear\
    );
\sum_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[26]\,
      Q => sum_in(26),
      R => \^clear\
    );
\sum_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[27]\,
      Q => sum_in(27),
      R => \^clear\
    );
\sum_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[28]\,
      Q => sum_in(28),
      R => \^clear\
    );
\sum_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[29]\,
      Q => sum_in(29),
      R => \^clear\
    );
\sum_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(1),
      Q => sum_in(2),
      R => \^clear\
    );
\sum_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => \adc_sum_reg_n_0_[30]\,
      Q => sum_in(30),
      R => \^clear\
    );
\sum_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(2),
      Q => sum_in(3),
      R => \^clear\
    );
\sum_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(3),
      Q => sum_in(4),
      R => \^clear\
    );
\sum_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(4),
      Q => sum_in(5),
      R => \^clear\
    );
\sum_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(5),
      Q => sum_in(6),
      R => \^clear\
    );
\sum_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(6),
      Q => sum_in(7),
      R => \^clear\
    );
\sum_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(7),
      Q => sum_in(8),
      R => \^clear\
    );
\sum_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got_i_1_n_0,
      D => data2(8),
      Q => sum_in(9),
      R => \^clear\
    );
\sum_uns[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(11),
      O => \sum_uns[11]_i_2_n_0\
    );
\sum_uns[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(10),
      O => \sum_uns[11]_i_3_n_0\
    );
\sum_uns[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(9),
      O => \sum_uns[11]_i_4_n_0\
    );
\sum_uns[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(8),
      O => \sum_uns[11]_i_5_n_0\
    );
\sum_uns[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(15),
      O => \sum_uns[15]_i_2_n_0\
    );
\sum_uns[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(14),
      O => \sum_uns[15]_i_3_n_0\
    );
\sum_uns[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(13),
      O => \sum_uns[15]_i_4_n_0\
    );
\sum_uns[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(12),
      O => \sum_uns[15]_i_5_n_0\
    );
\sum_uns[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(19),
      O => \sum_uns[19]_i_2_n_0\
    );
\sum_uns[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(18),
      O => \sum_uns[19]_i_3_n_0\
    );
\sum_uns[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(17),
      O => \sum_uns[19]_i_4_n_0\
    );
\sum_uns[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(16),
      O => \sum_uns[19]_i_5_n_0\
    );
\sum_uns[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(23),
      O => \sum_uns[23]_i_2_n_0\
    );
\sum_uns[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(22),
      O => \sum_uns[23]_i_3_n_0\
    );
\sum_uns[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(21),
      O => \sum_uns[23]_i_4_n_0\
    );
\sum_uns[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(20),
      O => \sum_uns[23]_i_5_n_0\
    );
\sum_uns[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(27),
      O => \sum_uns[27]_i_2_n_0\
    );
\sum_uns[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(26),
      O => \sum_uns[27]_i_3_n_0\
    );
\sum_uns[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(25),
      O => \sum_uns[27]_i_4_n_0\
    );
\sum_uns[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(24),
      O => \sum_uns[27]_i_5_n_0\
    );
\sum_uns[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(30),
      O => \sum_uns[31]_i_2_n_0\
    );
\sum_uns[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(29),
      O => \sum_uns[31]_i_3_n_0\
    );
\sum_uns[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(28),
      O => \sum_uns[31]_i_4_n_0\
    );
\sum_uns[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(3),
      O => \sum_uns[3]_i_2_n_0\
    );
\sum_uns[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(2),
      O => \sum_uns[3]_i_3_n_0\
    );
\sum_uns[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(1),
      O => \sum_uns[3]_i_4_n_0\
    );
\sum_uns[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_in(0),
      O => \sum_uns[3]_i_5_n_0\
    );
\sum_uns[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(7),
      O => \sum_uns[7]_i_2_n_0\
    );
\sum_uns[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(6),
      O => \sum_uns[7]_i_3_n_0\
    );
\sum_uns[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(5),
      O => \sum_uns[7]_i_4_n_0\
    );
\sum_uns[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_curr,
      I1 => sum_in(4),
      O => \sum_uns[7]_i_5_n_0\
    );
\sum_uns_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1_n_7\,
      Q => sum_uns(0),
      R => \^clear\
    );
\sum_uns_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1_n_5\,
      Q => sum_uns(10),
      R => \^clear\
    );
\sum_uns_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1_n_4\,
      Q => sum_uns(11),
      R => \^clear\
    );
\sum_uns_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[7]_i_1_n_0\,
      CO(3) => \sum_uns_reg[11]_i_1_n_0\,
      CO(2) => \sum_uns_reg[11]_i_1_n_1\,
      CO(1) => \sum_uns_reg[11]_i_1_n_2\,
      CO(0) => \sum_uns_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[11]_i_1_n_4\,
      O(2) => \sum_uns_reg[11]_i_1_n_5\,
      O(1) => \sum_uns_reg[11]_i_1_n_6\,
      O(0) => \sum_uns_reg[11]_i_1_n_7\,
      S(3) => \sum_uns[11]_i_2_n_0\,
      S(2) => \sum_uns[11]_i_3_n_0\,
      S(1) => \sum_uns[11]_i_4_n_0\,
      S(0) => \sum_uns[11]_i_5_n_0\
    );
\sum_uns_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1_n_7\,
      Q => sum_uns(12),
      R => \^clear\
    );
\sum_uns_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1_n_6\,
      Q => sum_uns(13),
      R => \^clear\
    );
\sum_uns_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1_n_5\,
      Q => sum_uns(14),
      R => \^clear\
    );
\sum_uns_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[15]_i_1_n_4\,
      Q => sum_uns(15),
      R => \^clear\
    );
\sum_uns_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[11]_i_1_n_0\,
      CO(3) => \sum_uns_reg[15]_i_1_n_0\,
      CO(2) => \sum_uns_reg[15]_i_1_n_1\,
      CO(1) => \sum_uns_reg[15]_i_1_n_2\,
      CO(0) => \sum_uns_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[15]_i_1_n_4\,
      O(2) => \sum_uns_reg[15]_i_1_n_5\,
      O(1) => \sum_uns_reg[15]_i_1_n_6\,
      O(0) => \sum_uns_reg[15]_i_1_n_7\,
      S(3) => \sum_uns[15]_i_2_n_0\,
      S(2) => \sum_uns[15]_i_3_n_0\,
      S(1) => \sum_uns[15]_i_4_n_0\,
      S(0) => \sum_uns[15]_i_5_n_0\
    );
\sum_uns_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1_n_7\,
      Q => sum_uns(16),
      R => \^clear\
    );
\sum_uns_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1_n_6\,
      Q => sum_uns(17),
      R => \^clear\
    );
\sum_uns_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1_n_5\,
      Q => sum_uns(18),
      R => \^clear\
    );
\sum_uns_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[19]_i_1_n_4\,
      Q => sum_uns(19),
      R => \^clear\
    );
\sum_uns_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[15]_i_1_n_0\,
      CO(3) => \sum_uns_reg[19]_i_1_n_0\,
      CO(2) => \sum_uns_reg[19]_i_1_n_1\,
      CO(1) => \sum_uns_reg[19]_i_1_n_2\,
      CO(0) => \sum_uns_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[19]_i_1_n_4\,
      O(2) => \sum_uns_reg[19]_i_1_n_5\,
      O(1) => \sum_uns_reg[19]_i_1_n_6\,
      O(0) => \sum_uns_reg[19]_i_1_n_7\,
      S(3) => \sum_uns[19]_i_2_n_0\,
      S(2) => \sum_uns[19]_i_3_n_0\,
      S(1) => \sum_uns[19]_i_4_n_0\,
      S(0) => \sum_uns[19]_i_5_n_0\
    );
\sum_uns_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1_n_6\,
      Q => sum_uns(1),
      R => \^clear\
    );
\sum_uns_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1_n_7\,
      Q => sum_uns(20),
      R => \^clear\
    );
\sum_uns_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1_n_6\,
      Q => sum_uns(21),
      R => \^clear\
    );
\sum_uns_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1_n_5\,
      Q => sum_uns(22),
      R => \^clear\
    );
\sum_uns_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[23]_i_1_n_4\,
      Q => sum_uns(23),
      R => \^clear\
    );
\sum_uns_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[19]_i_1_n_0\,
      CO(3) => \sum_uns_reg[23]_i_1_n_0\,
      CO(2) => \sum_uns_reg[23]_i_1_n_1\,
      CO(1) => \sum_uns_reg[23]_i_1_n_2\,
      CO(0) => \sum_uns_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[23]_i_1_n_4\,
      O(2) => \sum_uns_reg[23]_i_1_n_5\,
      O(1) => \sum_uns_reg[23]_i_1_n_6\,
      O(0) => \sum_uns_reg[23]_i_1_n_7\,
      S(3) => \sum_uns[23]_i_2_n_0\,
      S(2) => \sum_uns[23]_i_3_n_0\,
      S(1) => \sum_uns[23]_i_4_n_0\,
      S(0) => \sum_uns[23]_i_5_n_0\
    );
\sum_uns_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1_n_7\,
      Q => sum_uns(24),
      R => \^clear\
    );
\sum_uns_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1_n_6\,
      Q => sum_uns(25),
      R => \^clear\
    );
\sum_uns_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1_n_5\,
      Q => sum_uns(26),
      R => \^clear\
    );
\sum_uns_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[27]_i_1_n_4\,
      Q => sum_uns(27),
      R => \^clear\
    );
\sum_uns_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[23]_i_1_n_0\,
      CO(3) => \sum_uns_reg[27]_i_1_n_0\,
      CO(2) => \sum_uns_reg[27]_i_1_n_1\,
      CO(1) => \sum_uns_reg[27]_i_1_n_2\,
      CO(0) => \sum_uns_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[27]_i_1_n_4\,
      O(2) => \sum_uns_reg[27]_i_1_n_5\,
      O(1) => \sum_uns_reg[27]_i_1_n_6\,
      O(0) => \sum_uns_reg[27]_i_1_n_7\,
      S(3) => \sum_uns[27]_i_2_n_0\,
      S(2) => \sum_uns[27]_i_3_n_0\,
      S(1) => \sum_uns[27]_i_4_n_0\,
      S(0) => \sum_uns[27]_i_5_n_0\
    );
\sum_uns_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1_n_7\,
      Q => sum_uns(28),
      R => \^clear\
    );
\sum_uns_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1_n_6\,
      Q => sum_uns(29),
      R => \^clear\
    );
\sum_uns_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1_n_5\,
      Q => sum_uns(2),
      R => \^clear\
    );
\sum_uns_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1_n_5\,
      Q => sum_uns(30),
      R => \^clear\
    );
\sum_uns_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[31]_i_1_n_0\,
      Q => sum_uns(31),
      R => \^clear\
    );
\sum_uns_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[27]_i_1_n_0\,
      CO(3) => \sum_uns_reg[31]_i_1_n_0\,
      CO(2) => \NLW_sum_uns_reg[31]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_uns_reg[31]_i_1_n_2\,
      CO(0) => \sum_uns_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sum_uns_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \sum_uns_reg[31]_i_1_n_5\,
      O(1) => \sum_uns_reg[31]_i_1_n_6\,
      O(0) => \sum_uns_reg[31]_i_1_n_7\,
      S(3) => '1',
      S(2) => \sum_uns[31]_i_2_n_0\,
      S(1) => \sum_uns[31]_i_3_n_0\,
      S(0) => \sum_uns[31]_i_4_n_0\
    );
\sum_uns_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[3]_i_1_n_4\,
      Q => sum_uns(3),
      R => \^clear\
    );
\sum_uns_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_uns_reg[3]_i_1_n_0\,
      CO(2) => \sum_uns_reg[3]_i_1_n_1\,
      CO(1) => \sum_uns_reg[3]_i_1_n_2\,
      CO(0) => \sum_uns_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sign_curr,
      O(3) => \sum_uns_reg[3]_i_1_n_4\,
      O(2) => \sum_uns_reg[3]_i_1_n_5\,
      O(1) => \sum_uns_reg[3]_i_1_n_6\,
      O(0) => \sum_uns_reg[3]_i_1_n_7\,
      S(3) => \sum_uns[3]_i_2_n_0\,
      S(2) => \sum_uns[3]_i_3_n_0\,
      S(1) => \sum_uns[3]_i_4_n_0\,
      S(0) => \sum_uns[3]_i_5_n_0\
    );
\sum_uns_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1_n_7\,
      Q => sum_uns(4),
      R => \^clear\
    );
\sum_uns_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1_n_6\,
      Q => sum_uns(5),
      R => \^clear\
    );
\sum_uns_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1_n_5\,
      Q => sum_uns(6),
      R => \^clear\
    );
\sum_uns_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[7]_i_1_n_4\,
      Q => sum_uns(7),
      R => \^clear\
    );
\sum_uns_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_uns_reg[3]_i_1_n_0\,
      CO(3) => \sum_uns_reg[7]_i_1_n_0\,
      CO(2) => \sum_uns_reg[7]_i_1_n_1\,
      CO(1) => \sum_uns_reg[7]_i_1_n_2\,
      CO(0) => \sum_uns_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_uns_reg[7]_i_1_n_4\,
      O(2) => \sum_uns_reg[7]_i_1_n_5\,
      O(1) => \sum_uns_reg[7]_i_1_n_6\,
      O(0) => \sum_uns_reg[7]_i_1_n_7\,
      S(3) => \sum_uns[7]_i_2_n_0\,
      S(2) => \sum_uns[7]_i_3_n_0\,
      S(1) => \sum_uns[7]_i_4_n_0\,
      S(0) => \sum_uns[7]_i_5_n_0\
    );
\sum_uns_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1_n_7\,
      Q => sum_uns(8),
      R => \^clear\
    );
\sum_uns_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => dat_got,
      D => \sum_uns_reg[11]_i_1_n_6\,
      Q => sum_uns(9),
      R => \^clear\
    );
trig_detect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => trig_detect_reg,
      I1 => \^dec_tvalid\,
      I2 => \U_osc_trigger/trig_detect1\,
      I3 => trig_detect_reg_0,
      O => m_axis_tvalid_reg_0
    );
trig_detect_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => trig_detect_reg_i_3_0(11),
      I2 => \^m_axis_tdata_reg[15]_0\(10),
      I3 => trig_detect_reg_i_3_0(10),
      O => trig_detect_i_10_n_0
    );
trig_detect_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => trig_detect_reg_i_3_0(9),
      I2 => \^m_axis_tdata_reg[15]_0\(8),
      I3 => trig_detect_reg_i_3_0(8),
      O => trig_detect_i_11_n_0
    );
trig_detect_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => trig_detect_reg_i_3_0(15),
      I2 => trig_detect_reg_i_3_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_12_n_0
    );
trig_detect_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => trig_detect_reg_i_3_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_13_n_0
    );
trig_detect_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => trig_detect_reg_i_3_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_14_n_0
    );
trig_detect_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => trig_detect_reg_i_3_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_15_n_0
    );
trig_detect_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \^m_axis_tdata_reg[15]_0\(14),
      I3 => trig_detect_reg_i_3_0(14),
      O => trig_detect_i_17_n_0
    );
trig_detect_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => trig_detect_reg_i_3_0(13),
      I2 => \^m_axis_tdata_reg[15]_0\(12),
      I3 => trig_detect_reg_i_3_0(12),
      O => trig_detect_i_18_n_0
    );
trig_detect_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => trig_detect_reg_i_3_0(11),
      I2 => \^m_axis_tdata_reg[15]_0\(10),
      I3 => trig_detect_reg_i_3_0(10),
      O => trig_detect_i_19_n_0
    );
trig_detect_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => trig_detect_reg_i_3_0(9),
      I2 => \^m_axis_tdata_reg[15]_0\(8),
      I3 => trig_detect_reg_i_3_0(8),
      O => trig_detect_i_20_n_0
    );
trig_detect_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => trig_detect_reg_i_3_0(15),
      I2 => trig_detect_reg_i_3_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_21_n_0
    );
trig_detect_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => trig_detect_reg_i_3_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_22_n_0
    );
trig_detect_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => trig_detect_reg_i_3_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_23_n_0
    );
trig_detect_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => trig_detect_reg_i_3_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_24_n_0
    );
trig_detect_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => trig_detect_reg_i_5_0(15),
      I2 => trig_detect_reg_i_5_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_26_n_0
    );
trig_detect_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => trig_detect_reg_i_5_0(13),
      I2 => trig_detect_reg_i_5_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_27_n_0
    );
trig_detect_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => trig_detect_reg_i_5_0(11),
      I2 => trig_detect_reg_i_5_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_28_n_0
    );
trig_detect_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => trig_detect_reg_i_5_0(9),
      I2 => trig_detect_reg_i_5_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_29_n_0
    );
trig_detect_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => trig_detect_reg_i_5_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_30_n_0
    );
trig_detect_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => trig_detect_reg_i_5_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_31_n_0
    );
trig_detect_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => trig_detect_reg_i_5_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_32_n_0
    );
trig_detect_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => trig_detect_reg_i_5_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_33_n_0
    );
trig_detect_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(15),
      I1 => trig_detect_reg_i_5_0(15),
      I2 => trig_detect_reg_i_5_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_35_n_0
    );
trig_detect_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => trig_detect_reg_i_5_0(13),
      I2 => trig_detect_reg_i_5_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_36_n_0
    );
trig_detect_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(11),
      I1 => trig_detect_reg_i_5_0(11),
      I2 => trig_detect_reg_i_5_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_37_n_0
    );
trig_detect_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(9),
      I1 => trig_detect_reg_i_5_0(9),
      I2 => trig_detect_reg_i_5_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_38_n_0
    );
trig_detect_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => trig_detect_reg_i_5_0(14),
      I3 => \^m_axis_tdata_reg[15]_0\(14),
      O => trig_detect_i_39_n_0
    );
trig_detect_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(13),
      I1 => \^m_axis_tdata_reg[15]_0\(13),
      I2 => trig_detect_reg_i_5_0(12),
      I3 => \^m_axis_tdata_reg[15]_0\(12),
      O => trig_detect_i_40_n_0
    );
trig_detect_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(11),
      I1 => \^m_axis_tdata_reg[15]_0\(11),
      I2 => trig_detect_reg_i_5_0(10),
      I3 => \^m_axis_tdata_reg[15]_0\(10),
      O => trig_detect_i_41_n_0
    );
trig_detect_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(9),
      I1 => \^m_axis_tdata_reg[15]_0\(9),
      I2 => trig_detect_reg_i_5_0(8),
      I3 => \^m_axis_tdata_reg[15]_0\(8),
      O => trig_detect_i_42_n_0
    );
trig_detect_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => trig_detect_reg_i_3_0(7),
      I2 => \^m_axis_tdata_reg[15]_0\(6),
      I3 => trig_detect_reg_i_3_0(6),
      O => trig_detect_i_43_n_0
    );
trig_detect_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => trig_detect_reg_i_3_0(5),
      I2 => \^m_axis_tdata_reg[15]_0\(4),
      I3 => trig_detect_reg_i_3_0(4),
      O => trig_detect_i_44_n_0
    );
trig_detect_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => trig_detect_reg_i_3_0(3),
      I2 => \^m_axis_tdata_reg[15]_0\(2),
      I3 => trig_detect_reg_i_3_0(2),
      O => trig_detect_i_45_n_0
    );
trig_detect_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => trig_detect_reg_i_3_0(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => trig_detect_reg_i_3_0(0),
      O => trig_detect_i_46_n_0
    );
trig_detect_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => trig_detect_reg_i_3_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_47_n_0
    );
trig_detect_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => trig_detect_reg_i_3_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_48_n_0
    );
trig_detect_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => trig_detect_reg_i_3_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_49_n_0
    );
trig_detect_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => trig_detect_reg_i_3_0(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => trig_detect_i_50_n_0
    );
trig_detect_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => trig_detect_reg_i_3_0(7),
      I2 => \^m_axis_tdata_reg[15]_0\(6),
      I3 => trig_detect_reg_i_3_0(6),
      O => trig_detect_i_51_n_0
    );
trig_detect_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => trig_detect_reg_i_3_0(5),
      I2 => \^m_axis_tdata_reg[15]_0\(4),
      I3 => trig_detect_reg_i_3_0(4),
      O => trig_detect_i_52_n_0
    );
trig_detect_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => trig_detect_reg_i_3_0(3),
      I2 => \^m_axis_tdata_reg[15]_0\(2),
      I3 => trig_detect_reg_i_3_0(2),
      O => trig_detect_i_53_n_0
    );
trig_detect_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => trig_detect_reg_i_3_0(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => trig_detect_reg_i_3_0(0),
      O => trig_detect_i_54_n_0
    );
trig_detect_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => trig_detect_reg_i_3_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_55_n_0
    );
trig_detect_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => trig_detect_reg_i_3_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_56_n_0
    );
trig_detect_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => trig_detect_reg_i_3_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_57_n_0
    );
trig_detect_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => trig_detect_reg_i_3_0(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => trig_detect_i_58_n_0
    );
trig_detect_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => trig_detect_reg_i_5_0(7),
      I2 => trig_detect_reg_i_5_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_59_n_0
    );
trig_detect_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => trig_detect_reg_i_5_0(5),
      I2 => trig_detect_reg_i_5_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_60_n_0
    );
trig_detect_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => trig_detect_reg_i_5_0(3),
      I2 => trig_detect_reg_i_5_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_61_n_0
    );
trig_detect_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => trig_detect_reg_i_5_0(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => trig_detect_i_62_n_0
    );
trig_detect_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => trig_detect_reg_i_5_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_63_n_0
    );
trig_detect_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => trig_detect_reg_i_5_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_64_n_0
    );
trig_detect_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => trig_detect_reg_i_5_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_65_n_0
    );
trig_detect_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => trig_detect_reg_i_5_0(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => trig_detect_reg_i_5_0(0),
      O => trig_detect_i_66_n_0
    );
trig_detect_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(7),
      I1 => trig_detect_reg_i_5_0(7),
      I2 => trig_detect_reg_i_5_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_67_n_0
    );
trig_detect_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(5),
      I1 => trig_detect_reg_i_5_0(5),
      I2 => trig_detect_reg_i_5_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_68_n_0
    );
trig_detect_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(3),
      I1 => trig_detect_reg_i_5_0(3),
      I2 => trig_detect_reg_i_5_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_69_n_0
    );
trig_detect_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(1),
      I1 => \^m_axis_tdata_reg[15]_0\(1),
      I2 => trig_detect_reg_i_5_0(0),
      I3 => \^m_axis_tdata_reg[15]_0\(0),
      O => trig_detect_i_70_n_0
    );
trig_detect_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(7),
      I1 => \^m_axis_tdata_reg[15]_0\(7),
      I2 => trig_detect_reg_i_5_0(6),
      I3 => \^m_axis_tdata_reg[15]_0\(6),
      O => trig_detect_i_71_n_0
    );
trig_detect_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(5),
      I1 => \^m_axis_tdata_reg[15]_0\(5),
      I2 => trig_detect_reg_i_5_0(4),
      I3 => \^m_axis_tdata_reg[15]_0\(4),
      O => trig_detect_i_72_n_0
    );
trig_detect_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trig_detect_reg_i_5_0(3),
      I1 => \^m_axis_tdata_reg[15]_0\(3),
      I2 => trig_detect_reg_i_5_0(2),
      I3 => \^m_axis_tdata_reg[15]_0\(2),
      O => trig_detect_i_73_n_0
    );
trig_detect_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(1),
      I1 => trig_detect_reg_i_5_0(1),
      I2 => \^m_axis_tdata_reg[15]_0\(0),
      I3 => trig_detect_reg_i_5_0(0),
      O => trig_detect_i_74_n_0
    );
trig_detect_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trig_detect_reg_i_3_0(15),
      I1 => \^m_axis_tdata_reg[15]_0\(15),
      I2 => \^m_axis_tdata_reg[15]_0\(14),
      I3 => trig_detect_reg_i_3_0(14),
      O => trig_detect_i_8_n_0
    );
trig_detect_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^m_axis_tdata_reg[15]_0\(13),
      I1 => trig_detect_reg_i_3_0(13),
      I2 => \^m_axis_tdata_reg[15]_0\(12),
      I3 => trig_detect_reg_i_3_0(12),
      O => trig_detect_i_9_n_0
    );
trig_detect_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => trig_detect_reg_i_16_n_0,
      CO(2) => trig_detect_reg_i_16_n_1,
      CO(1) => trig_detect_reg_i_16_n_2,
      CO(0) => trig_detect_reg_i_16_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_51_n_0,
      DI(2) => trig_detect_i_52_n_0,
      DI(1) => trig_detect_i_53_n_0,
      DI(0) => trig_detect_i_54_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_55_n_0,
      S(2) => trig_detect_i_56_n_0,
      S(1) => trig_detect_i_57_n_0,
      S(0) => trig_detect_i_58_n_0
    );
trig_detect_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => trig_detect_reg_i_25_n_0,
      CO(2) => trig_detect_reg_i_25_n_1,
      CO(1) => trig_detect_reg_i_25_n_2,
      CO(0) => trig_detect_reg_i_25_n_3,
      CYINIT => '1',
      DI(3) => trig_detect_i_59_n_0,
      DI(2) => trig_detect_i_60_n_0,
      DI(1) => trig_detect_i_61_n_0,
      DI(0) => trig_detect_i_62_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_63_n_0,
      S(2) => trig_detect_i_64_n_0,
      S(1) => trig_detect_i_65_n_0,
      S(0) => trig_detect_i_66_n_0
    );
trig_detect_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => trig_detect_reg_i_7_n_0,
      CO(3) => \U_osc_trigger/trig_detect1\,
      CO(2) => trig_detect_reg_i_3_n_1,
      CO(1) => trig_detect_reg_i_3_n_2,
      CO(0) => trig_detect_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_8_n_0,
      DI(2) => trig_detect_i_9_n_0,
      DI(1) => trig_detect_i_10_n_0,
      DI(0) => trig_detect_i_11_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_12_n_0,
      S(2) => trig_detect_i_13_n_0,
      S(1) => trig_detect_i_14_n_0,
      S(0) => trig_detect_i_15_n_0
    );
trig_detect_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => trig_detect_reg_i_34_n_0,
      CO(2) => trig_detect_reg_i_34_n_1,
      CO(1) => trig_detect_reg_i_34_n_2,
      CO(0) => trig_detect_reg_i_34_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_67_n_0,
      DI(2) => trig_detect_i_68_n_0,
      DI(1) => trig_detect_i_69_n_0,
      DI(0) => trig_detect_i_70_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_34_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_71_n_0,
      S(2) => trig_detect_i_72_n_0,
      S(1) => trig_detect_i_73_n_0,
      S(0) => trig_detect_i_74_n_0
    );
trig_detect_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => trig_detect_reg_i_16_n_0,
      CO(3) => \cfg_trig_high_level_reg[15]\(0),
      CO(2) => trig_detect_reg_i_4_n_1,
      CO(1) => trig_detect_reg_i_4_n_2,
      CO(0) => trig_detect_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_17_n_0,
      DI(2) => trig_detect_i_18_n_0,
      DI(1) => trig_detect_i_19_n_0,
      DI(0) => trig_detect_i_20_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_21_n_0,
      S(2) => trig_detect_i_22_n_0,
      S(1) => trig_detect_i_23_n_0,
      S(0) => trig_detect_i_24_n_0
    );
trig_detect_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => trig_detect_reg_i_25_n_0,
      CO(3) => \m_axis_tdata_reg[15]_1\(0),
      CO(2) => trig_detect_reg_i_5_n_1,
      CO(1) => trig_detect_reg_i_5_n_2,
      CO(0) => trig_detect_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_26_n_0,
      DI(2) => trig_detect_i_27_n_0,
      DI(1) => trig_detect_i_28_n_0,
      DI(0) => trig_detect_i_29_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_30_n_0,
      S(2) => trig_detect_i_31_n_0,
      S(1) => trig_detect_i_32_n_0,
      S(0) => trig_detect_i_33_n_0
    );
trig_detect_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => trig_detect_reg_i_34_n_0,
      CO(3) => \m_axis_tdata_reg[15]_2\(0),
      CO(2) => trig_detect_reg_i_6_n_1,
      CO(1) => trig_detect_reg_i_6_n_2,
      CO(0) => trig_detect_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => trig_detect_i_35_n_0,
      DI(2) => trig_detect_i_36_n_0,
      DI(1) => trig_detect_i_37_n_0,
      DI(0) => trig_detect_i_38_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_39_n_0,
      S(2) => trig_detect_i_40_n_0,
      S(1) => trig_detect_i_41_n_0,
      S(0) => trig_detect_i_42_n_0
    );
trig_detect_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => trig_detect_reg_i_7_n_0,
      CO(2) => trig_detect_reg_i_7_n_1,
      CO(1) => trig_detect_reg_i_7_n_2,
      CO(0) => trig_detect_reg_i_7_n_3,
      CYINIT => '1',
      DI(3) => trig_detect_i_43_n_0,
      DI(2) => trig_detect_i_44_n_0,
      DI(1) => trig_detect_i_45_n_0,
      DI(0) => trig_detect_i_46_n_0,
      O(3 downto 0) => NLW_trig_detect_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => trig_detect_i_47_n_0,
      S(2) => trig_detect_i_48_n_0,
      S(1) => trig_detect_i_49_n_0,
      S(0) => trig_detect_i_50_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end system_rp_oscilloscope_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.system_rp_oscilloscope_0_blk_mem_gen_prim_width
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_generic_cstr_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_generic_cstr_46 : entity is "blk_mem_gen_generic_cstr";
end system_rp_oscilloscope_0_blk_mem_gen_generic_cstr_46;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_generic_cstr_46 is
begin
\ramloop[0].ram.r\: entity work.system_rp_oscilloscope_0_blk_mem_gen_prim_width_47
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_generator_ramfifo is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end system_rp_oscilloscope_0_fifo_generator_ramfifo;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.system_rp_oscilloscope_0_clk_x_pntrs
     port map (
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[2]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(2 downto 0),
      rd_clk => rd_clk,
      \src_gray_ff_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \src_gray_ff_reg[3]_0\(3 downto 0) => rd_pntr(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.system_rp_oscilloscope_0_rd_logic
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_regout_en,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_rp_oscilloscope_0_wr_logic
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_wr_en,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.system_rp_oscilloscope_0_memory
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_rd_en_i,
      EN => ram_wr_en,
      count_d2(3 downto 0) => wr_pntr(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \goreg_dm.dout_i_reg[7]_0\(0) => ram_regout_en,
      \gpr1.dout_i_reg[1]\(3 downto 0) => rd_pntr(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.system_rp_oscilloscope_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => rst_full_ff_i,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[2]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(2 downto 0),
      rd_clk => rd_clk,
      \src_gray_ff_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \src_gray_ff_reg[3]_0\(3 downto 0) => rd_pntr(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.system_rp_oscilloscope_0_rd_logic_31
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_regout_en,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_rp_oscilloscope_0_wr_logic_32
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_wr_en,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.system_rp_oscilloscope_0_memory_33
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_rd_en_i,
      EN => ram_wr_en,
      count_d2(3 downto 0) => wr_pntr(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \goreg_dm.dout_i_reg[7]_0\(0) => ram_regout_en,
      \gpr1.dout_i_reg[1]\(3 downto 0) => rd_pntr(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => rst_full_ff_i,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__2\ : entity is "fifo_generator_ramfifo";
end \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__2\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__2\
     port map (
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[2]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(2 downto 0),
      rd_clk => rd_clk,
      \src_gray_ff_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \src_gray_ff_reg[3]_0\(3 downto 0) => rd_pntr(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.system_rp_oscilloscope_0_rd_logic_22
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_regout_en,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_rp_oscilloscope_0_wr_logic_23
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_wr_en,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.system_rp_oscilloscope_0_memory_24
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_rd_en_i,
      EN => ram_wr_en,
      count_d2(3 downto 0) => wr_pntr(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \goreg_dm.dout_i_reg[7]_0\(0) => ram_regout_en,
      \gpr1.dout_i_reg[1]\(3 downto 0) => rd_pntr(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => rst_full_ff_i,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__3\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__3\ : entity is "fifo_generator_ramfifo";
end \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__3\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\system_rp_oscilloscope_0_clk_x_pntrs__xdcDup__3\
     port map (
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[2]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(2 downto 0),
      rd_clk => rd_clk,
      \src_gray_ff_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \src_gray_ff_reg[3]_0\(3 downto 0) => rd_pntr(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.system_rp_oscilloscope_0_rd_logic_1
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_regout_en,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      WR_PNTR_RD(3 downto 0) => wr_pntr_rd(3 downto 0),
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_rp_oscilloscope_0_wr_logic_2
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_wr_en,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => rd_pntr_wr(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => wr_pntr(3 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.system_rp_oscilloscope_0_memory_3
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_rd_en_i,
      EN => ram_wr_en,
      count_d2(3 downto 0) => wr_pntr(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \goreg_dm.dout_i_reg[7]_0\(0) => ram_regout_en,
      \gpr1.dout_i_reg[1]\(3 downto 0) => rd_pntr(3 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\system_rp_oscilloscope_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => rst_full_ff_i,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ENB_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \system_rp_oscilloscope_0_rd_logic__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_logic__parameterized0\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal ram_valid_fwft : STD_LOGIC;
  signal rd_dc_i : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\gr1.gr1_int.rfwft\: entity work.\system_rp_oscilloscope_0_rd_fwft__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => empty_fb_i,
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      O(0) => diff_wr_rd(0),
      SR(0) => SR(0),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_4\,
      \out\(1) => ram_valid_fwft,
      \out\(0) => p_0_in(0),
      ram_empty_fb_i_reg(0) => ram_rd_en,
      rd_clk => rd_clk,
      rd_dc_i(0) => rd_dc_i(9),
      rd_en => rd_en
    );
\gr1.grdc2.rdc\: entity work.system_rp_oscilloscope_0_rd_dc_fwft_ext_as
     port map (
      O(0) => diff_wr_rd(0),
      S(3 downto 0) => S(3 downto 0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ => \gr1.gr1_int.rfwft_n_4\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]_0\(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[7]\(3 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[8]_0\(0) => \g_rd.gvalid_low.rd_dc_i_reg[8]\(0),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_dc_i(0) => rd_dc_i(9)
    );
\gras.rsts\: entity work.\system_rp_oscilloscope_0_rd_status_flags_as__parameterized0\
     port map (
      SR(0) => SR(0),
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2(1) => ram_valid_fwft,
      ram_empty_fb_i_reg_2(0) => p_0_in(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.\system_rp_oscilloscope_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => ram_rd_en,
      Q(0) => Q(0),
      SR(0) => SR(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rd_logic__parameterized0_40\ is
  port (
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ENB_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rd_logic__parameterized0_40\ : entity is "rd_logic";
end \system_rp_oscilloscope_0_rd_logic__parameterized0_40\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rd_logic__parameterized0_40\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal ram_valid_fwft : STD_LOGIC;
  signal rd_dc_i : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\gr1.gr1_int.rfwft\: entity work.\system_rp_oscilloscope_0_rd_fwft__parameterized0_54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => empty_fb_i,
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      O(0) => diff_wr_rd(0),
      SR(0) => SR(0),
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_4\,
      \out\(1) => ram_valid_fwft,
      \out\(0) => p_0_in(0),
      ram_empty_fb_i_reg(0) => ram_rd_en,
      rd_clk => rd_clk,
      rd_dc_i(0) => rd_dc_i(9),
      rd_en => rd_en
    );
\gr1.grdc2.rdc\: entity work.system_rp_oscilloscope_0_rd_dc_fwft_ext_as_55
     port map (
      O(0) => diff_wr_rd(0),
      S(3 downto 0) => S(3 downto 0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ => \gr1.gr1_int.rfwft_n_4\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]_0\(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[7]\(3 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[8]_0\(0) => \g_rd.gvalid_low.rd_dc_i_reg[8]\(0),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_dc_i(0) => rd_dc_i(9)
    );
\gras.rsts\: entity work.\system_rp_oscilloscope_0_rd_status_flags_as__parameterized0_56\
     port map (
      SR(0) => SR(0),
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2(1) => ram_valid_fwft,
      ram_empty_fb_i_reg_2(0) => p_0_in(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.\system_rp_oscilloscope_0_rd_bin_cntr__parameterized0_57\
     port map (
      E(0) => ram_rd_en,
      Q(0) => Q(0),
      SR(0) => SR(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \system_rp_oscilloscope_0_wr_logic__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gwas.gwdc1.wdcext\: entity work.system_rp_oscilloscope_0_wr_dc_fwft_ext_as
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_13,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_14,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_15,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_16,
      \wr_data_count_i_reg[8]_0\(0) => wpntr_n_17
    );
\gwas.wsts\: entity work.\system_rp_oscilloscope_0_wr_status_flags_as__parameterized0\
     port map (
      E(0) => \^e\(0),
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gic0.gc0.count_d1_reg[1]\,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\system_rp_oscilloscope_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^e\(0),
      Q(8 downto 0) => \^q\(8 downto 0),
      RD_PNTR_WR(8 downto 0) => RD_PNTR_WR(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gic0.gc0.count_d1_reg[7]\(7 downto 0),
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_13,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_14,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_15,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_16,
      \gic0.gc0.count_d2_reg[8]_0\(0) => wpntr_n_17,
      \gic0.gc0.count_reg[7]_0\(7 downto 0) => \gic0.gc0.count_reg[7]\(7 downto 0),
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_wr_logic__parameterized0_41\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_wr_logic__parameterized0_41\ : entity is "wr_logic";
end \system_rp_oscilloscope_0_wr_logic__parameterized0_41\;

architecture STRUCTURE of \system_rp_oscilloscope_0_wr_logic__parameterized0_41\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gwas.gwdc1.wdcext\: entity work.system_rp_oscilloscope_0_wr_dc_fwft_ext_as_49
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_13,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_14,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_15,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_16,
      \wr_data_count_i_reg[8]_0\(0) => wpntr_n_17
    );
\gwas.wsts\: entity work.\system_rp_oscilloscope_0_wr_status_flags_as__parameterized0_50\
     port map (
      E(0) => \^e\(0),
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gic0.gc0.count_d1_reg[1]\,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\system_rp_oscilloscope_0_wr_bin_cntr__parameterized0_51\
     port map (
      E(0) => \^e\(0),
      Q(8 downto 0) => \^q\(8 downto 0),
      RD_PNTR_WR(8 downto 0) => RD_PNTR_WR(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gic0.gc0.count_d1_reg[7]\(7 downto 0),
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_13,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_14,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_15,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_16,
      \gic0.gc0.count_d2_reg[8]_0\(0) => wpntr_n_17,
      \gic0.gc0.count_reg[7]_0\(7 downto 0) => \gic0.gc0.count_reg[7]\(7 downto 0),
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_reg_ctrl is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_rp_oscilloscope_0_reg_ctrl : entity is "reg_ctrl,axi_bram_ctrl,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_rp_oscilloscope_0_reg_ctrl : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_reg_ctrl : entity is "reg_ctrl";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_rp_oscilloscope_0_reg_ctrl : entity is "axi_bram_ctrl,Vivado 2020.1";
end system_rp_oscilloscope_0_reg_ctrl;

architecture STRUCTURE of system_rp_oscilloscope_0_reg_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^bram_rddata_a\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_aclk\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of bram_clk_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_INFO of bram_en_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of bram_rst_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of bram_rst_a : signal is "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of bram_addr_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of bram_rddata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of bram_we_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of bram_wrdata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  \^bram_rddata_a\(31 downto 0) <= bram_rddata_a(31 downto 0);
  \^s_axi_aclk\ <= s_axi_aclk;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  bram_addr_a(11 downto 2) <= \^bram_addr_a\(11 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  bram_clk_a <= \^s_axi_aclk\;
  bram_wrdata_a(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31 downto 0) <= \^bram_rddata_a\(31 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_rp_oscilloscope_0_axi_bram_ctrl
     port map (
      bram_addr_a(9 downto 0) => \^bram_addr_a\(11 downto 2),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => \^s_axi_aclk\,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => bram_rst_a,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end system_rp_oscilloscope_0_blk_mem_gen_top;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.system_rp_oscilloscope_0_blk_mem_gen_generic_cstr
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_top_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_top_45 : entity is "blk_mem_gen_top";
end system_rp_oscilloscope_0_blk_mem_gen_top_45;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_top_45 is
begin
\valid.cstr\: entity work.system_rp_oscilloscope_0_blk_mem_gen_generic_cstr_46
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_generator_top is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_generator_top : entity is "fifo_generator_top";
end system_rp_oscilloscope_0_fifo_generator_top;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_generator_top is
begin
\grf.rf\: entity work.system_rp_oscilloscope_0_fifo_generator_ramfifo
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => AR(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__1\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => AR(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__2\ : entity is "fifo_generator_top";
end \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__2\ is
begin
\grf.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__2\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => AR(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__3\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__3\ : entity is "fifo_generator_top";
end \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_top__xdcDup__3\ is
begin
\grf.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_ramfifo__xdcDup__3\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => AR(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.system_rp_oscilloscope_0_blk_mem_gen_top
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth_44 : entity is "blk_mem_gen_v8_4_4_synth";
end system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth_44;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth_44 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.system_rp_oscilloscope_0_blk_mem_gen_top_45
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.system_rp_oscilloscope_0_fifo_generator_top
     port map (
      AR(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__1\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_5_synth";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_top__xdcDup__1\
     port map (
      AR(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__2\ : entity is "fifo_generator_v13_2_5_synth";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__2\ is
begin
\gconvfifo.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_top__xdcDup__2\
     port map (
      AR(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__3\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__3\ : entity is "fifo_generator_v13_2_5_synth";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__3\ is
begin
\gconvfifo.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_top__xdcDup__3\
     port map (
      AR(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_v8_4_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
end system_rp_oscilloscope_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4 is
begin
inst_blk_mem_gen: entity work.system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_43 : entity is "blk_mem_gen_v8_4_4";
end system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_43;

architecture STRUCTURE of system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_43 is
begin
inst_blk_mem_gen: entity work.system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_synth_44
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
end system_rp_oscilloscope_0_fifo_generator_v13_2_5;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ : entity is "fifo_generator_v13_2_5";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__1\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ : entity is "fifo_generator_v13_2_5";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__2\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ : entity is "fifo_generator_v13_2_5";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__xdcDup__3\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_axi_req is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_rp_oscilloscope_0_fifo_axi_req : entity is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_rp_oscilloscope_0_fifo_axi_req : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_axi_req : entity is "fifo_axi_req";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_rp_oscilloscope_0_fifo_axi_req : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end system_rp_oscilloscope_0_fifo_axi_req;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_axi_req is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.system_rp_oscilloscope_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ : entity is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ : entity is "fifo_axi_req";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ : entity is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ : entity is "fifo_axi_req";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ : entity is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ : entity is "fifo_axi_req";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5__xdcDup__3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_memory__parameterized0\ is
  port (
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \goreg_bm.dout_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_memory__parameterized0\ : entity is "memory";
end \system_rp_oscilloscope_0_memory__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.system_rp_oscilloscope_0_blk_mem_gen_v8_4_4
     port map (
      D(63 downto 0) => doutb(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(0),
      Q => dout(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(10),
      Q => dout(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(11),
      Q => dout(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(12),
      Q => dout(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(13),
      Q => dout(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(14),
      Q => dout(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(15),
      Q => dout(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(16),
      Q => dout(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(17),
      Q => dout(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(18),
      Q => dout(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(19),
      Q => dout(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(1),
      Q => dout(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(20),
      Q => dout(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(21),
      Q => dout(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(22),
      Q => dout(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(23),
      Q => dout(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(24),
      Q => dout(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(25),
      Q => dout(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(26),
      Q => dout(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(27),
      Q => dout(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(28),
      Q => dout(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(29),
      Q => dout(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(2),
      Q => dout(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(30),
      Q => dout(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(31),
      Q => dout(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(32),
      Q => dout(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(33),
      Q => dout(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(34),
      Q => dout(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(35),
      Q => dout(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(36),
      Q => dout(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(37),
      Q => dout(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(38),
      Q => dout(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(39),
      Q => dout(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(3),
      Q => dout(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(40),
      Q => dout(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(41),
      Q => dout(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(42),
      Q => dout(42),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(43),
      Q => dout(43),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(44),
      Q => dout(44),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(45),
      Q => dout(45),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(46),
      Q => dout(46),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(47),
      Q => dout(47),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(48),
      Q => dout(48),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(49),
      Q => dout(49),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(4),
      Q => dout(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(50),
      Q => dout(50),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(51),
      Q => dout(51),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(52),
      Q => dout(52),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(53),
      Q => dout(53),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(54),
      Q => dout(54),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(55),
      Q => dout(55),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(56),
      Q => dout(56),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(57),
      Q => dout(57),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(58),
      Q => dout(58),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(59),
      Q => dout(59),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(5),
      Q => dout(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(60),
      Q => dout(60),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(61),
      Q => dout(61),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(62),
      Q => dout(62),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(63),
      Q => dout(63),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(6),
      Q => dout(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(7),
      Q => dout(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(8),
      Q => dout(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(9),
      Q => dout(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_memory__parameterized0_42\ is
  port (
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \goreg_bm.dout_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_memory__parameterized0_42\ : entity is "memory";
end \system_rp_oscilloscope_0_memory__parameterized0_42\;

architecture STRUCTURE of \system_rp_oscilloscope_0_memory__parameterized0_42\ is
  signal doutb : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.system_rp_oscilloscope_0_blk_mem_gen_v8_4_4_43
     port map (
      D(63 downto 0) => doutb(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      din(63 downto 0) => din(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(0),
      Q => dout(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(10),
      Q => dout(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(11),
      Q => dout(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(12),
      Q => dout(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(13),
      Q => dout(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(14),
      Q => dout(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(15),
      Q => dout(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(16),
      Q => dout(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(17),
      Q => dout(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(18),
      Q => dout(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(19),
      Q => dout(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(1),
      Q => dout(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(20),
      Q => dout(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(21),
      Q => dout(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(22),
      Q => dout(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(23),
      Q => dout(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(24),
      Q => dout(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(25),
      Q => dout(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(26),
      Q => dout(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(27),
      Q => dout(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(28),
      Q => dout(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(29),
      Q => dout(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(2),
      Q => dout(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(30),
      Q => dout(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(31),
      Q => dout(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(32),
      Q => dout(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(33),
      Q => dout(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(34),
      Q => dout(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(35),
      Q => dout(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(36),
      Q => dout(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(37),
      Q => dout(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(38),
      Q => dout(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(39),
      Q => dout(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(3),
      Q => dout(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(40),
      Q => dout(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(41),
      Q => dout(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(42),
      Q => dout(42),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(43),
      Q => dout(43),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(44),
      Q => dout(44),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(45),
      Q => dout(45),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(46),
      Q => dout(46),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(47),
      Q => dout(47),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(48),
      Q => dout(48),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(49),
      Q => dout(49),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(4),
      Q => dout(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(50),
      Q => dout(50),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(51),
      Q => dout(51),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(52),
      Q => dout(52),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(53),
      Q => dout(53),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(54),
      Q => dout(54),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(55),
      Q => dout(55),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(56),
      Q => dout(56),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(57),
      Q => dout(57),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(58),
      Q => dout(58),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(59),
      Q => dout(59),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(5),
      Q => dout(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(60),
      Q => dout(60),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(61),
      Q => dout(61),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(62),
      Q => dout(62),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(63),
      Q => dout(63),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(6),
      Q => dout(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(7),
      Q => dout(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(8),
      Q => dout(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(9),
      Q => dout(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    fifo_dis_reg : out STD_LOGIC;
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    m_axi_wvalid_reg_0 : out STD_LOGIC;
    m_axi_wlast_reg_0 : out STD_LOGIC;
    busy_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \req_xfer_cnt_reg[6]_0\ : out STD_LOGIC;
    \state_cs_reg[2]\ : out STD_LOGIC;
    buf1_missed_samp0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg : out STD_LOGIC;
    buf2_missed_samp0 : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    busy_reg_1 : out STD_LOGIC;
    bit_start_reg : out STD_LOGIC;
    state_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_osc2_aresetn_0 : out STD_LOGIC;
    req_xfer_last_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC;
    \state_cs_reg[0]_1\ : in STD_LOGIC;
    m_axi_wvalid_reg_1 : in STD_LOGIC;
    m_axi_wlast_reg_1 : in STD_LOGIC;
    busy_reg_2 : in STD_LOGIC;
    \buf2_missed_samp_reg[0]\ : in STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    m_axi_osc2_awvalid : in STD_LOGIC;
    m_axi_osc2_wready : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_0\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_1\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_2\ : in STD_LOGIC;
    cfg_dma_sts_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf2_missed_samp_reg[0]_3\ : in STD_LOGIC;
    \buf1_missed_samp_reg[0]\ : in STD_LOGIC;
    \buf1_missed_samp_reg[0]_0\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_4\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_5\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_6\ : in STD_LOGIC;
    req_xfer_last : in STD_LOGIC;
    \state_cs_reg[0]_2\ : in STD_LOGIC;
    \state_cs_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_cs[2]_i_3__0_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    cfg_dma_ctrl_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_osc2_aresetn : in STD_LOGIC;
    \intr_reg__0\ : in STD_LOGIC;
    \intr_reg__0_0\ : in STD_LOGIC;
    \intr_reg__0_1\ : in STD_LOGIC;
    buf_sel_ch1 : in STD_LOGIC;
    transf_end : in STD_LOGIC;
    \state_cs_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl : entity is "rp_dma_s2mm_data_ctrl";
end system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl is
  signal \^buf1_missed_samp0\ : STD_LOGIC;
  signal \^buf2_missed_samp0\ : STD_LOGIC;
  signal \^busy_reg_0\ : STD_LOGIC;
  signal \^empty_fwft_i_reg\ : STD_LOGIC;
  signal \^fifo_dis_reg\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal intr0 : STD_LOGIC;
  signal \m_axi_wlast_i_4__0_n_0\ : STD_LOGIC;
  signal \m_axi_wlast_i_5__0_n_0\ : STD_LOGIC;
  signal \^m_axi_wlast_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_reg_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \req_xfer_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state_cs[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \^state_cs_reg[0]_0\ : STD_LOGIC;
  signal NLW_U_fifo_axi_req_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_fifo_axi_data_i_2__0\ : label is "soft_lutpair231";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_req : label is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_req : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_req : label is "fifo_generator_v13_2_5,Vivado 2020.1";
  attribute SOFT_HLUTNM of \U_fifo_axi_req_i_10__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \req_xfer_cnt[0]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \req_xfer_cnt[3]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \req_xfer_cnt[4]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \req_xfer_cnt[5]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \req_xfer_cnt[6]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \transf_end_i_1__0\ : label is "soft_lutpair231";
begin
  buf1_missed_samp0 <= \^buf1_missed_samp0\;
  buf2_missed_samp0 <= \^buf2_missed_samp0\;
  busy_reg_0 <= \^busy_reg_0\;
  empty_fwft_i_reg <= \^empty_fwft_i_reg\;
  fifo_dis_reg <= \^fifo_dis_reg\;
  m_axi_wlast_reg_0 <= \^m_axi_wlast_reg_0\;
  m_axi_wvalid_reg_0 <= \^m_axi_wvalid_reg_0\;
  \state_cs_reg[0]_0\ <= \^state_cs_reg[0]_0\;
\U_fifo_axi_data_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => m_axi_osc2_wready,
      O => rd_en
    );
U_fifo_axi_req: entity work.system_rp_oscilloscope_0_fifo_axi_req
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => fifo_rd_data(7 downto 0),
      empty => \^empty_fwft_i_reg\,
      full => NLW_U_fifo_axi_req_full_UNCONNECTED,
      rd_clk => m_axi_osc2_aclk,
      rd_en => fifo_rd_re,
      rst => rst,
      wr_clk => m_axi_osc2_aclk,
      wr_en => \^fifo_dis_reg\
    );
\U_fifo_axi_req_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_cs_reg[0]_0\,
      I1 => \^empty_fwft_i_reg\,
      O => fifo_rd_re
    );
\U_fifo_axi_req_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]\,
      I1 => m_axi_osc2_awready,
      I2 => m_axi_osc2_awvalid,
      O => \^fifo_dis_reg\
    );
\buf1_missed_samp[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101FF0101"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_0\,
      I1 => \buf2_missed_samp_reg[0]_1\,
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \^buf1_missed_samp0\,
      I4 => cfg_dma_sts_reg(0),
      I5 => \buf2_missed_samp_reg[0]_3\,
      O => \state_cs_reg[2]\
    );
\buf1_missed_samp[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \buf1_missed_samp_reg[0]\,
      I1 => \buf1_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]\,
      I3 => \^m_axi_wvalid_reg_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \buf2_missed_samp_reg[0]_4\,
      O => \^buf1_missed_samp0\
    );
\buf2_missed_samp[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F2222222F"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_3\,
      I1 => cfg_dma_sts_reg(0),
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \buf2_missed_samp_reg[0]_1\,
      I4 => \buf2_missed_samp_reg[0]_0\,
      I5 => \^buf2_missed_samp0\,
      O => req_buf_addr_sel_p1_reg
    );
\buf2_missed_samp[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_5\,
      I1 => \buf2_missed_samp_reg[0]_6\,
      I2 => \buf2_missed_samp_reg[0]\,
      I3 => \^m_axi_wvalid_reg_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \buf2_missed_samp_reg[0]_4\,
      O => \^buf2_missed_samp0\
    );
busy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => busy_reg_2,
      Q => \^busy_reg_0\,
      R => clear
    );
\intr_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => m_axi_osc2_aresetn,
      I1 => \intr_reg__0\,
      I2 => intr0,
      I3 => cfg_dma_ctrl_reg(0),
      I4 => \intr_reg__0_0\,
      O => m_axi_osc2_aresetn_0
    );
\intr_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF4040FF4040"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \intr_reg__0_1\,
      I3 => \buf2_missed_samp_reg[0]_3\,
      I4 => cfg_dma_sts_reg(0),
      I5 => buf_sel_ch1,
      O => intr0
    );
\m_axi_wlast_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => fifo_rd_data(1),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(2),
      I3 => fifo_rd_data(3),
      I4 => \m_axi_wlast_i_4__0_n_0\,
      O => \goreg_dm.dout_i_reg[1]\
    );
\m_axi_wlast_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \m_axi_wlast_i_5__0_n_0\,
      I1 => sel0(6),
      I2 => sel0(7),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \req_xfer_cnt_reg[6]_0\
    );
\m_axi_wlast_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fifo_rd_data(6),
      I1 => fifo_rd_data(7),
      I2 => fifo_rd_data(5),
      I3 => fifo_rd_data(4),
      O => \m_axi_wlast_i_4__0_n_0\
    );
\m_axi_wlast_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \m_axi_wlast_i_5__0_n_0\
    );
m_axi_wlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => m_axi_wlast_reg_1,
      Q => \^m_axi_wlast_reg_0\,
      R => clear
    );
m_axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => m_axi_wvalid_reg_1,
      Q => \^m_axi_wvalid_reg_0\,
      R => '0'
    );
\req_xfer_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sel0(0),
      I1 => \^state_cs_reg[0]_0\,
      I2 => \^m_axi_wlast_reg_0\,
      I3 => fifo_rd_data(0),
      O => p_1_in(0)
    );
\req_xfer_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => \^state_cs_reg[0]_0\,
      I3 => \^m_axi_wlast_reg_0\,
      I4 => fifo_rd_data(1),
      O => p_1_in(1)
    );
\req_xfer_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA9FF0000A900"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(2),
      O => p_1_in(2)
    );
\req_xfer_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \req_xfer_cnt[3]_i_2__0_n_0\,
      I5 => fifo_rd_data(3),
      O => p_1_in(3)
    );
\req_xfer_cnt[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_cs_reg[0]_0\,
      I1 => \^m_axi_wlast_reg_0\,
      O => \req_xfer_cnt[3]_i_2__0_n_0\
    );
\req_xfer_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF30CAAAAAAAA"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => \req_xfer_cnt[4]_i_2__0_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \^state_cs_reg[0]_0\,
      O => p_1_in(4)
    );
\req_xfer_cnt[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      O => \req_xfer_cnt[4]_i_2__0_n_0\
    );
\req_xfer_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFF0000AE00"
    )
        port map (
      I0 => \req_xfer_cnt[7]_i_3__0_n_0\,
      I1 => sel0(5),
      I2 => \req_xfer_cnt[5]_i_2__0_n_0\,
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(5),
      O => p_1_in(5)
    );
\req_xfer_cnt[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \req_xfer_cnt[5]_i_2__0_n_0\
    );
\req_xfer_cnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => sel0(6),
      I1 => \req_xfer_cnt[7]_i_3__0_n_0\,
      I2 => \^state_cs_reg[0]_0\,
      I3 => \^m_axi_wlast_reg_0\,
      I4 => fifo_rd_data(6),
      O => p_1_in(6)
    );
\req_xfer_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_osc2_wready,
      I1 => \^m_axi_wvalid_reg_0\,
      I2 => \^state_cs_reg[0]_0\,
      O => \req_xfer_cnt[7]_i_1__0_n_0\
    );
\req_xfer_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AFF00009A00"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => \req_xfer_cnt[7]_i_3__0_n_0\,
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(7),
      O => p_1_in(7)
    );
\req_xfer_cnt[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(5),
      O => \req_xfer_cnt[7]_i_3__0_n_0\
    );
\req_xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => sel0(0),
      R => '0'
    );
\req_xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => sel0(1),
      R => '0'
    );
\req_xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => sel0(2),
      R => '0'
    );
\req_xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => sel0(3),
      R => '0'
    );
\req_xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => sel0(4),
      R => '0'
    );
\req_xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => sel0(5),
      R => '0'
    );
\req_xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => sel0(6),
      R => '0'
    );
\req_xfer_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_xfer_cnt[7]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => sel0(7),
      R => '0'
    );
\state_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C000A0FFF"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_4\,
      I2 => cfg_dma_ctrl_reg(1),
      I3 => \buf2_missed_samp_reg[0]_1\,
      I4 => \buf2_missed_samp_reg[0]_0\,
      I5 => \buf2_missed_samp_reg[0]_2\,
      O => state_ns(0)
    );
\state_cs[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373700007070707"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]_1\,
      I3 => req_xfer_last,
      I4 => \buf2_missed_samp_reg[0]_4\,
      I5 => \buf2_missed_samp_reg[0]_2\,
      O => busy_reg_1
    );
\state_cs[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAABAAABEA"
    )
        port map (
      I0 => \state_cs[2]_i_12__0_n_0\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \buf2_missed_samp_reg[0]_1\,
      I4 => \buf2_missed_samp_reg[0]_4\,
      I5 => empty,
      O => \state_cs[2]_i_11__0_n_0\
    );
\state_cs[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30040004"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]_1\,
      I3 => \buf2_missed_samp_reg[0]_2\,
      I4 => transf_end,
      I5 => cfg_dma_ctrl_reg(1),
      O => \state_cs[2]_i_12__0_n_0\
    );
\state_cs[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0000"
    )
        port map (
      I0 => req_xfer_last,
      I1 => \state_cs_reg[2]_0\,
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \buf2_missed_samp_reg[0]_4\,
      I4 => \state_cs[2]_i_5__0_n_0\,
      I5 => \buf2_missed_samp_reg[0]_1\,
      O => req_xfer_last_reg
    );
\state_cs[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F3F3F3F3F3F3AA"
    )
        port map (
      I0 => \state_cs_reg[0]_2\,
      I1 => \state_cs_reg[0]_3\,
      I2 => \state_cs[2]_i_7__0_n_0\,
      I3 => \buf2_missed_samp_reg[0]_2\,
      I4 => \buf2_missed_samp_reg[0]_1\,
      I5 => \buf2_missed_samp_reg[0]_0\,
      O => bit_start_reg
    );
\state_cs[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]_1\,
      I3 => \buf2_missed_samp_reg[0]_2\,
      O => \state_cs[2]_i_5__0_n_0\
    );
\state_cs[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_1\,
      I1 => \buf2_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => Q(0),
      I4 => \state_cs[2]_i_3__0_0\,
      I5 => \state_cs[2]_i_11__0_n_0\,
      O => \state_cs[2]_i_7__0_n_0\
    );
\state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \state_cs_reg[0]_1\,
      Q => \^state_cs_reg[0]_0\,
      R => clear
    );
\transf_end_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => \^m_axi_wlast_reg_0\,
      O => full_immed0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl__xdcDup__1\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    fifo_dis_reg : out STD_LOGIC;
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    m_axi_wvalid_reg_0 : out STD_LOGIC;
    m_axi_wlast_reg_0 : out STD_LOGIC;
    busy_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \req_xfer_cnt_reg[0]_0\ : out STD_LOGIC;
    \state_cs_reg[1]\ : out STD_LOGIC;
    buf1_missed_samp0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg : out STD_LOGIC;
    buf2_missed_samp0 : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    busy_reg_1 : out STD_LOGIC;
    bit_start_reg : out STD_LOGIC;
    m_axi_osc1_aresetn_0 : out STD_LOGIC;
    state_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_xfer_last_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC;
    \state_cs_reg[0]_1\ : in STD_LOGIC;
    m_axi_wvalid_reg_1 : in STD_LOGIC;
    m_axi_wlast_reg_1 : in STD_LOGIC;
    busy_reg_2 : in STD_LOGIC;
    \buf2_missed_samp_reg[0]\ : in STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    m_axi_osc1_awvalid : in STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_0\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_1\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_2\ : in STD_LOGIC;
    cfg_dma_sts_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf2_missed_samp_reg[0]_3\ : in STD_LOGIC;
    \buf1_missed_samp_reg[0]\ : in STD_LOGIC;
    \buf1_missed_samp_reg[0]_0\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_4\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_5\ : in STD_LOGIC;
    \buf2_missed_samp_reg[0]_6\ : in STD_LOGIC;
    req_xfer_last : in STD_LOGIC;
    bit_start_0 : in STD_LOGIC;
    \state_cs_reg[0]_2\ : in STD_LOGIC;
    \state_cs[2]_i_3_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_cs[2]_i_3_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    \intr_reg__0\ : in STD_LOGIC;
    cfg_dma_ctrl_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \intr_reg__0_0\ : in STD_LOGIC;
    \intr_reg__0_1\ : in STD_LOGIC;
    buf_sel_ch2 : in STD_LOGIC;
    \state_cs[2]_i_7_0\ : in STD_LOGIC;
    \state_cs_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl__xdcDup__1\ : entity is "rp_dma_s2mm_data_ctrl";
end \system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl__xdcDup__1\ is
  signal \^buf1_missed_samp0\ : STD_LOGIC;
  signal \^buf2_missed_samp0\ : STD_LOGIC;
  signal \^busy_reg_0\ : STD_LOGIC;
  signal \^empty_fwft_i_reg\ : STD_LOGIC;
  signal \^fifo_dis_reg\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal intr0 : STD_LOGIC;
  signal m_axi_wlast_i_4_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_5_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_reg_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \req_xfer_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state_cs[2]_i_11_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \^state_cs_reg[0]_0\ : STD_LOGIC;
  signal NLW_U_fifo_axi_req_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_fifo_axi_data_i_2 : label is "soft_lutpair35";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_req : label is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_req : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_req : label is "fifo_generator_v13_2_5,Vivado 2020.1";
  attribute SOFT_HLUTNM of U_fifo_axi_req_i_10 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \req_xfer_cnt[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \req_xfer_cnt[3]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \req_xfer_cnt[4]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \req_xfer_cnt[5]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \req_xfer_cnt[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of transf_end_i_1 : label is "soft_lutpair35";
begin
  buf1_missed_samp0 <= \^buf1_missed_samp0\;
  buf2_missed_samp0 <= \^buf2_missed_samp0\;
  busy_reg_0 <= \^busy_reg_0\;
  empty_fwft_i_reg <= \^empty_fwft_i_reg\;
  fifo_dis_reg <= \^fifo_dis_reg\;
  m_axi_wlast_reg_0 <= \^m_axi_wlast_reg_0\;
  m_axi_wvalid_reg_0 <= \^m_axi_wvalid_reg_0\;
  \state_cs_reg[0]_0\ <= \^state_cs_reg[0]_0\;
U_fifo_axi_data_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => m_axi_osc1_wready,
      O => rd_en
    );
U_fifo_axi_req: entity work.\system_rp_oscilloscope_0_fifo_axi_req__xdcDup__2\
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => fifo_rd_data(7 downto 0),
      empty => \^empty_fwft_i_reg\,
      full => NLW_U_fifo_axi_req_full_UNCONNECTED,
      rd_clk => m_axi_osc1_aclk,
      rd_en => fifo_rd_re,
      rst => rst,
      wr_clk => m_axi_osc1_aclk,
      wr_en => \^fifo_dis_reg\
    );
U_fifo_axi_req_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_cs_reg[0]_0\,
      I1 => \^empty_fwft_i_reg\,
      O => fifo_rd_re
    );
U_fifo_axi_req_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]\,
      I1 => m_axi_osc1_awready,
      I2 => m_axi_osc1_awvalid,
      O => \^fifo_dis_reg\
    );
\buf1_missed_samp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101FF0101"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_0\,
      I1 => \buf2_missed_samp_reg[0]_1\,
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \^buf1_missed_samp0\,
      I4 => cfg_dma_sts_reg(0),
      I5 => \buf2_missed_samp_reg[0]_3\,
      O => \state_cs_reg[1]\
    );
\buf1_missed_samp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \buf1_missed_samp_reg[0]\,
      I1 => \buf1_missed_samp_reg[0]_0\,
      I2 => \buf2_missed_samp_reg[0]\,
      I3 => \^m_axi_wvalid_reg_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \buf2_missed_samp_reg[0]_4\,
      O => \^buf1_missed_samp0\
    );
\buf2_missed_samp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F2222222F"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_3\,
      I1 => cfg_dma_sts_reg(0),
      I2 => \buf2_missed_samp_reg[0]_2\,
      I3 => \buf2_missed_samp_reg[0]_1\,
      I4 => \buf2_missed_samp_reg[0]_0\,
      I5 => \^buf2_missed_samp0\,
      O => req_buf_addr_sel_p1_reg
    );
\buf2_missed_samp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_5\,
      I1 => \buf2_missed_samp_reg[0]_6\,
      I2 => \buf2_missed_samp_reg[0]\,
      I3 => \^m_axi_wvalid_reg_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \buf2_missed_samp_reg[0]_4\,
      O => \^buf2_missed_samp0\
    );
busy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => busy_reg_2,
      Q => \^busy_reg_0\,
      R => clear
    );
intr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => m_axi_osc1_aresetn,
      I1 => \intr_reg__0\,
      I2 => intr0,
      I3 => cfg_dma_ctrl_reg_0(0),
      I4 => \intr_reg__0_0\,
      O => m_axi_osc1_aresetn_0
    );
intr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010FF1010"
    )
        port map (
      I0 => \buf2_missed_samp_reg[0]_1\,
      I1 => \^busy_reg_0\,
      I2 => \intr_reg__0_1\,
      I3 => \buf2_missed_samp_reg[0]_3\,
      I4 => cfg_dma_sts_reg(0),
      I5 => buf_sel_ch2,
      O => intr0
    );
m_axi_wlast_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => fifo_rd_data(1),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(2),
      I3 => fifo_rd_data(3),
      I4 => m_axi_wlast_i_4_n_0,
      O => \goreg_dm.dout_i_reg[1]\
    );
m_axi_wlast_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => m_axi_wlast_i_5_n_0,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(6),
      I4 => sel0(7),
      O => \req_xfer_cnt_reg[0]_0\
    );
m_axi_wlast_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fifo_rd_data(6),
      I1 => fifo_rd_data(7),
      I2 => fifo_rd_data(5),
      I3 => fifo_rd_data(4),
      O => m_axi_wlast_i_4_n_0
    );
m_axi_wlast_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(3),
      O => m_axi_wlast_i_5_n_0
    );
m_axi_wlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axi_wlast_reg_1,
      Q => \^m_axi_wlast_reg_0\,
      R => clear
    );
m_axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axi_wvalid_reg_1,
      Q => \^m_axi_wvalid_reg_0\,
      R => '0'
    );
\req_xfer_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sel0(0),
      I1 => \^state_cs_reg[0]_0\,
      I2 => \^m_axi_wlast_reg_0\,
      I3 => fifo_rd_data(0),
      O => p_1_in(0)
    );
\req_xfer_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => \^state_cs_reg[0]_0\,
      I3 => \^m_axi_wlast_reg_0\,
      I4 => fifo_rd_data(1),
      O => p_1_in(1)
    );
\req_xfer_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA9FF0000A900"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(2),
      O => p_1_in(2)
    );
\req_xfer_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \req_xfer_cnt[3]_i_2_n_0\,
      I5 => fifo_rd_data(3),
      O => p_1_in(3)
    );
\req_xfer_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_cs_reg[0]_0\,
      I1 => \^m_axi_wlast_reg_0\,
      O => \req_xfer_cnt[3]_i_2_n_0\
    );
\req_xfer_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF30CAAAAAAAA"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => \req_xfer_cnt[4]_i_2_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \^m_axi_wlast_reg_0\,
      I5 => \^state_cs_reg[0]_0\,
      O => p_1_in(4)
    );
\req_xfer_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      O => \req_xfer_cnt[4]_i_2_n_0\
    );
\req_xfer_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFF0000AE00"
    )
        port map (
      I0 => \req_xfer_cnt[7]_i_3_n_0\,
      I1 => sel0(5),
      I2 => \req_xfer_cnt[5]_i_2_n_0\,
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(5),
      O => p_1_in(5)
    );
\req_xfer_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \req_xfer_cnt[5]_i_2_n_0\
    );
\req_xfer_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => sel0(6),
      I1 => \req_xfer_cnt[7]_i_3_n_0\,
      I2 => \^state_cs_reg[0]_0\,
      I3 => \^m_axi_wlast_reg_0\,
      I4 => fifo_rd_data(6),
      O => p_1_in(6)
    );
\req_xfer_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_osc1_wready,
      I1 => \^m_axi_wvalid_reg_0\,
      I2 => \^state_cs_reg[0]_0\,
      O => \req_xfer_cnt[7]_i_1_n_0\
    );
\req_xfer_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AFF00009A00"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => \req_xfer_cnt[7]_i_3_n_0\,
      I3 => \^state_cs_reg[0]_0\,
      I4 => \^m_axi_wlast_reg_0\,
      I5 => fifo_rd_data(7),
      O => p_1_in(7)
    );
\req_xfer_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(5),
      O => \req_xfer_cnt[7]_i_3_n_0\
    );
\req_xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => sel0(0),
      R => '0'
    );
\req_xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => sel0(1),
      R => '0'
    );
\req_xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => sel0(2),
      R => '0'
    );
\req_xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(3),
      Q => sel0(3),
      R => '0'
    );
\req_xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => sel0(4),
      R => '0'
    );
\req_xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => sel0(5),
      R => '0'
    );
\req_xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => sel0(6),
      R => '0'
    );
\req_xfer_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_xfer_cnt[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => sel0(7),
      R => '0'
    );
\state_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C000A0FFF"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_4\,
      I2 => cfg_dma_ctrl_reg_0(1),
      I3 => \buf2_missed_samp_reg[0]_0\,
      I4 => \buf2_missed_samp_reg[0]_2\,
      I5 => \buf2_missed_samp_reg[0]_1\,
      O => state_ns(0)
    );
\state_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373700007070707"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_2\,
      I2 => \buf2_missed_samp_reg[0]_0\,
      I3 => req_xfer_last,
      I4 => \buf2_missed_samp_reg[0]_4\,
      I5 => \buf2_missed_samp_reg[0]_1\,
      O => busy_reg_1
    );
\state_cs[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003500"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_4\,
      I2 => \buf2_missed_samp_reg[0]_1\,
      I3 => \buf2_missed_samp_reg[0]_2\,
      I4 => \buf2_missed_samp_reg[0]_0\,
      I5 => \state_cs[2]_i_7_0\,
      O => \state_cs[2]_i_11_n_0\
    );
\state_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0000"
    )
        port map (
      I0 => req_xfer_last,
      I1 => \state_cs_reg[2]\,
      I2 => \buf2_missed_samp_reg[0]_1\,
      I3 => \buf2_missed_samp_reg[0]_4\,
      I4 => \state_cs[2]_i_5_n_0\,
      I5 => \buf2_missed_samp_reg[0]_0\,
      O => req_xfer_last_reg
    );
\state_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F3F3F3F3F3F3AA"
    )
        port map (
      I0 => bit_start_0,
      I1 => \state_cs_reg[0]_2\,
      I2 => \state_cs[2]_i_7_n_0\,
      I3 => \buf2_missed_samp_reg[0]_1\,
      I4 => \buf2_missed_samp_reg[0]_0\,
      I5 => \buf2_missed_samp_reg[0]_2\,
      O => bit_start_reg
    );
\state_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \^busy_reg_0\,
      I1 => \buf2_missed_samp_reg[0]_2\,
      I2 => \buf2_missed_samp_reg[0]_0\,
      I3 => \buf2_missed_samp_reg[0]_1\,
      O => \state_cs[2]_i_5_n_0\
    );
\state_cs[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => \state_cs[2]_i_3_0\,
      I1 => Q(0),
      I2 => \state_cs[2]_i_3_1\,
      I3 => \state_cs[2]_i_11_n_0\,
      I4 => E(0),
      I5 => empty,
      O => \state_cs[2]_i_7_n_0\
    );
\state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \state_cs_reg[0]_1\,
      Q => \^state_cs_reg[0]_0\,
      R => clear
    );
transf_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => \^m_axi_wlast_reg_0\,
      O => full_immed0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\system_rp_oscilloscope_0_clk_x_pntrs__parameterized0\
     port map (
      Q(8 downto 0) => rd_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \dest_out_bin_ff_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[8]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      rd_clk => rd_clk,
      \src_gray_ff_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_2(0) => \gras.rsts/c1/v1_reg\(4),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\system_rp_oscilloscope_0_rd_logic__parameterized0\
     port map (
      E(0) => ram_regout_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(0) => rd_pntr_plus1(8),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      empty => empty,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \g_rd.gvalid_low.rd_dc_i_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \gc0.count_d1_reg[8]\(8 downto 0) => rd_pntr(8 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\system_rp_oscilloscope_0_wr_logic__parameterized0\
     port map (
      E(0) => ram_wr_en,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg[1]\ => rstblk_n_0,
      \gic0.gc0.count_d1_reg[7]\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\system_rp_oscilloscope_0_memory__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => rd_pntr(8 downto 0),
      E(0) => ram_wr_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \goreg_bm.dout_i_reg[63]_0\(0) => ram_regout_en,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.\system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0\
     port map (
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\system_rp_oscilloscope_0_clk_x_pntrs__parameterized0__xdcDup__1\
     port map (
      Q(8 downto 0) => rd_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \dest_out_bin_ff_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[8]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      rd_clk => rd_clk,
      \src_gray_ff_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_2(0) => \gras.rsts/c1/v1_reg\(4),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\system_rp_oscilloscope_0_rd_logic__parameterized0_40\
     port map (
      E(0) => ram_regout_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(0) => rd_pntr_plus1(8),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      empty => empty,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \g_rd.gvalid_low.rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \g_rd.gvalid_low.rd_dc_i_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \gc0.count_d1_reg[8]\(8 downto 0) => rd_pntr(8 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\system_rp_oscilloscope_0_wr_logic__parameterized0_41\
     port map (
      E(0) => ram_wr_en,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg[1]\ => rstblk_n_0,
      \gic0.gc0.count_d1_reg[7]\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\system_rp_oscilloscope_0_memory__parameterized0_42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => rd_pntr(8 downto 0),
      E(0) => ram_wr_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \goreg_bm.dout_i_reg[63]_0\(0) => ram_regout_en,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.\system_rp_oscilloscope_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SR(0) => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_dma_s2mm_ctrl is
  port (
    empty : out STD_LOGIC;
    rst : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    fifo_dis_reg_0 : out STD_LOGIC;
    bit_start_reg_0 : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg_0 : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    \req_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    busy_reg : out STD_LOGIC;
    m_axi_osc2_awvalid : out STD_LOGIC;
    fifo_dis_reg_1 : out STD_LOGIC;
    \intr_reg__0_0\ : out STD_LOGIC;
    next_buf_full_reg_0 : out STD_LOGIC;
    mode_reg_0 : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    \state_cs_reg[2]_0\ : out STD_LOGIC;
    \state_cs_reg[1]_0\ : out STD_LOGIC;
    \state_cs_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    rd_en : out STD_LOGIC;
    \req_xfer_cnt_reg[6]\ : out STD_LOGIC;
    ctl_start_r_reg : out STD_LOGIC;
    trig_out2 : out STD_LOGIC;
    \reg_ctrl_reg[0]_0\ : out STD_LOGIC;
    \cfg_trig_mask_reg[1]\ : out STD_LOGIC;
    intr_cnt0 : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \cfg_filt_coeff_bb_reg[15]\ : out STD_LOGIC;
    \cfg_calib_offset_reg[1]\ : out STD_LOGIC;
    \reg_rd_data_reg[6]_i_6__0_0\ : out STD_LOGIC;
    \reg_rd_data_reg[7]_i_6__0_0\ : out STD_LOGIC;
    \reg_ctrl_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rd_data_reg[9]_i_6__0_0\ : out STD_LOGIC;
    \reg_rd_data_reg[11]_i_6__0_0\ : out STD_LOGIC;
    \reg_rd_data_reg[12]_i_6__0_0\ : out STD_LOGIC;
    \reg_rd_data_reg[13]_i_6__0_0\ : out STD_LOGIC;
    \reg_rd_data_reg[14]_i_6__0_0\ : out STD_LOGIC;
    \reg_ctrl_reg[17]_0\ : out STD_LOGIC;
    missed_samps_ch1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    missed_samps_ch2 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \s_axi_reg_araddr[4]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[6]\ : out STD_LOGIC;
    m_axi_osc2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    clear : in STD_LOGIC;
    \state_cs_reg[0]_2\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg_0 : in STD_LOGIC;
    m_axi_awvalid_reg_0 : in STD_LOGIC;
    fifo_dis_reg_2 : in STD_LOGIC;
    mode_reg_1 : in STD_LOGIC;
    first_rst_reg_0 : in STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    rd_data_count : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    trig_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC;
    clk_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[16]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_2\ : in STD_LOGIC;
    m_axi_osc2_wready : in STD_LOGIC;
    ctl_start_r : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    \xfer_cnt_reg[6]\ : in STD_LOGIC;
    use_8bit_r : in STD_LOGIC;
    \trig_cnt_reg[31]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    buf_sel_ch1 : in STD_LOGIC;
    intr_reg : in STD_LOGIC;
    sts_acquire_reg : in STD_LOGIC;
    sts_acquire_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sts_acquire_reg_1 : in STD_LOGIC;
    \reg_ctrl_reg[31]_0\ : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_13_0\ : in STD_LOGIC;
    \next_buf_full1_carry__1_i_10__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_rd_data[2]_i_7__0_0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_rd_data_reg[8]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3__0_0\ : in STD_LOGIC;
    intr_cnt_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[30]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[0]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_i_9__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data_reg[15]_i_9__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data[0]_i_5__0_1\ : in STD_LOGIC;
    \reg_rd_data[1]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[3]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_6__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_6__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4__0_0\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4__0_1\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0_2\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0_2\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3__0_1\ : in STD_LOGIC;
    event_op_reset_i_7 : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_a : in STD_LOGIC;
    event_op_reset_i_10_0 : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_dma_s2mm_ctrl : entity is "rp_dma_s2mm_ctrl";
end system_rp_oscilloscope_0_rp_dma_s2mm_ctrl;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_dma_s2mm_ctrl is
  signal U_dma_s2mm_data_ctrl_n_10 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_13 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_14 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_16 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_17 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_8 : STD_LOGIC;
  signal U_fifo_axi_req_i_11_n_0 : STD_LOGIC;
  signal axi_last_r : STD_LOGIC;
  signal axi_last_r2 : STD_LOGIC;
  signal \^bit_start_reg_0\ : STD_LOGIC;
  signal \buf1_full_i_1__0_n_0\ : STD_LOGIC;
  signal buf1_full_i_2_n_0 : STD_LOGIC;
  signal buf1_missed_samp0 : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_9__0_n_0\ : STD_LOGIC;
  signal buf1_missed_samp_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf1_missed_samp_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal buf1_ms_lvl : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \buf1_ms_lvl[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \buf1_ovr_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_full_i_1__0_n_0\ : STD_LOGIC;
  signal buf2_missed_samp0 : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_9__0_n_0\ : STD_LOGIC;
  signal buf2_missed_samp_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf2_missed_samp_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal buf2_ms_lvl : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \buf2_ms_lvl[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf2_ms_lvl[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \buf2_ovr_i_1__0_n_0\ : STD_LOGIC;
  signal cfg_dma_ctrl_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal cfg_dma_sts_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^cfg_trig_mask_reg[1]\ : STD_LOGIC;
  signal dat_ctrl_req_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal event_op_reset_i_10_n_0 : STD_LOGIC;
  signal event_op_reset_i_11_n_0 : STD_LOGIC;
  signal \event_op_reset_i_12__0_n_0\ : STD_LOGIC;
  signal \event_op_reset_i_9__0_n_0\ : STD_LOGIC;
  signal \^fifo_dis_reg_1\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal fifo_rst_cnt : STD_LOGIC;
  signal fifo_rst_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_rst_i_2__0_n_0\ : STD_LOGIC;
  signal \^first_rst\ : STD_LOGIC;
  signal \^full_immed0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \intr_i_3__0_n_0\ : STD_LOGIC;
  signal \^intr_reg__0_0\ : STD_LOGIC;
  signal m_axi_awlen0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_axi_awlen[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axi_osc2_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_osc2_awvalid\ : STD_LOGIC;
  signal \^m_axi_wlast_reg\ : STD_LOGIC;
  signal \^mode_reg_0\ : STD_LOGIC;
  signal next_buf_full1 : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_14__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_10__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_10__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_10__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_9__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_9__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry_i_9__0_n_3\ : STD_LOGIC;
  signal next_buf_full1_carry_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_n_1 : STD_LOGIC;
  signal next_buf_full1_carry_n_2 : STD_LOGIC;
  signal next_buf_full1_carry_n_3 : STD_LOGIC;
  signal next_buf_full2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal next_buf_full20_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \next_buf_full2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_buf_full_i_1__0_n_0\ : STD_LOGIC;
  signal \^next_buf_full_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal reg_ctrl122_out : STD_LOGIC;
  signal \reg_ctrl[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ctrl[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^reg_ctrl_reg[0]_0\ : STD_LOGIC;
  signal \^reg_ctrl_reg[9]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \reg_rd_data[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_17_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_18__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_19__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_20__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_21__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_22__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_23__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_24_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_25__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_26__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_27__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_28__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_18_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_19_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_20_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_21_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_22_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_23_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_24_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_25_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_26_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9__0_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9__0_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[31]_i_17__0_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_18_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \req_addr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \req_addr[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \req_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_addr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_addr[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^req_addr_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \req_buf_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \req_buf_addr_sel_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr_sel_i_2__0_n_0\ : STD_LOGIC;
  signal \^req_buf_addr_sel_p1_reg_0\ : STD_LOGIC;
  signal req_xfer_last : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[3]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[6]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]_0\ : STD_LOGIC;
  signal \state_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \^state_cs_reg[0]_1\ : STD_LOGIC;
  signal \^state_cs_reg[1]_0\ : STD_LOGIC;
  signal \^state_cs_reg[2]_0\ : STD_LOGIC;
  signal state_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sts_acquire_i_10__0_n_0\ : STD_LOGIC;
  signal transf_end : STD_LOGIC;
  signal trig_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal \xfer_cnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal NLW_U_fifo_axi_req_full_UNCONNECTED : STD_LOGIC;
  signal \NLW_buf1_missed_samp_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_buf2_missed_samp_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_next_buf_full1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__2_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_buf_full2_inferred__0/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_next_buf_full2_inferred__0/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_rd_data_reg[31]_i_17__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_rd_data_reg[31]_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_rd_data_reg[31]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_rd_data_reg[31]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_req : label is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_req : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_req : label is "fifo_generator_v13_2_5,Vivado 2020.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_fifo_axi_req_i_2__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of buf1_full_i_2 : label is "soft_lutpair250";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[0]_i_3__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[0]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[2]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[3]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[4]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[5]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[6]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[7]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[8]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[9]_i_3__0\ : label is "soft_lutpair242";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[0]_i_3__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[0]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ctl_start_r_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \event_op_reset_i_12__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[1]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[2]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[3]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[4]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \fifo_rst_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \intr_i_3__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_axi_awlen[1]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_axi_awlen[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_axi_awlen[3]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_axi_awlen[6]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \m_axi_awlen[7]_i_2__0\ : label is "soft_lutpair252";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of next_buf_full1_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of next_buf_full1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__0_i_10__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__0_i_9__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__1_i_10__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__1_i_9__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__2_i_10__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__2_i_9__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry_i_10__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry_i_9__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_ctrl[31]_i_2__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \reg_ctrl[31]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \reg_ctrl[3]_i_2__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \reg_ctrl[9]_i_1__0\ : label is "soft_lutpair236";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_13__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_14__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_15__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_16__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[18]_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[18]_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[22]_i_10__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[22]_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[26]_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[26]_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[30]_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[30]_i_9__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[31]_i_17__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[31]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[3]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[3]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \req_addr[0]_i_2__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \req_addr[0]_i_3__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \req_addr[2]_i_2__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \req_addr[2]_i_3__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \req_addr[31]_i_4__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \req_buf_addr[0]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \req_buf_addr[2]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \req_buf_addr[31]_i_4__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \state_cs[0]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \state_cs[1]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \state_cs[2]_i_10__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_3__0\ : label is "soft_lutpair248";
begin
  bit_start_reg_0 <= \^bit_start_reg_0\;
  \cfg_trig_mask_reg[1]\ <= \^cfg_trig_mask_reg[1]\;
  empty <= \^empty\;
  fifo_dis_reg_1 <= \^fifo_dis_reg_1\;
  first_rst <= \^first_rst\;
  full_immed0 <= \^full_immed0\;
  \intr_reg__0_0\ <= \^intr_reg__0_0\;
  m_axi_osc2_awlen(7 downto 0) <= \^m_axi_osc2_awlen\(7 downto 0);
  m_axi_osc2_awvalid <= \^m_axi_osc2_awvalid\;
  m_axi_wlast_reg <= \^m_axi_wlast_reg\;
  mode_reg_0 <= \^mode_reg_0\;
  next_buf_full_reg_0 <= \^next_buf_full_reg_0\;
  \reg_ctrl_reg[0]_0\ <= \^reg_ctrl_reg[0]_0\;
  \reg_ctrl_reg[9]_0\(1 downto 0) <= \^reg_ctrl_reg[9]_0\(1 downto 0);
  \req_addr_reg[31]_0\(31 downto 0) <= \^req_addr_reg[31]_0\(31 downto 0);
  req_buf_addr_sel_p1_reg_0 <= \^req_buf_addr_sel_p1_reg_0\;
  rst <= \^rst\;
  \s_axi_reg_araddr[3]\ <= \^s_axi_reg_araddr[3]\;
  \s_axi_reg_araddr[4]\ <= \^s_axi_reg_araddr[4]\;
  \s_axi_reg_araddr[6]\ <= \^s_axi_reg_araddr[6]\;
  \s_axi_reg_araddr[7]\ <= \^s_axi_reg_araddr[7]\;
  \s_axi_reg_araddr[7]_0\ <= \^s_axi_reg_araddr[7]_0\;
  \state_cs_reg[0]_1\ <= \^state_cs_reg[0]_1\;
  \state_cs_reg[1]_0\ <= \^state_cs_reg[1]_0\;
  \state_cs_reg[2]_0\ <= \^state_cs_reg[2]_0\;
U_dma_s2mm_data_ctrl: entity work.system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl
     port map (
      Q(0) => fifo_rst_cnt_reg(4),
      bit_start_reg => U_dma_s2mm_data_ctrl_n_14,
      buf1_missed_samp0 => buf1_missed_samp0,
      \buf1_missed_samp_reg[0]\ => \buf1_missed_samp[0]_i_4__0_n_0\,
      \buf1_missed_samp_reg[0]_0\ => \buf1_missed_samp[0]_i_5__0_n_0\,
      buf2_missed_samp0 => buf2_missed_samp0,
      \buf2_missed_samp_reg[0]\ => \^fifo_dis_reg_1\,
      \buf2_missed_samp_reg[0]_0\ => \^state_cs_reg[2]_0\,
      \buf2_missed_samp_reg[0]_1\ => \^state_cs_reg[1]_0\,
      \buf2_missed_samp_reg[0]_2\ => \^state_cs_reg[0]_1\,
      \buf2_missed_samp_reg[0]_3\ => \^req_buf_addr_sel_p1_reg_0\,
      \buf2_missed_samp_reg[0]_4\ => \^next_buf_full_reg_0\,
      \buf2_missed_samp_reg[0]_5\ => \buf2_missed_samp[0]_i_4__0_n_0\,
      \buf2_missed_samp_reg[0]_6\ => \buf2_missed_samp[0]_i_5__0_n_0\,
      buf_sel_ch1 => buf_sel_ch1,
      busy_reg_0 => busy_reg,
      busy_reg_1 => U_dma_s2mm_data_ctrl_n_13,
      busy_reg_2 => busy_reg_0,
      cfg_dma_ctrl_reg(1) => cfg_dma_ctrl_reg(4),
      cfg_dma_ctrl_reg(0) => cfg_dma_ctrl_reg(1),
      cfg_dma_sts_reg(0) => cfg_dma_sts_reg(4),
      clear => clear,
      din(7 downto 0) => dat_ctrl_req_data(7 downto 0),
      empty => \^empty\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      fifo_dis_reg => fifo_dis_reg_0,
      full_immed0 => \^full_immed0\,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      \intr_reg__0\ => \^intr_reg__0_0\,
      \intr_reg__0_0\ => buf1_full_i_2_n_0,
      \intr_reg__0_1\ => \intr_i_3__0_n_0\,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      m_axi_osc2_aresetn_0 => U_dma_s2mm_data_ctrl_n_16,
      m_axi_osc2_awready => m_axi_osc2_awready,
      m_axi_osc2_awvalid => \^m_axi_osc2_awvalid\,
      m_axi_osc2_wready => m_axi_osc2_wready,
      m_axi_wlast_reg_0 => \^m_axi_wlast_reg\,
      m_axi_wlast_reg_1 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg,
      m_axi_wvalid_reg_1 => m_axi_wvalid_reg_0,
      rd_en => rd_en,
      req_buf_addr_sel_p1_reg => U_dma_s2mm_data_ctrl_n_10,
      \req_xfer_cnt_reg[6]_0\ => \req_xfer_cnt_reg[6]\,
      req_xfer_last => req_xfer_last,
      req_xfer_last_reg => U_dma_s2mm_data_ctrl_n_17,
      rst => \^rst\,
      \state_cs[2]_i_3__0_0\ => \state_cs[2]_i_10__0_n_0\,
      \state_cs_reg[0]_0\ => \state_cs_reg[0]_0\,
      \state_cs_reg[0]_1\ => \state_cs_reg[0]_2\,
      \state_cs_reg[0]_2\ => \^bit_start_reg_0\,
      \state_cs_reg[0]_3\ => \state_cs[2]_i_6__0_n_0\,
      \state_cs_reg[2]\ => U_dma_s2mm_data_ctrl_n_8,
      \state_cs_reg[2]_0\ => \state_cs[2]_i_4__0_n_0\,
      state_ns(0) => state_ns(0),
      transf_end => transf_end
    );
U_fifo_axi_req: entity work.\system_rp_oscilloscope_0_fifo_axi_req__xdcDup__3\
     port map (
      din(7 downto 0) => Q(7 downto 0),
      dout(7 downto 0) => fifo_rd_data(7 downto 0),
      empty => \^empty\,
      full => NLW_U_fifo_axi_req_full_UNCONNECTED,
      rd_clk => m_axi_osc2_aclk,
      rd_en => fifo_rd_re,
      rst => \^rst\,
      wr_clk => m_axi_osc2_aclk,
      wr_en => wr_en
    );
U_fifo_axi_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => U_fifo_axi_req_i_11_n_0,
      I1 => \^m_axi_osc2_awlen\(6),
      I2 => \^m_axi_osc2_awlen\(7),
      O => dat_ctrl_req_data(7)
    );
U_fifo_axi_req_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(5),
      I1 => \^m_axi_osc2_awlen\(3),
      I2 => \^m_axi_osc2_awlen\(1),
      I3 => \^m_axi_osc2_awlen\(0),
      I4 => \^m_axi_osc2_awlen\(2),
      I5 => \^m_axi_osc2_awlen\(4),
      O => U_fifo_axi_req_i_11_n_0
    );
U_fifo_axi_req_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U_fifo_axi_req_i_11_n_0,
      I1 => \^m_axi_osc2_awlen\(6),
      O => dat_ctrl_req_data(6)
    );
\U_fifo_axi_req_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^state_cs_reg[2]_0\,
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^empty\,
      O => fifo_rd_re
    );
U_fifo_axi_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(3),
      I1 => \^m_axi_osc2_awlen\(1),
      I2 => \^m_axi_osc2_awlen\(0),
      I3 => \^m_axi_osc2_awlen\(2),
      I4 => \^m_axi_osc2_awlen\(4),
      I5 => \^m_axi_osc2_awlen\(5),
      O => dat_ctrl_req_data(5)
    );
U_fifo_axi_req_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(2),
      I1 => \^m_axi_osc2_awlen\(0),
      I2 => \^m_axi_osc2_awlen\(1),
      I3 => \^m_axi_osc2_awlen\(3),
      I4 => \^m_axi_osc2_awlen\(4),
      O => dat_ctrl_req_data(4)
    );
U_fifo_axi_req_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(1),
      I1 => \^m_axi_osc2_awlen\(0),
      I2 => \^m_axi_osc2_awlen\(2),
      I3 => \^m_axi_osc2_awlen\(3),
      O => dat_ctrl_req_data(3)
    );
U_fifo_axi_req_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(0),
      I1 => \^m_axi_osc2_awlen\(1),
      I2 => \^m_axi_osc2_awlen\(2),
      O => dat_ctrl_req_data(2)
    );
U_fifo_axi_req_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(0),
      I1 => \^m_axi_osc2_awlen\(1),
      O => dat_ctrl_req_data(1)
    );
U_fifo_axi_req_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_osc2_awlen\(0),
      O => dat_ctrl_req_data(0)
    );
axi_last_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => axi_last_r,
      Q => axi_last_r2,
      R => '0'
    );
axi_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \^m_axi_wlast_reg\,
      Q => axi_last_r,
      R => '0'
    );
\bit_start_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reg_ctrl_reg[0]_0\,
      I1 => \^cfg_trig_mask_reg[1]\,
      O => p_3_in
    );
bit_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => p_3_in,
      Q => \^bit_start_reg_0\,
      R => '0'
    );
\buf1_full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => next_buf_full1,
      I2 => transf_end,
      I3 => cfg_dma_sts_reg(4),
      I4 => cfg_dma_ctrl_reg(2),
      I5 => buf1_full_i_2_n_0,
      O => \buf1_full_i_1__0_n_0\
    );
buf1_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^state_cs_reg[0]_1\,
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[2]_0\,
      O => buf1_full_i_2_n_0
    );
buf1_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \buf1_full_i_1__0_n_0\,
      Q => cfg_dma_sts_reg(0),
      R => '0'
    );
\buf1_missed_samp[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(27),
      I1 => buf1_missed_samp_reg(0),
      I2 => buf1_missed_samp_reg(1),
      I3 => buf1_missed_samp_reg(24),
      O => \buf1_missed_samp[0]_i_10__0_n_0\
    );
\buf1_missed_samp[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(4),
      I1 => buf1_missed_samp_reg(16),
      I2 => buf1_missed_samp_reg(19),
      I3 => buf1_missed_samp_reg(21),
      O => \buf1_missed_samp[0]_i_11__0_n_0\
    );
\buf1_missed_samp[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(26),
      I1 => buf1_missed_samp_reg(22),
      I2 => buf1_missed_samp_reg(20),
      I3 => buf1_missed_samp_reg(15),
      I4 => \buf1_missed_samp[0]_i_13__0_n_0\,
      O => \buf1_missed_samp[0]_i_12__0_n_0\
    );
\buf1_missed_samp[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(7),
      I1 => buf1_missed_samp_reg(25),
      I2 => buf1_missed_samp_reg(6),
      I3 => buf1_missed_samp_reg(10),
      O => \buf1_missed_samp[0]_i_13__0_n_0\
    );
\buf1_missed_samp[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf1_missed_samp[0]_i_7__0_n_0\,
      I1 => buf1_missed_samp_reg(12),
      I2 => buf1_missed_samp_reg(18),
      I3 => buf1_missed_samp_reg(14),
      I4 => buf1_missed_samp_reg(17),
      I5 => \buf1_missed_samp[0]_i_8__0_n_0\,
      O => \buf1_missed_samp[0]_i_4__0_n_0\
    );
\buf1_missed_samp[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(30),
      I1 => buf1_missed_samp_reg(28),
      I2 => buf1_missed_samp_reg(29),
      I3 => \buf1_missed_samp[0]_i_9__0_n_0\,
      I4 => buf1_missed_samp_reg(31),
      I5 => cfg_dma_sts_reg(4),
      O => \buf1_missed_samp[0]_i_5__0_n_0\
    );
\buf1_missed_samp[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf1_missed_samp_reg(0),
      O => \buf1_missed_samp[0]_i_6__0_n_0\
    );
\buf1_missed_samp[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(23),
      I1 => buf1_missed_samp_reg(11),
      I2 => buf1_missed_samp_reg(13),
      I3 => buf1_missed_samp_reg(8),
      I4 => \buf1_missed_samp[0]_i_10__0_n_0\,
      O => \buf1_missed_samp[0]_i_7__0_n_0\
    );
\buf1_missed_samp[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf1_missed_samp[0]_i_11__0_n_0\,
      I1 => buf1_missed_samp_reg(2),
      I2 => buf1_missed_samp_reg(9),
      I3 => buf1_missed_samp_reg(3),
      I4 => buf1_missed_samp_reg(5),
      I5 => \buf1_missed_samp[0]_i_12__0_n_0\,
      O => \buf1_missed_samp[0]_i_8__0_n_0\
    );
\buf1_missed_samp[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^first_rst\,
      I1 => E(0),
      O => \buf1_missed_samp[0]_i_9__0_n_0\
    );
\buf1_missed_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3__0_n_7\,
      Q => buf1_missed_samp_reg(0),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf1_missed_samp_reg[0]_i_3__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[0]_i_3__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[0]_i_3__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \buf1_missed_samp_reg[0]_i_3__0_n_4\,
      O(2) => \buf1_missed_samp_reg[0]_i_3__0_n_5\,
      O(1) => \buf1_missed_samp_reg[0]_i_3__0_n_6\,
      O(0) => \buf1_missed_samp_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => buf1_missed_samp_reg(3 downto 1),
      S(0) => \buf1_missed_samp[0]_i_6__0_n_0\
    );
\buf1_missed_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(10),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(11),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(12),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[8]_i_1__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[12]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[12]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[12]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[12]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[12]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[12]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(15 downto 12)
    );
\buf1_missed_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(13),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(14),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(15),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(16),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[12]_i_1__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[16]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[16]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[16]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[16]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[16]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[16]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(19 downto 16)
    );
\buf1_missed_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(17),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(18),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(19),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3__0_n_6\,
      Q => buf1_missed_samp_reg(1),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(20),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[16]_i_1__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[20]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[20]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[20]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[20]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[20]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[20]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(23 downto 20)
    );
\buf1_missed_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(21),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(22),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(23),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(24),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[20]_i_1__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[24]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[24]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[24]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[24]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[24]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[24]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(27 downto 24)
    );
\buf1_missed_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(25),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(26),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(27),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(28),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_buf1_missed_samp_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \buf1_missed_samp_reg[28]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[28]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[28]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[28]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[28]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(31 downto 28)
    );
\buf1_missed_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(29),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3__0_n_5\,
      Q => buf1_missed_samp_reg(2),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(30),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(31),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3__0_n_4\,
      Q => buf1_missed_samp_reg(3),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(4),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[0]_i_3__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[4]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[4]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[4]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[4]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[4]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[4]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(7 downto 4)
    );
\buf1_missed_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(5),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1__0_n_5\,
      Q => buf1_missed_samp_reg(6),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1__0_n_4\,
      Q => buf1_missed_samp_reg(7),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1__0_n_7\,
      Q => buf1_missed_samp_reg(8),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[4]_i_1__0_n_0\,
      CO(3) => \buf1_missed_samp_reg[8]_i_1__0_n_0\,
      CO(2) => \buf1_missed_samp_reg[8]_i_1__0_n_1\,
      CO(1) => \buf1_missed_samp_reg[8]_i_1__0_n_2\,
      CO(0) => \buf1_missed_samp_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[8]_i_1__0_n_4\,
      O(2) => \buf1_missed_samp_reg[8]_i_1__0_n_5\,
      O(1) => \buf1_missed_samp_reg[8]_i_1__0_n_6\,
      O(0) => \buf1_missed_samp_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(11 downto 8)
    );
\buf1_missed_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1__0_n_6\,
      Q => buf1_missed_samp_reg(9),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_ms_lvl[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(0),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[0]_i_1__0_n_0\
    );
\buf1_ms_lvl[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(1),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[1]_i_1__0_n_0\
    );
\buf1_ms_lvl[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(2),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[2]_i_1__0_n_0\
    );
\buf1_ms_lvl[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(3),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[3]_i_1__0_n_0\
    );
\buf1_ms_lvl[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(4),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[4]_i_1__0_n_0\
    );
\buf1_ms_lvl[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(5),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[5]_i_1__0_n_0\
    );
\buf1_ms_lvl[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(6),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[6]_i_1__0_n_0\
    );
\buf1_ms_lvl[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(7),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[7]_i_1__0_n_0\
    );
\buf1_ms_lvl[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(8),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[8]_i_1__0_n_0\
    );
\buf1_ms_lvl[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBAAAA"
    )
        port map (
      I0 => buf1_full_i_2_n_0,
      I1 => \^req_buf_addr_sel_p1_reg_0\,
      I2 => \^next_buf_full_reg_0\,
      I3 => axi_last_r2,
      I4 => cfg_dma_sts_reg(4),
      O => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80F0"
    )
        port map (
      I0 => \^next_buf_full_reg_0\,
      I1 => axi_last_r2,
      I2 => cfg_dma_sts_reg(4),
      I3 => \^req_buf_addr_sel_p1_reg_0\,
      I4 => buf1_full_i_2_n_0,
      O => \buf1_ms_lvl[9]_i_2__0_n_0\
    );
\buf1_ms_lvl[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(9),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[0]_1\,
      O => \buf1_ms_lvl[9]_i_3__0_n_0\
    );
\buf1_ms_lvl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[0]_i_1__0_n_0\,
      Q => buf1_ms_lvl(0),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[1]_i_1__0_n_0\,
      Q => buf1_ms_lvl(1),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[2]_i_1__0_n_0\,
      Q => buf1_ms_lvl(2),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[3]_i_1__0_n_0\,
      Q => buf1_ms_lvl(3),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[4]_i_1__0_n_0\,
      Q => buf1_ms_lvl(4),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[5]_i_1__0_n_0\,
      Q => buf1_ms_lvl(5),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[6]_i_1__0_n_0\,
      Q => buf1_ms_lvl(6),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[7]_i_1__0_n_0\,
      Q => buf1_ms_lvl(7),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[8]_i_1__0_n_0\,
      Q => buf1_ms_lvl(8),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ms_lvl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf1_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[9]_i_3__0_n_0\,
      Q => buf1_ms_lvl(9),
      R => \buf1_ms_lvl[9]_i_1__0_n_0\
    );
\buf1_ovr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => cfg_dma_sts_reg(2),
      I1 => next_buf_full1,
      I2 => cfg_dma_sts_reg(0),
      I3 => cfg_dma_sts_reg(4),
      I4 => cfg_dma_ctrl_reg(2),
      I5 => buf1_full_i_2_n_0,
      O => \buf1_ovr_i_1__0_n_0\
    );
buf1_ovr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \buf1_ovr_i_1__0_n_0\,
      Q => cfg_dma_sts_reg(2),
      R => '0'
    );
\buf2_full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => cfg_dma_sts_reg(1),
      I1 => next_buf_full1,
      I2 => transf_end,
      I3 => cfg_dma_sts_reg(4),
      I4 => buf1_full_i_2_n_0,
      I5 => cfg_dma_ctrl_reg(3),
      O => \buf2_full_i_1__0_n_0\
    );
buf2_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \buf2_full_i_1__0_n_0\,
      Q => cfg_dma_sts_reg(1),
      R => '0'
    );
\buf2_missed_samp[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(12),
      I1 => buf2_missed_samp_reg(14),
      I2 => buf2_missed_samp_reg(4),
      I3 => buf2_missed_samp_reg(17),
      O => \buf2_missed_samp[0]_i_10__0_n_0\
    );
\buf2_missed_samp[0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(15),
      I1 => buf2_missed_samp_reg(10),
      I2 => buf2_missed_samp_reg(7),
      I3 => buf2_missed_samp_reg(6),
      I4 => \buf2_missed_samp[0]_i_12__0_n_0\,
      O => \buf2_missed_samp[0]_i_11__0_n_0\
    );
\buf2_missed_samp[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(5),
      I1 => buf2_missed_samp_reg(9),
      I2 => buf2_missed_samp_reg(3),
      I3 => buf2_missed_samp_reg(25),
      O => \buf2_missed_samp[0]_i_12__0_n_0\
    );
\buf2_missed_samp[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf2_missed_samp[0]_i_7__0_n_0\,
      I1 => buf2_missed_samp_reg(8),
      I2 => buf2_missed_samp_reg(23),
      I3 => buf2_missed_samp_reg(11),
      I4 => buf2_missed_samp_reg(18),
      I5 => \buf2_missed_samp[0]_i_8__0_n_0\,
      O => \buf2_missed_samp[0]_i_4__0_n_0\
    );
\buf2_missed_samp[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => buf2_missed_samp_reg(28),
      I2 => buf2_missed_samp_reg(29),
      I3 => buf2_missed_samp_reg(31),
      I4 => buf2_missed_samp_reg(30),
      I5 => \buf1_missed_samp[0]_i_9__0_n_0\,
      O => \buf2_missed_samp[0]_i_5__0_n_0\
    );
\buf2_missed_samp[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf2_missed_samp_reg(0),
      O => \buf2_missed_samp[0]_i_6__0_n_0\
    );
\buf2_missed_samp[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(24),
      I1 => buf2_missed_samp_reg(13),
      I2 => buf2_missed_samp_reg(27),
      I3 => buf2_missed_samp_reg(1),
      I4 => \buf2_missed_samp[0]_i_9__0_n_0\,
      O => \buf2_missed_samp[0]_i_7__0_n_0\
    );
\buf2_missed_samp[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf2_missed_samp[0]_i_10__0_n_0\,
      I1 => buf2_missed_samp_reg(16),
      I2 => buf2_missed_samp_reg(19),
      I3 => buf2_missed_samp_reg(2),
      I4 => buf2_missed_samp_reg(21),
      I5 => \buf2_missed_samp[0]_i_11__0_n_0\,
      O => \buf2_missed_samp[0]_i_8__0_n_0\
    );
\buf2_missed_samp[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(20),
      I1 => buf2_missed_samp_reg(22),
      I2 => buf2_missed_samp_reg(26),
      I3 => buf2_missed_samp_reg(0),
      O => \buf2_missed_samp[0]_i_9__0_n_0\
    );
\buf2_missed_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3__0_n_7\,
      Q => buf2_missed_samp_reg(0),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf2_missed_samp_reg[0]_i_3__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[0]_i_3__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[0]_i_3__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \buf2_missed_samp_reg[0]_i_3__0_n_4\,
      O(2) => \buf2_missed_samp_reg[0]_i_3__0_n_5\,
      O(1) => \buf2_missed_samp_reg[0]_i_3__0_n_6\,
      O(0) => \buf2_missed_samp_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => buf2_missed_samp_reg(3 downto 1),
      S(0) => \buf2_missed_samp[0]_i_6__0_n_0\
    );
\buf2_missed_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(10),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(11),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(12),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[8]_i_1__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[12]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[12]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[12]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[12]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[12]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[12]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(15 downto 12)
    );
\buf2_missed_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(13),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(14),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(15),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(16),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[12]_i_1__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[16]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[16]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[16]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[16]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[16]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[16]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(19 downto 16)
    );
\buf2_missed_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(17),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(18),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(19),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3__0_n_6\,
      Q => buf2_missed_samp_reg(1),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(20),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[16]_i_1__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[20]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[20]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[20]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[20]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[20]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[20]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(23 downto 20)
    );
\buf2_missed_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(21),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(22),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(23),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(24),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[20]_i_1__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[24]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[24]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[24]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[24]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[24]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[24]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(27 downto 24)
    );
\buf2_missed_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(25),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(26),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(27),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(28),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_buf2_missed_samp_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \buf2_missed_samp_reg[28]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[28]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[28]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[28]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[28]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(31 downto 28)
    );
\buf2_missed_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(29),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3__0_n_5\,
      Q => buf2_missed_samp_reg(2),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(30),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(31),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3__0_n_4\,
      Q => buf2_missed_samp_reg(3),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(4),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[0]_i_3__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[4]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[4]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[4]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[4]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[4]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[4]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(7 downto 4)
    );
\buf2_missed_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(5),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1__0_n_5\,
      Q => buf2_missed_samp_reg(6),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1__0_n_4\,
      Q => buf2_missed_samp_reg(7),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1__0_n_7\,
      Q => buf2_missed_samp_reg(8),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[4]_i_1__0_n_0\,
      CO(3) => \buf2_missed_samp_reg[8]_i_1__0_n_0\,
      CO(2) => \buf2_missed_samp_reg[8]_i_1__0_n_1\,
      CO(1) => \buf2_missed_samp_reg[8]_i_1__0_n_2\,
      CO(0) => \buf2_missed_samp_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[8]_i_1__0_n_4\,
      O(2) => \buf2_missed_samp_reg[8]_i_1__0_n_5\,
      O(1) => \buf2_missed_samp_reg[8]_i_1__0_n_6\,
      O(0) => \buf2_missed_samp_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(11 downto 8)
    );
\buf2_missed_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1__0_n_6\,
      Q => buf2_missed_samp_reg(9),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_ms_lvl[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0EEE"
    )
        port map (
      I0 => buf1_full_i_2_n_0,
      I1 => \^req_buf_addr_sel_p1_reg_0\,
      I2 => \^next_buf_full_reg_0\,
      I3 => axi_last_r2,
      I4 => cfg_dma_sts_reg(4),
      O => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F8"
    )
        port map (
      I0 => \^next_buf_full_reg_0\,
      I1 => axi_last_r2,
      I2 => \^req_buf_addr_sel_p1_reg_0\,
      I3 => cfg_dma_sts_reg(4),
      I4 => buf1_full_i_2_n_0,
      O => \buf2_ms_lvl[9]_i_2__0_n_0\
    );
\buf2_ms_lvl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[0]_i_1__0_n_0\,
      Q => buf2_ms_lvl(0),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[1]_i_1__0_n_0\,
      Q => buf2_ms_lvl(1),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[2]_i_1__0_n_0\,
      Q => buf2_ms_lvl(2),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[3]_i_1__0_n_0\,
      Q => buf2_ms_lvl(3),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[4]_i_1__0_n_0\,
      Q => buf2_ms_lvl(4),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[5]_i_1__0_n_0\,
      Q => buf2_ms_lvl(5),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[6]_i_1__0_n_0\,
      Q => buf2_ms_lvl(6),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[7]_i_1__0_n_0\,
      Q => buf2_ms_lvl(7),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[8]_i_1__0_n_0\,
      Q => buf2_ms_lvl(8),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ms_lvl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \buf2_ms_lvl[9]_i_2__0_n_0\,
      D => \buf1_ms_lvl[9]_i_3__0_n_0\,
      Q => buf2_ms_lvl(9),
      R => \buf2_ms_lvl[9]_i_1__0_n_0\
    );
\buf2_ovr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => cfg_dma_sts_reg(3),
      I1 => next_buf_full1,
      I2 => cfg_dma_sts_reg(1),
      I3 => cfg_dma_sts_reg(4),
      I4 => buf1_full_i_2_n_0,
      I5 => cfg_dma_ctrl_reg(3),
      O => \buf2_ovr_i_1__0_n_0\
    );
buf2_ovr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \buf2_ovr_i_1__0_n_0\,
      Q => cfg_dma_sts_reg(3),
      R => '0'
    );
\ctl_start_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^reg_ctrl_reg[0]_0\,
      I1 => \^cfg_trig_mask_reg[1]\,
      I2 => \^bit_start_reg_0\,
      O => trig_out2
    );
event_op_reset_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF0020200000"
    )
        port map (
      I0 => event_op_reset_i_11_n_0,
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(6),
      I3 => \event_op_reset_i_9__0_n_0\,
      I4 => bram_addr_a(4),
      I5 => \event_op_reset_i_12__0_n_0\,
      O => event_op_reset_i_10_n_0
    );
event_op_reset_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F00010F0F0F0F0"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => event_op_reset_i_7,
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(7),
      I5 => bram_addr_a(3),
      O => event_op_reset_i_11_n_0
    );
\event_op_reset_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(3),
      O => \event_op_reset_i_12__0_n_0\
    );
event_op_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^s_axi_reg_araddr[4]\,
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(2),
      I4 => \^s_axi_reg_araddr[7]_0\,
      I5 => \^s_axi_reg_araddr[6]\,
      O => \^s_axi_reg_araddr[3]\
    );
event_op_reset_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => event_op_reset_i_7,
      I2 => bram_addr_a(1),
      I3 => bram_addr_a(0),
      I4 => bram_addr_a(6),
      O => \^s_axi_reg_araddr[4]\
    );
event_op_reset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000040400000000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(2),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(3),
      I5 => \event_op_reset_i_9__0_n_0\,
      O => \^s_axi_reg_araddr[7]_0\
    );
\event_op_reset_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000222A"
    )
        port map (
      I0 => event_op_reset_i_7,
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(7),
      I5 => event_op_reset_i_10_n_0,
      O => \^s_axi_reg_araddr[6]\
    );
\event_op_reset_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => bram_we_a(3),
      I1 => bram_we_a(2),
      I2 => bram_we_a(1),
      I3 => bram_we_a(0),
      I4 => bram_en_a,
      I5 => event_op_reset_i_10_0,
      O => \event_op_reset_i_9__0_n_0\
    );
fifo_dis_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => fifo_dis_reg_2,
      Q => \^fifo_dis_reg_1\,
      R => '0'
    );
\fifo_rst_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\fifo_rst_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\fifo_rst_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fifo_rst_cnt_reg(2),
      I1 => fifo_rst_cnt_reg(1),
      I2 => fifo_rst_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\fifo_rst_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\fifo_rst_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => fifo_rst_cnt_reg(4),
      I1 => fifo_rst_cnt_reg(2),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(0),
      I4 => fifo_rst_cnt_reg(3),
      O => \p_0_in__0\(4)
    );
\fifo_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => fifo_rst_cnt_reg(0),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => fifo_rst_cnt_reg(1),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => fifo_rst_cnt_reg(2),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => fifo_rst_cnt_reg(3),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => fifo_rst_cnt_reg(4),
      R => fifo_rst_cnt
    );
\fifo_rst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^state_cs_reg[0]_1\,
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      O => fifo_rst_cnt
    );
\fifo_rst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fifo_rst_cnt_reg(1),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(2),
      I3 => fifo_rst_cnt_reg(4),
      I4 => fifo_rst_cnt_reg(3),
      O => \fifo_rst_i_2__0_n_0\
    );
fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \fifo_rst_i_2__0_n_0\,
      Q => \^rst\,
      R => fifo_rst_cnt
    );
first_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => first_rst_reg_0,
      Q => \^first_rst\,
      R => '0'
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(7),
      O => \i__carry_i_1__10_n_0\
    );
\intr_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^intr_reg__0_0\,
      I1 => intr_reg,
      O => intr_cnt0
    );
\intr_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_cs_reg[1]_0\,
      I1 => \^state_cs_reg[0]_1\,
      O => \intr_i_3__0_n_0\
    );
\intr_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_data_ctrl_n_16,
      Q => \^intr_reg__0_0\,
      R => '0'
    );
\m_axi_awlen[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rd_data(0),
      O => m_axi_awlen0(0)
    );
\m_axi_awlen[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_rd_data(0),
      I1 => fifo_rd_data(1),
      O => \m_axi_awlen[1]_i_1__0_n_0\
    );
\m_axi_awlen[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => fifo_rd_data(1),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(2),
      O => \m_axi_awlen[2]_i_1__0_n_0\
    );
\m_axi_awlen[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => fifo_rd_data(2),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(1),
      I3 => fifo_rd_data(3),
      O => \m_axi_awlen[3]_i_1__0_n_0\
    );
\m_axi_awlen[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => fifo_rd_data(3),
      I1 => fifo_rd_data(1),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(2),
      I4 => fifo_rd_data(4),
      O => \m_axi_awlen[4]_i_1__0_n_0\
    );
\m_axi_awlen[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => fifo_rd_data(2),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(1),
      I4 => fifo_rd_data(3),
      I5 => fifo_rd_data(5),
      O => \m_axi_awlen[5]_i_1__0_n_0\
    );
\m_axi_awlen[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_axi_awlen[7]_i_3_n_0\,
      I1 => fifo_rd_data(6),
      O => \m_axi_awlen[6]_i_1__0_n_0\
    );
\m_axi_awlen[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_cs_reg[0]_1\,
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[2]_0\,
      O => \m_axi_awlen[7]_i_1__0_n_0\
    );
\m_axi_awlen[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_axi_awlen[7]_i_3_n_0\,
      I1 => fifo_rd_data(6),
      O => \m_axi_awlen[7]_i_2__0_n_0\
    );
\m_axi_awlen[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => fifo_rd_data(2),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(1),
      I4 => fifo_rd_data(3),
      I5 => fifo_rd_data(5),
      O => \m_axi_awlen[7]_i_3_n_0\
    );
\m_axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => m_axi_awlen0(0),
      Q => \^m_axi_osc2_awlen\(0),
      R => '0'
    );
\m_axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[1]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(1),
      R => '0'
    );
\m_axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[2]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(2),
      R => '0'
    );
\m_axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[3]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(3),
      R => '0'
    );
\m_axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[4]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(4),
      R => '0'
    );
\m_axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[5]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(5),
      R => '0'
    );
\m_axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[6]_i_1__0_n_0\,
      Q => \^m_axi_osc2_awlen\(6),
      R => '0'
    );
\m_axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => \m_axi_awlen[7]_i_2__0_n_0\,
      Q => \^m_axi_osc2_awlen\(7),
      R => '0'
    );
m_axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => m_axi_awvalid_reg_0,
      Q => \^m_axi_osc2_awvalid\,
      R => clear
    );
mode_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => mode_reg_1,
      Q => \^mode_reg_0\,
      R => clear
    );
next_buf_full1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_buf_full1_carry_n_0,
      CO(2) => next_buf_full1_carry_n_1,
      CO(1) => next_buf_full1_carry_n_2,
      CO(0) => next_buf_full1_carry_n_3,
      CYINIT => '1',
      DI(3) => \next_buf_full1_carry_i_1__0_n_0\,
      DI(2) => \next_buf_full1_carry_i_2__0_n_0\,
      DI(1) => \next_buf_full1_carry_i_3__0_n_0\,
      DI(0) => \next_buf_full1_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_next_buf_full1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \next_buf_full1_carry_i_5__0_n_0\,
      S(2) => \next_buf_full1_carry_i_6__0_n_0\,
      S(1) => \next_buf_full1_carry_i_7__0_n_0\,
      S(0) => \next_buf_full1_carry_i_8__0_n_0\
    );
\next_buf_full1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_buf_full1_carry_n_0,
      CO(3) => \next_buf_full1_carry__0_n_0\,
      CO(2) => \next_buf_full1_carry__0_n_1\,
      CO(1) => \next_buf_full1_carry__0_n_2\,
      CO(0) => \next_buf_full1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__0_i_1__0_n_0\,
      DI(2) => \next_buf_full1_carry__0_i_2__0_n_0\,
      DI(1) => \next_buf_full1_carry__0_i_3__0_n_0\,
      DI(0) => \next_buf_full1_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__0_i_5__0_n_0\,
      S(2) => \next_buf_full1_carry__0_i_6__0_n_0\,
      S(1) => \next_buf_full1_carry__0_i_7__0_n_0\,
      S(0) => \next_buf_full1_carry__0_i_8__0_n_0\
    );
\next_buf_full1_carry__0_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry_i_9__0_n_0\,
      CO(3) => \next_buf_full1_carry__0_i_10__0_n_0\,
      CO(2) => \next_buf_full1_carry__0_i_10__0_n_1\,
      CO(1) => \next_buf_full1_carry__0_i_10__0_n_2\,
      CO(0) => \next_buf_full1_carry__0_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[11]\,
      DI(2) => \req_buf_addr_reg_n_0_[10]\,
      DI(1) => \req_buf_addr_reg_n_0_[9]\,
      DI(0) => \req_buf_addr_reg_n_0_[8]\,
      O(3 downto 0) => next_buf_full2(11 downto 8),
      S(3) => \next_buf_full1_carry__0_i_15__0_n_0\,
      S(2) => \next_buf_full1_carry__0_i_16__0_n_0\,
      S(1) => \next_buf_full1_carry__0_i_17__0_n_0\,
      S(0) => \next_buf_full1_carry__0_i_18__0_n_0\
    );
\next_buf_full1_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[15]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(15),
      O => \next_buf_full1_carry__0_i_11__0_n_0\
    );
\next_buf_full1_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[14]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(14),
      O => \next_buf_full1_carry__0_i_12__0_n_0\
    );
\next_buf_full1_carry__0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[13]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(13),
      O => \next_buf_full1_carry__0_i_13__0_n_0\
    );
\next_buf_full1_carry__0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[12]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(12),
      O => \next_buf_full1_carry__0_i_14__0_n_0\
    );
\next_buf_full1_carry__0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[11]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(11),
      O => \next_buf_full1_carry__0_i_15__0_n_0\
    );
\next_buf_full1_carry__0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[10]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(10),
      O => \next_buf_full1_carry__0_i_16__0_n_0\
    );
\next_buf_full1_carry__0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[9]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(9),
      O => \next_buf_full1_carry__0_i_17__0_n_0\
    );
\next_buf_full1_carry__0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[8]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(8),
      O => \next_buf_full1_carry__0_i_18__0_n_0\
    );
\next_buf_full1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(15),
      I1 => next_buf_full2(15),
      I2 => next_buf_full20_in(14),
      I3 => next_buf_full2(14),
      O => \next_buf_full1_carry__0_i_1__0_n_0\
    );
\next_buf_full1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(13),
      I1 => next_buf_full2(13),
      I2 => next_buf_full20_in(12),
      I3 => next_buf_full2(12),
      O => \next_buf_full1_carry__0_i_2__0_n_0\
    );
\next_buf_full1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(11),
      I1 => next_buf_full2(11),
      I2 => next_buf_full20_in(10),
      I3 => next_buf_full2(10),
      O => \next_buf_full1_carry__0_i_3__0_n_0\
    );
\next_buf_full1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(9),
      I1 => next_buf_full2(9),
      I2 => next_buf_full20_in(8),
      I3 => next_buf_full2(8),
      O => \next_buf_full1_carry__0_i_4__0_n_0\
    );
\next_buf_full1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(15),
      I1 => next_buf_full20_in(15),
      I2 => next_buf_full2(14),
      I3 => next_buf_full20_in(14),
      O => \next_buf_full1_carry__0_i_5__0_n_0\
    );
\next_buf_full1_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(13),
      I1 => next_buf_full20_in(13),
      I2 => next_buf_full2(12),
      I3 => next_buf_full20_in(12),
      O => \next_buf_full1_carry__0_i_6__0_n_0\
    );
\next_buf_full1_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(11),
      I1 => next_buf_full20_in(11),
      I2 => next_buf_full2(10),
      I3 => next_buf_full20_in(10),
      O => \next_buf_full1_carry__0_i_7__0_n_0\
    );
\next_buf_full1_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(9),
      I1 => next_buf_full20_in(9),
      I2 => next_buf_full2(8),
      I3 => next_buf_full20_in(8),
      O => \next_buf_full1_carry__0_i_8__0_n_0\
    );
\next_buf_full1_carry__0_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_i_10__0_n_0\,
      CO(3) => \next_buf_full1_carry__0_i_9__0_n_0\,
      CO(2) => \next_buf_full1_carry__0_i_9__0_n_1\,
      CO(1) => \next_buf_full1_carry__0_i_9__0_n_2\,
      CO(0) => \next_buf_full1_carry__0_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[15]\,
      DI(2) => \req_buf_addr_reg_n_0_[14]\,
      DI(1) => \req_buf_addr_reg_n_0_[13]\,
      DI(0) => \req_buf_addr_reg_n_0_[12]\,
      O(3 downto 0) => next_buf_full2(15 downto 12),
      S(3) => \next_buf_full1_carry__0_i_11__0_n_0\,
      S(2) => \next_buf_full1_carry__0_i_12__0_n_0\,
      S(1) => \next_buf_full1_carry__0_i_13__0_n_0\,
      S(0) => \next_buf_full1_carry__0_i_14__0_n_0\
    );
\next_buf_full1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_n_0\,
      CO(3) => \next_buf_full1_carry__1_n_0\,
      CO(2) => \next_buf_full1_carry__1_n_1\,
      CO(1) => \next_buf_full1_carry__1_n_2\,
      CO(0) => \next_buf_full1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__1_i_1__0_n_0\,
      DI(2) => \next_buf_full1_carry__1_i_2__0_n_0\,
      DI(1) => \next_buf_full1_carry__1_i_3__0_n_0\,
      DI(0) => \next_buf_full1_carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__1_i_5__0_n_0\,
      S(2) => \next_buf_full1_carry__1_i_6__0_n_0\,
      S(1) => \next_buf_full1_carry__1_i_7__0_n_0\,
      S(0) => \next_buf_full1_carry__1_i_8__0_n_0\
    );
\next_buf_full1_carry__1_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_i_9__0_n_0\,
      CO(3) => \next_buf_full1_carry__1_i_10__0_n_0\,
      CO(2) => \next_buf_full1_carry__1_i_10__0_n_1\,
      CO(1) => \next_buf_full1_carry__1_i_10__0_n_2\,
      CO(0) => \next_buf_full1_carry__1_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \req_buf_addr_reg_n_0_[16]\,
      O(3 downto 0) => next_buf_full2(19 downto 16),
      S(3) => \req_buf_addr_reg_n_0_[19]\,
      S(2) => \req_buf_addr_reg_n_0_[18]\,
      S(1) => \req_buf_addr_reg_n_0_[17]\,
      S(0) => \next_buf_full1_carry__1_i_11__0_n_0\
    );
\next_buf_full1_carry__1_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[16]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(16),
      O => \next_buf_full1_carry__1_i_11__0_n_0\
    );
\next_buf_full1_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(23),
      I1 => next_buf_full2(23),
      I2 => next_buf_full20_in(22),
      I3 => next_buf_full2(22),
      O => \next_buf_full1_carry__1_i_1__0_n_0\
    );
\next_buf_full1_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(21),
      I1 => next_buf_full2(21),
      I2 => next_buf_full20_in(20),
      I3 => next_buf_full2(20),
      O => \next_buf_full1_carry__1_i_2__0_n_0\
    );
\next_buf_full1_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(19),
      I1 => next_buf_full2(19),
      I2 => next_buf_full20_in(18),
      I3 => next_buf_full2(18),
      O => \next_buf_full1_carry__1_i_3__0_n_0\
    );
\next_buf_full1_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(17),
      I1 => next_buf_full2(17),
      I2 => next_buf_full20_in(16),
      I3 => next_buf_full2(16),
      O => \next_buf_full1_carry__1_i_4__0_n_0\
    );
\next_buf_full1_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(23),
      I1 => next_buf_full20_in(23),
      I2 => next_buf_full2(22),
      I3 => next_buf_full20_in(22),
      O => \next_buf_full1_carry__1_i_5__0_n_0\
    );
\next_buf_full1_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(21),
      I1 => next_buf_full20_in(21),
      I2 => next_buf_full2(20),
      I3 => next_buf_full20_in(20),
      O => \next_buf_full1_carry__1_i_6__0_n_0\
    );
\next_buf_full1_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(19),
      I1 => next_buf_full20_in(19),
      I2 => next_buf_full2(18),
      I3 => next_buf_full20_in(18),
      O => \next_buf_full1_carry__1_i_7__0_n_0\
    );
\next_buf_full1_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(17),
      I1 => next_buf_full20_in(17),
      I2 => next_buf_full2(16),
      I3 => next_buf_full20_in(16),
      O => \next_buf_full1_carry__1_i_8__0_n_0\
    );
\next_buf_full1_carry__1_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_i_10__0_n_0\,
      CO(3) => \next_buf_full1_carry__1_i_9__0_n_0\,
      CO(2) => \next_buf_full1_carry__1_i_9__0_n_1\,
      CO(1) => \next_buf_full1_carry__1_i_9__0_n_2\,
      CO(0) => \next_buf_full1_carry__1_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(23 downto 20),
      S(3) => \req_buf_addr_reg_n_0_[23]\,
      S(2) => \req_buf_addr_reg_n_0_[22]\,
      S(1) => \req_buf_addr_reg_n_0_[21]\,
      S(0) => \req_buf_addr_reg_n_0_[20]\
    );
\next_buf_full1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_n_0\,
      CO(3) => next_buf_full1,
      CO(2) => \next_buf_full1_carry__2_n_1\,
      CO(1) => \next_buf_full1_carry__2_n_2\,
      CO(0) => \next_buf_full1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__2_i_1__0_n_0\,
      DI(2) => \next_buf_full1_carry__2_i_2__0_n_0\,
      DI(1) => \next_buf_full1_carry__2_i_3__0_n_0\,
      DI(0) => \next_buf_full1_carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__2_i_5__0_n_0\,
      S(2) => \next_buf_full1_carry__2_i_6__0_n_0\,
      S(1) => \next_buf_full1_carry__2_i_7__0_n_0\,
      S(0) => \next_buf_full1_carry__2_i_8__0_n_0\
    );
\next_buf_full1_carry__2_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_i_9__0_n_0\,
      CO(3) => \next_buf_full1_carry__2_i_10__0_n_0\,
      CO(2) => \next_buf_full1_carry__2_i_10__0_n_1\,
      CO(1) => \next_buf_full1_carry__2_i_10__0_n_2\,
      CO(0) => \next_buf_full1_carry__2_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(27 downto 24),
      S(3) => \req_buf_addr_reg_n_0_[27]\,
      S(2) => \req_buf_addr_reg_n_0_[26]\,
      S(1) => \req_buf_addr_reg_n_0_[25]\,
      S(0) => \req_buf_addr_reg_n_0_[24]\
    );
\next_buf_full1_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(31),
      I1 => next_buf_full2(31),
      I2 => next_buf_full20_in(30),
      I3 => next_buf_full2(30),
      O => \next_buf_full1_carry__2_i_1__0_n_0\
    );
\next_buf_full1_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(29),
      I1 => next_buf_full2(29),
      I2 => next_buf_full20_in(28),
      I3 => next_buf_full2(28),
      O => \next_buf_full1_carry__2_i_2__0_n_0\
    );
\next_buf_full1_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(27),
      I1 => next_buf_full2(27),
      I2 => next_buf_full20_in(26),
      I3 => next_buf_full2(26),
      O => \next_buf_full1_carry__2_i_3__0_n_0\
    );
\next_buf_full1_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(25),
      I1 => next_buf_full2(25),
      I2 => next_buf_full20_in(24),
      I3 => next_buf_full2(24),
      O => \next_buf_full1_carry__2_i_4__0_n_0\
    );
\next_buf_full1_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(31),
      I1 => next_buf_full20_in(31),
      I2 => next_buf_full2(30),
      I3 => next_buf_full20_in(30),
      O => \next_buf_full1_carry__2_i_5__0_n_0\
    );
\next_buf_full1_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(29),
      I1 => next_buf_full20_in(29),
      I2 => next_buf_full2(28),
      I3 => next_buf_full20_in(28),
      O => \next_buf_full1_carry__2_i_6__0_n_0\
    );
\next_buf_full1_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(27),
      I1 => next_buf_full20_in(27),
      I2 => next_buf_full2(26),
      I3 => next_buf_full20_in(26),
      O => \next_buf_full1_carry__2_i_7__0_n_0\
    );
\next_buf_full1_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(25),
      I1 => next_buf_full20_in(25),
      I2 => next_buf_full2(24),
      I3 => next_buf_full20_in(24),
      O => \next_buf_full1_carry__2_i_8__0_n_0\
    );
\next_buf_full1_carry__2_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__2_i_10__0_n_0\,
      CO(3) => \NLW_next_buf_full1_carry__2_i_9__0_CO_UNCONNECTED\(3),
      CO(2) => \next_buf_full1_carry__2_i_9__0_n_1\,
      CO(1) => \next_buf_full1_carry__2_i_9__0_n_2\,
      CO(0) => \next_buf_full1_carry__2_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(31 downto 28),
      S(3) => \req_buf_addr_reg_n_0_[31]\,
      S(2) => \req_buf_addr_reg_n_0_[30]\,
      S(1) => \req_buf_addr_reg_n_0_[29]\,
      S(0) => \req_buf_addr_reg_n_0_[28]\
    );
\next_buf_full1_carry_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_buf_full1_carry_i_10__0_n_0\,
      CO(2) => \next_buf_full1_carry_i_10__0_n_1\,
      CO(1) => \next_buf_full1_carry_i_10__0_n_2\,
      CO(0) => \next_buf_full1_carry_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[3]\,
      DI(2) => \req_buf_addr_reg_n_0_[2]\,
      DI(1) => \req_buf_addr_reg_n_0_[1]\,
      DI(0) => \req_buf_addr_reg_n_0_[0]\,
      O(3 downto 0) => next_buf_full2(3 downto 0),
      S(3) => \next_buf_full1_carry_i_15__0_n_0\,
      S(2) => \next_buf_full1_carry_i_16__0_n_0\,
      S(1) => \next_buf_full1_carry_i_17__0_n_0\,
      S(0) => \next_buf_full1_carry_i_18__0_n_0\
    );
\next_buf_full1_carry_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[7]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(7),
      O => \next_buf_full1_carry_i_11__0_n_0\
    );
\next_buf_full1_carry_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[6]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(6),
      O => \next_buf_full1_carry_i_12__0_n_0\
    );
\next_buf_full1_carry_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[5]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(5),
      O => \next_buf_full1_carry_i_13__0_n_0\
    );
\next_buf_full1_carry_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[4]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(4),
      O => \next_buf_full1_carry_i_14__0_n_0\
    );
\next_buf_full1_carry_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[3]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(3),
      O => \next_buf_full1_carry_i_15__0_n_0\
    );
\next_buf_full1_carry_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[2]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(2),
      O => \next_buf_full1_carry_i_16__0_n_0\
    );
\next_buf_full1_carry_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[1]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(1),
      O => \next_buf_full1_carry_i_17__0_n_0\
    );
\next_buf_full1_carry_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[0]\,
      I1 => \next_buf_full1_carry__1_i_10__0_0\(0),
      O => \next_buf_full1_carry_i_18__0_n_0\
    );
\next_buf_full1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(7),
      I1 => next_buf_full2(7),
      I2 => next_buf_full20_in(6),
      I3 => next_buf_full2(6),
      O => \next_buf_full1_carry_i_1__0_n_0\
    );
\next_buf_full1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(5),
      I1 => next_buf_full2(5),
      I2 => \^req_addr_reg[31]_0\(4),
      I3 => next_buf_full2(4),
      O => \next_buf_full1_carry_i_2__0_n_0\
    );
\next_buf_full1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(3),
      I1 => next_buf_full2(3),
      I2 => \^req_addr_reg[31]_0\(2),
      I3 => next_buf_full2(2),
      O => \next_buf_full1_carry_i_3__0_n_0\
    );
\next_buf_full1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(1),
      I1 => next_buf_full2(1),
      I2 => \^req_addr_reg[31]_0\(0),
      I3 => next_buf_full2(0),
      O => \next_buf_full1_carry_i_4__0_n_0\
    );
\next_buf_full1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(7),
      I1 => next_buf_full20_in(7),
      I2 => next_buf_full2(6),
      I3 => next_buf_full20_in(6),
      O => \next_buf_full1_carry_i_5__0_n_0\
    );
\next_buf_full1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(5),
      I1 => \^req_addr_reg[31]_0\(5),
      I2 => next_buf_full2(4),
      I3 => \^req_addr_reg[31]_0\(4),
      O => \next_buf_full1_carry_i_6__0_n_0\
    );
\next_buf_full1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(3),
      I1 => \^req_addr_reg[31]_0\(3),
      I2 => next_buf_full2(2),
      I3 => \^req_addr_reg[31]_0\(2),
      O => \next_buf_full1_carry_i_7__0_n_0\
    );
\next_buf_full1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(1),
      I1 => \^req_addr_reg[31]_0\(1),
      I2 => next_buf_full2(0),
      I3 => \^req_addr_reg[31]_0\(0),
      O => \next_buf_full1_carry_i_8__0_n_0\
    );
\next_buf_full1_carry_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry_i_10__0_n_0\,
      CO(3) => \next_buf_full1_carry_i_9__0_n_0\,
      CO(2) => \next_buf_full1_carry_i_9__0_n_1\,
      CO(1) => \next_buf_full1_carry_i_9__0_n_2\,
      CO(0) => \next_buf_full1_carry_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[7]\,
      DI(2) => \req_buf_addr_reg_n_0_[6]\,
      DI(1) => \req_buf_addr_reg_n_0_[5]\,
      DI(0) => \req_buf_addr_reg_n_0_[4]\,
      O(3 downto 0) => next_buf_full2(7 downto 4),
      S(3) => \next_buf_full1_carry_i_11__0_n_0\,
      S(2) => \next_buf_full1_carry_i_12__0_n_0\,
      S(1) => \next_buf_full1_carry_i_13__0_n_0\,
      S(0) => \next_buf_full1_carry_i_14__0_n_0\
    );
\next_buf_full2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_buf_full2_inferred__0/i__carry_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^req_addr_reg[31]_0\(7),
      DI(0) => '0',
      O(3 downto 0) => next_buf_full20_in(9 downto 6),
      S(3 downto 2) => \^req_addr_reg[31]_0\(9 downto 8),
      S(1) => \i__carry_i_1__10_n_0\,
      S(0) => \^req_addr_reg[31]_0\(6)
    );
\next_buf_full2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__0_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__0_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__0_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(13 downto 10),
      S(3 downto 0) => \^req_addr_reg[31]_0\(13 downto 10)
    );
\next_buf_full2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__0_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__1_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__1_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__1_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(17 downto 14),
      S(3 downto 0) => \^req_addr_reg[31]_0\(17 downto 14)
    );
\next_buf_full2_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__1_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__2_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__2_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__2_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(21 downto 18),
      S(3 downto 0) => \^req_addr_reg[31]_0\(21 downto 18)
    );
\next_buf_full2_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__2_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__3_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__3_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__3_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(25 downto 22),
      S(3 downto 0) => \^req_addr_reg[31]_0\(25 downto 22)
    );
\next_buf_full2_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__3_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__4_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__4_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__4_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(29 downto 26),
      S(3 downto 0) => \^req_addr_reg[31]_0\(29 downto 26)
    );
\next_buf_full2_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__4_n_0\,
      CO(3 downto 1) => \NLW_next_buf_full2_inferred__0/i__carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \next_buf_full2_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_next_buf_full2_inferred__0/i__carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => next_buf_full20_in(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^req_addr_reg[31]_0\(31 downto 30)
    );
\next_buf_full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101110"
    )
        port map (
      I0 => buf1_full_i_2_n_0,
      I1 => cfg_dma_ctrl_reg(2),
      I2 => \^next_buf_full_reg_0\,
      I3 => next_buf_full1,
      I4 => \req_buf_addr[31]_i_4__0_n_0\,
      I5 => cfg_dma_ctrl_reg(3),
      O => \next_buf_full_i_1__0_n_0\
    );
next_buf_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \next_buf_full_i_1__0_n_0\,
      Q => \^next_buf_full_reg_0\,
      R => '0'
    );
\reg_ctrl[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => bram_wrdata_a(0),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(7),
      O => \reg_ctrl[0]_i_1__0_n_0\
    );
\reg_ctrl[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => bram_wrdata_a(1),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(7),
      O => \reg_ctrl[1]_i_1__0_n_0\
    );
\reg_ctrl[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => bram_wrdata_a(2),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => \^s_axi_reg_araddr[7]\,
      I4 => \reg_ctrl[3]_i_2__0_n_0\,
      I5 => cfg_dma_ctrl_reg(2),
      O => \reg_ctrl[2]_i_1__0_n_0\
    );
\reg_ctrl[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^s_axi_reg_araddr[7]\,
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \reg_ctrl[31]_i_3_n_0\,
      I3 => \reg_ctrl_reg[31]_0\,
      I4 => bram_addr_a(0),
      I5 => bram_addr_a(5),
      O => reg_ctrl122_out
    );
\reg_ctrl[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(1),
      O => \^s_axi_reg_araddr[7]\
    );
\reg_ctrl[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(6),
      O => \reg_ctrl[31]_i_3_n_0\
    );
\reg_ctrl[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => bram_wrdata_a(3),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => \^s_axi_reg_araddr[7]\,
      I4 => \reg_ctrl[3]_i_2__0_n_0\,
      I5 => cfg_dma_ctrl_reg(3),
      O => \reg_ctrl[3]_i_1__0_n_0\
    );
\reg_ctrl[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^state_cs_reg[1]_0\,
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[0]_1\,
      O => \reg_ctrl[3]_i_2__0_n_0\
    );
\reg_ctrl[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => bram_wrdata_a(4),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(7),
      O => \reg_ctrl[4]_i_1__0_n_0\
    );
\reg_ctrl[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => bram_wrdata_a(8),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(7),
      O => \reg_ctrl[8]_i_1__0_n_0\
    );
\reg_ctrl[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => bram_wrdata_a(9),
      I1 => \reg_ctrl[9]_i_2__0_n_0\,
      I2 => \^s_axi_reg_araddr[3]\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(7),
      O => \reg_ctrl[9]_i_1__0_n_0\
    );
\reg_ctrl[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(2),
      I3 => bram_addr_a(4),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(6),
      O => \reg_ctrl[9]_i_2__0_n_0\
    );
\reg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[0]_i_1__0_n_0\,
      Q => \^reg_ctrl_reg[0]_0\,
      R => clear
    );
\reg_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(10),
      Q => cfg_dma_ctrl_reg(10),
      R => clear
    );
\reg_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(11),
      Q => cfg_dma_ctrl_reg(11),
      R => clear
    );
\reg_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(12),
      Q => cfg_dma_ctrl_reg(12),
      R => clear
    );
\reg_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(13),
      Q => cfg_dma_ctrl_reg(13),
      R => clear
    );
\reg_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(14),
      Q => cfg_dma_ctrl_reg(14),
      R => clear
    );
\reg_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(15),
      Q => cfg_dma_ctrl_reg(15),
      R => clear
    );
\reg_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(16),
      Q => cfg_dma_ctrl_reg(16),
      R => clear
    );
\reg_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(17),
      Q => cfg_dma_ctrl_reg(17),
      R => clear
    );
\reg_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(18),
      Q => cfg_dma_ctrl_reg(18),
      R => clear
    );
\reg_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(19),
      Q => cfg_dma_ctrl_reg(19),
      R => clear
    );
\reg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[1]_i_1__0_n_0\,
      Q => cfg_dma_ctrl_reg(1),
      R => clear
    );
\reg_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(20),
      Q => cfg_dma_ctrl_reg(20),
      R => clear
    );
\reg_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(21),
      Q => cfg_dma_ctrl_reg(21),
      R => clear
    );
\reg_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(22),
      Q => cfg_dma_ctrl_reg(22),
      R => clear
    );
\reg_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(23),
      Q => cfg_dma_ctrl_reg(23),
      R => clear
    );
\reg_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(24),
      Q => cfg_dma_ctrl_reg(24),
      R => clear
    );
\reg_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(25),
      Q => cfg_dma_ctrl_reg(25),
      R => clear
    );
\reg_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(26),
      Q => cfg_dma_ctrl_reg(26),
      R => clear
    );
\reg_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(27),
      Q => cfg_dma_ctrl_reg(27),
      R => clear
    );
\reg_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(28),
      Q => cfg_dma_ctrl_reg(28),
      R => clear
    );
\reg_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(29),
      Q => cfg_dma_ctrl_reg(29),
      R => clear
    );
\reg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[2]_i_1__0_n_0\,
      Q => cfg_dma_ctrl_reg(2),
      R => clear
    );
\reg_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(30),
      Q => cfg_dma_ctrl_reg(30),
      R => clear
    );
\reg_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(31),
      Q => cfg_dma_ctrl_reg(31),
      R => clear
    );
\reg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[3]_i_1__0_n_0\,
      Q => cfg_dma_ctrl_reg(3),
      R => clear
    );
\reg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[4]_i_1__0_n_0\,
      Q => cfg_dma_ctrl_reg(4),
      R => clear
    );
\reg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(5),
      Q => cfg_dma_ctrl_reg(5),
      R => clear
    );
\reg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(6),
      Q => cfg_dma_ctrl_reg(6),
      R => clear
    );
\reg_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => reg_ctrl122_out,
      D => bram_wrdata_a(7),
      Q => cfg_dma_ctrl_reg(7),
      R => clear
    );
\reg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[8]_i_1__0_n_0\,
      Q => \^reg_ctrl_reg[9]_0\(0),
      R => clear
    );
\reg_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \reg_ctrl[9]_i_1__0_n_0\,
      Q => \^reg_ctrl_reg[9]_0\(1),
      R => clear
    );
\reg_rd_data[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => \req_buf_addr_reg[31]_1\(0),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \req_buf_addr_reg[31]_0\(0),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      I5 => \next_buf_full1_carry__1_i_10__0_0\(0),
      O => \reg_rd_data[0]_i_10__0_n_0\
    );
\reg_rd_data[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => \reg_rd_data_reg[2]_0\,
      I1 => \^req_addr_reg[31]_0\(0),
      I2 => \reg_rd_data[0]_i_5__0_0\,
      I3 => \reg_rd_data[17]_i_5__0_0\(0),
      O => \reg_rd_data[0]_i_11__0_n_0\
    );
\reg_rd_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DFF0C1D1D0C0C"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[0]\,
      I3 => \reg_rd_data_reg[0]_0\,
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data_reg[2]_0\,
      O => D(0)
    );
\reg_rd_data[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_rd_data[0]_i_9__0_n_0\,
      I1 => \reg_rd_data[0]_i_10__0_n_0\,
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => \reg_rd_data[0]_i_11__0_n_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data_reg[0]_i_2__0_0\,
      O => \reg_rd_data[0]_i_5__0_n_0\
    );
\reg_rd_data[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(0),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(0),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \reg_rd_data[0]_i_5__0_1\,
      I4 => \reg_rd_data[0]_i_5__0_0\,
      I5 => \^reg_ctrl_reg[0]_0\,
      O => \reg_rd_data[0]_i_9__0_n_0\
    );
\reg_rd_data[10]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(10),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(10),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(10),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[10]_i_12__0_n_0\
    );
\reg_rd_data[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(7),
      I1 => buf1_ms_lvl(7),
      O => \reg_rd_data[10]_i_17_n_0\
    );
\reg_rd_data[10]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(6),
      I1 => buf1_ms_lvl(6),
      O => \reg_rd_data[10]_i_18__0_n_0\
    );
\reg_rd_data[10]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(5),
      I1 => buf1_ms_lvl(5),
      O => \reg_rd_data[10]_i_19__0_n_0\
    );
\reg_rd_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEAAAAEEFE"
    )
        port map (
      I0 => \reg_rd_data_reg[10]\,
      I1 => \reg_rd_data[10]_i_3__0_n_0\,
      I2 => \reg_rd_data_reg[8]\,
      I3 => \reg_rd_data_reg[10]_0\,
      I4 => \reg_rd_data_reg[31]\,
      I5 => \reg_rd_data_reg[10]_1\,
      O => D(6)
    );
\reg_rd_data[10]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(4),
      I1 => buf1_ms_lvl(4),
      O => \reg_rd_data[10]_i_20__0_n_0\
    );
\reg_rd_data[10]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(9),
      I1 => buf1_ms_lvl(9),
      O => \reg_rd_data[10]_i_21__0_n_0\
    );
\reg_rd_data[10]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(8),
      I1 => buf1_ms_lvl(8),
      O => \reg_rd_data[10]_i_22__0_n_0\
    );
\reg_rd_data[10]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(7),
      I1 => buf2_ms_lvl(7),
      O => \reg_rd_data[10]_i_23__0_n_0\
    );
\reg_rd_data[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(6),
      I1 => buf2_ms_lvl(6),
      O => \reg_rd_data[10]_i_24_n_0\
    );
\reg_rd_data[10]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(5),
      I1 => buf2_ms_lvl(5),
      O => \reg_rd_data[10]_i_25__0_n_0\
    );
\reg_rd_data[10]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(4),
      I1 => buf2_ms_lvl(4),
      O => \reg_rd_data[10]_i_26__0_n_0\
    );
\reg_rd_data[10]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(9),
      I1 => buf2_ms_lvl(9),
      O => \reg_rd_data[10]_i_27__0_n_0\
    );
\reg_rd_data[10]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(8),
      I1 => buf2_ms_lvl(8),
      O => \reg_rd_data[10]_i_28__0_n_0\
    );
\reg_rd_data[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[10]_2\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data[10]_i_7__0_n_0\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[10]_i_8__0_n_0\,
      I5 => \reg_rd_data_reg[4]\,
      O => \reg_rd_data[10]_i_3__0_n_0\
    );
\reg_rd_data[10]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[10]_i_3__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(10),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(10),
      O => \reg_rd_data[10]_i_7__0_n_0\
    );
\reg_rd_data[11]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(11),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(11),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(11),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[11]_i_11__0_n_0\
    );
\reg_rd_data[11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[11]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(11),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(11),
      O => \reg_rd_data[11]_i_9__0_n_0\
    );
\reg_rd_data[12]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(12),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(12),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(12),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[12]_i_11__0_n_0\
    );
\reg_rd_data[12]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[12]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(12),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(12),
      O => \reg_rd_data[12]_i_9__0_n_0\
    );
\reg_rd_data[13]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(13),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(13),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(13),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[13]_i_11__0_n_0\
    );
\reg_rd_data[13]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[13]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(13),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(13),
      O => \reg_rd_data[13]_i_9__0_n_0\
    );
\reg_rd_data[14]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(14),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(14),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(14),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[14]_i_11__0_n_0\
    );
\reg_rd_data[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[14]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(14),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(14),
      O => \reg_rd_data[14]_i_9__0_n_0\
    );
\reg_rd_data[15]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(15),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(15),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(15),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[15]_i_13__0_n_0\
    );
\reg_rd_data[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[15]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data[15]_i_8__0_n_0\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[15]_i_9__0_n_0\,
      I5 => \reg_rd_data_reg[4]\,
      O => \cfg_filt_coeff_bb_reg[15]\
    );
\reg_rd_data[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[15]_i_4__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(15),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(15),
      O => \reg_rd_data[15]_i_8__0_n_0\
    );
\reg_rd_data[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(16),
      I1 => \reg_rd_data[0]_i_5__0_0\,
      I2 => \reg_rd_data[17]_i_5__0_0\(16),
      O => \reg_rd_data[16]_i_12_n_0\
    );
\reg_rd_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30AA00AA"
    )
        port map (
      I0 => \reg_rd_data[16]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[16]\,
      I2 => \reg_rd_data_reg[16]_0\,
      I3 => \reg_rd_data_reg[31]\,
      I4 => \reg_rd_data_reg[16]_1\(0),
      I5 => \reg_rd_data_reg[16]_2\,
      O => D(7)
    );
\reg_rd_data[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[16]_3\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[16]_i_7__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[16]_i_8__0_n_0\,
      O => \reg_rd_data[16]_i_2__0_n_0\
    );
\reg_rd_data[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(16),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(16),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[16]_i_2__0_2\,
      O => \reg_rd_data[16]_i_7__0_n_0\
    );
\reg_rd_data[16]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \reg_rd_data[16]_i_2__0_0\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data[16]_i_2__0_1\,
      I3 => \reg_rd_data_reg[2]_0\,
      I4 => \reg_rd_data[16]_i_12_n_0\,
      O => \reg_rd_data[16]_i_8__0_n_0\
    );
\reg_rd_data[17]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[17]_i_8__0_n_0\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data[17]_i_9__0_n_0\,
      I3 => \reg_rd_data_reg[17]\,
      I4 => \reg_rd_data_reg[17]_1\,
      O => \reg_ctrl_reg[17]_0\
    );
\reg_rd_data[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(17),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(17),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[17]_i_5__0_2\,
      O => \reg_rd_data[17]_i_8__0_n_0\
    );
\reg_rd_data[17]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[17]_i_5__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(17),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(17),
      O => \reg_rd_data[17]_i_9__0_n_0\
    );
\reg_rd_data[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[18]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(0),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(0),
      O => D(8)
    );
\reg_rd_data[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[18]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[18]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[18]_i_5__0_n_0\,
      O => \reg_rd_data[18]_i_2__0_n_0\
    );
\reg_rd_data[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(18),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(18),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[18]_i_2__0_0\,
      O => \reg_rd_data[18]_i_4__0_n_0\
    );
\reg_rd_data[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[18]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(18),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[18]_i_2__0_2\,
      O => \reg_rd_data[18]_i_5__0_n_0\
    );
\reg_rd_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[19]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(1),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(1),
      O => D(9)
    );
\reg_rd_data[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[19]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[19]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[19]_i_5__0_n_0\,
      O => \reg_rd_data[19]_i_2__0_n_0\
    );
\reg_rd_data[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(19),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(19),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[19]_i_2__0_0\,
      O => \reg_rd_data[19]_i_4__0_n_0\
    );
\reg_rd_data[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[19]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(19),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[19]_i_2__0_2\,
      O => \reg_rd_data[19]_i_5__0_n_0\
    );
\reg_rd_data[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \reg_rd_data[17]_i_5__0_0\(1),
      I1 => \reg_rd_data_reg[2]_i_13_0\,
      I2 => \^req_addr_reg[31]_0\(1),
      I3 => \reg_rd_data_reg[2]_0\,
      O => \reg_rd_data[1]_i_10__0_n_0\
    );
\reg_rd_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_rd_data[1]_i_8__0_n_0\,
      I1 => \reg_rd_data[1]_i_9__0_n_0\,
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => \reg_rd_data[1]_i_10__0_n_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[1]_i_2__0\,
      O => \cfg_calib_offset_reg[1]\
    );
\reg_rd_data[1]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(1),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(1),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(1),
      I4 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[1]_i_8__0_n_0\
    );
\reg_rd_data[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(1),
      I1 => \req_buf_addr_reg[31]_1\(1),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \req_buf_addr_reg[31]_0\(1),
      I4 => \reg_rd_data_reg[2]_i_13_0\,
      I5 => \next_buf_full1_carry__1_i_10__0_0\(1),
      O => \reg_rd_data[1]_i_9__0_n_0\
    );
\reg_rd_data[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[20]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(2),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(2),
      O => D(10)
    );
\reg_rd_data[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B800FFB8B8"
    )
        port map (
      I0 => \reg_rd_data[20]_i_3__0_n_0\,
      I1 => \reg_rd_data_reg[17]_0\,
      I2 => \reg_rd_data[20]_i_4__0_n_0\,
      I3 => \reg_rd_data_reg[20]\,
      I4 => \reg_rd_data_reg[4]\,
      I5 => \reg_rd_data_reg[17]\,
      O => \reg_rd_data[20]_i_2__0_n_0\
    );
\reg_rd_data[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03003B3B03000808"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(20),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[2]_i_13_0\,
      I3 => \req_buf_addr_reg[31]_1\(20),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[20]_i_2__0_0\,
      O => \reg_rd_data[20]_i_3__0_n_0\
    );
\reg_rd_data[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[20]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(20),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[20]_i_2__0_2\,
      O => \reg_rd_data[20]_i_4__0_n_0\
    );
\reg_rd_data[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[21]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(3),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(3),
      O => D(11)
    );
\reg_rd_data[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[21]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[21]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[21]_i_5__0_n_0\,
      O => \reg_rd_data[21]_i_2__0_n_0\
    );
\reg_rd_data[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(21),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(21),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[21]_i_2__0_0\,
      O => \reg_rd_data[21]_i_4__0_n_0\
    );
\reg_rd_data[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[21]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(21),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[21]_i_2__0_2\,
      O => \reg_rd_data[21]_i_5__0_n_0\
    );
\reg_rd_data[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[22]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(4),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(4),
      O => D(12)
    );
\reg_rd_data[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[22]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[22]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[22]_i_5__0_n_0\,
      O => \reg_rd_data[22]_i_2__0_n_0\
    );
\reg_rd_data[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(22),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(22),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[22]_i_2__0_2\,
      O => \reg_rd_data[22]_i_4__0_n_0\
    );
\reg_rd_data[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[22]_i_2__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(22),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[22]_i_2__0_1\,
      O => \reg_rd_data[22]_i_5__0_n_0\
    );
\reg_rd_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[23]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(5),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(5),
      O => D(13)
    );
\reg_rd_data[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[23]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[23]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[23]_i_5__0_n_0\,
      O => \reg_rd_data[23]_i_2__0_n_0\
    );
\reg_rd_data[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03003B3B03000808"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(23),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[2]_i_13_0\,
      I3 => \req_buf_addr_reg[31]_1\(23),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[23]_i_2__0_0\,
      O => \reg_rd_data[23]_i_4__0_n_0\
    );
\reg_rd_data[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[23]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(23),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[23]_i_2__0_2\,
      O => \reg_rd_data[23]_i_5__0_n_0\
    );
\reg_rd_data[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[24]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(6),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(6),
      O => D(14)
    );
\reg_rd_data[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[24]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[24]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[24]_i_5__0_n_0\,
      O => \reg_rd_data[24]_i_2__0_n_0\
    );
\reg_rd_data[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(24),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(24),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[24]_i_2__0_0\,
      O => \reg_rd_data[24]_i_4__0_n_0\
    );
\reg_rd_data[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \reg_rd_data[24]_i_2__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(24),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data[24]_i_2__0_2\,
      O => \reg_rd_data[24]_i_5__0_n_0\
    );
\reg_rd_data[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[25]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(7),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(7),
      O => D(15)
    );
\reg_rd_data[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[25]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[25]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[25]_i_5__0_n_0\,
      O => \reg_rd_data[25]_i_2__0_n_0\
    );
\reg_rd_data[25]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(25),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(25),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[25]_i_2__0_1\,
      O => \reg_rd_data[25]_i_4__0_n_0\
    );
\reg_rd_data[25]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[25]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(25),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(0),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[25]_i_5__0_n_0\
    );
\reg_rd_data[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[26]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(8),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(8),
      O => D(16)
    );
\reg_rd_data[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[26]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[26]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[26]_i_5__0_n_0\,
      O => \reg_rd_data[26]_i_2__0_n_0\
    );
\reg_rd_data[26]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(26),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(26),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[26]_i_2__0_1\,
      O => \reg_rd_data[26]_i_4__0_n_0\
    );
\reg_rd_data[26]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[26]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(26),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(1),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[26]_i_5__0_n_0\
    );
\reg_rd_data[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[27]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(9),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(9),
      O => D(17)
    );
\reg_rd_data[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[27]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[27]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[27]_i_5__0_n_0\,
      O => \reg_rd_data[27]_i_2__0_n_0\
    );
\reg_rd_data[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(27),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(27),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[27]_i_2__0_1\,
      O => \reg_rd_data[27]_i_4__0_n_0\
    );
\reg_rd_data[27]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[27]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(27),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(2),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[27]_i_5__0_n_0\
    );
\reg_rd_data[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[28]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(10),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(10),
      O => D(18)
    );
\reg_rd_data[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[28]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[28]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[28]_i_5__0_n_0\,
      O => \reg_rd_data[28]_i_2__0_n_0\
    );
\reg_rd_data[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(28),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(28),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[28]_i_2__0_1\,
      O => \reg_rd_data[28]_i_4__0_n_0\
    );
\reg_rd_data[28]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[28]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(28),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(3),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[28]_i_5__0_n_0\
    );
\reg_rd_data[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[29]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(11),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(11),
      O => D(19)
    );
\reg_rd_data[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[29]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[29]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[29]_i_5__0_n_0\,
      O => \reg_rd_data[29]_i_2__0_n_0\
    );
\reg_rd_data[29]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(29),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(29),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[29]_i_2__0_1\,
      O => \reg_rd_data[29]_i_4__0_n_0\
    );
\reg_rd_data[29]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[29]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(29),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(4),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[29]_i_5__0_n_0\
    );
\reg_rd_data[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(2),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(2),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => cfg_dma_ctrl_reg(2),
      O => \reg_rd_data[2]_i_11__0_n_0\
    );
\reg_rd_data[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dma_sts_reg(2),
      I1 => \req_buf_addr_reg[31]_1\(2),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \req_buf_addr_reg[31]_0\(2),
      I4 => \reg_rd_data_reg[2]_i_13_0\,
      I5 => \next_buf_full1_carry__1_i_10__0_0\(2),
      O => \reg_rd_data[2]_i_12__0_n_0\
    );
\reg_rd_data[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(2),
      I1 => \reg_rd_data_reg[2]_i_13_0\,
      I2 => \reg_rd_data[17]_i_5__0_0\(2),
      O => \reg_rd_data[2]_i_18_n_0\
    );
\reg_rd_data[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF0047470000"
    )
        port map (
      I0 => \reg_rd_data_reg[2]_1\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[2]_i_3__0_n_0\,
      I3 => \reg_rd_data_reg[2]_0\,
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data_reg[2]_2\,
      O => D(1)
    );
\reg_rd_data[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_rd_data[2]_i_11__0_n_0\,
      I1 => \reg_rd_data[2]_i_12__0_n_0\,
      I2 => \reg_rd_data_reg[17]_0\,
      I3 => \reg_rd_data_reg[2]_i_13_n_0\,
      I4 => \reg_rd_data_reg[17]\,
      I5 => \reg_rd_data_reg[2]_i_3__0_0\,
      O => \reg_rd_data[2]_i_7__0_n_0\
    );
\reg_rd_data[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[30]_i_2__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(12),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(12),
      O => D(20)
    );
\reg_rd_data[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \reg_rd_data_reg[30]\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[30]_i_4__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[30]_i_5__0_n_0\,
      O => \reg_rd_data[30]_i_2__0_n_0\
    );
\reg_rd_data[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(30),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(30),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[30]_i_2__0_1\,
      O => \reg_rd_data[30]_i_4__0_n_0\
    );
\reg_rd_data[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[30]_i_2__0_0\,
      I1 => \^req_addr_reg[31]_0\(30),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(5),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[30]_i_5__0_n_0\
    );
\reg_rd_data[31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A00F00"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3__0_0\,
      I1 => \^req_addr_reg[31]_0\(31),
      I2 => \reg_rd_data_reg[17]\,
      I3 => intr_cnt_reg(6),
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data_reg[2]_i_13_0\,
      O => \reg_rd_data[31]_i_10__0_n_0\
    );
\reg_rd_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[31]_i_3__0_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(13),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(13),
      O => D(21)
    );
\reg_rd_data[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => \reg_rd_data_reg[31]_2\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data[31]_i_9__0_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data[31]_i_10__0_n_0\,
      O => \reg_rd_data[31]_i_3__0_n_0\
    );
\reg_rd_data[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(31),
      I1 => \reg_rd_data_reg[17]\,
      I2 => \req_buf_addr_reg[31]_1\(31),
      I3 => \reg_rd_data_reg[2]_i_13_0\,
      I4 => \reg_rd_data_reg[2]_0\,
      I5 => \reg_rd_data[31]_i_3__0_1\,
      O => \reg_rd_data[31]_i_9__0_n_0\
    );
\reg_rd_data[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(3),
      I1 => \req_buf_addr_reg[31]_1\(3),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \req_buf_addr_reg[31]_0\(3),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      I5 => \next_buf_full1_carry__1_i_10__0_0\(3),
      O => \reg_rd_data[3]_i_15__0_n_0\
    );
\reg_rd_data[3]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(3),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(3),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(3),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[3]_i_16__0_n_0\
    );
\reg_rd_data[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(3),
      I1 => buf1_ms_lvl(3),
      O => \reg_rd_data[3]_i_19_n_0\
    );
\reg_rd_data[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD000D00"
    )
        port map (
      I0 => \reg_rd_data[3]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[3]_0\,
      I2 => \reg_rd_data_reg[31]\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \reg_rd_data_reg[3]_1\,
      I5 => \reg_rd_data_reg[3]_2\,
      O => D(2)
    );
\reg_rd_data[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(2),
      I1 => buf1_ms_lvl(2),
      O => \reg_rd_data[3]_i_20_n_0\
    );
\reg_rd_data[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(1),
      I1 => buf1_ms_lvl(1),
      O => \reg_rd_data[3]_i_21_n_0\
    );
\reg_rd_data[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(0),
      I1 => buf1_ms_lvl(0),
      O => \reg_rd_data[3]_i_22_n_0\
    );
\reg_rd_data[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(3),
      I1 => buf2_ms_lvl(3),
      O => \reg_rd_data[3]_i_23_n_0\
    );
\reg_rd_data[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(2),
      I1 => buf2_ms_lvl(2),
      O => \reg_rd_data[3]_i_24_n_0\
    );
\reg_rd_data[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(1),
      I1 => buf2_ms_lvl(1),
      O => \reg_rd_data[3]_i_25_n_0\
    );
\reg_rd_data[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(0),
      I1 => buf2_ms_lvl(0),
      O => \reg_rd_data[3]_i_26_n_0\
    );
\reg_rd_data[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => \reg_rd_data_reg[4]\,
      I1 => \reg_rd_data_reg[3]\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data[3]_i_8_n_0\,
      I4 => \reg_rd_data_reg[17]_0\,
      I5 => \reg_rd_data_reg[3]_i_9__0_n_0\,
      O => \reg_rd_data[3]_i_2__0_n_0\
    );
\reg_rd_data[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[3]_i_2__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(3),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(3),
      O => \reg_rd_data[3]_i_8_n_0\
    );
\reg_rd_data[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[4]_i_6__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(4),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(4),
      O => \reg_rd_data[4]_i_11__0_n_0\
    );
\reg_rd_data[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => \req_buf_addr_reg[31]_1\(4),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \req_buf_addr_reg[31]_0\(4),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      I5 => \next_buf_full1_carry__1_i_10__0_0\(4),
      O => \reg_rd_data[4]_i_12__0_n_0\
    );
\reg_rd_data[4]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(4),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(4),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(4),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[4]_i_13__0_n_0\
    );
\reg_rd_data[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[4]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[4]\,
      I2 => \reg_rd_data_reg[4]_0\,
      I3 => \reg_rd_data_reg[31]\,
      I4 => \reg_rd_data_reg[4]_1\,
      I5 => \reg_rd_data_reg[4]_2\,
      O => D(3)
    );
\reg_rd_data[5]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_i_6__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(5),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(5),
      O => \reg_rd_data[5]_i_11__0_n_0\
    );
\reg_rd_data[5]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(5),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(5),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(5),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[5]_i_13__0_n_0\
    );
\reg_rd_data[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_i_2__0_n_0\,
      I1 => \reg_rd_data_reg[4]\,
      I2 => \reg_rd_data_reg[5]\,
      I3 => \reg_rd_data_reg[31]\,
      I4 => \reg_rd_data_reg[5]_0\,
      I5 => \reg_rd_data_reg[5]_1\,
      O => D(4)
    );
\reg_rd_data[6]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(6),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(6),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(6),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[6]_i_11__0_n_0\
    );
\reg_rd_data[6]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[6]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(6),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(6),
      O => \reg_rd_data[6]_i_9__0_n_0\
    );
\reg_rd_data[7]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(7),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(7),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => cfg_dma_ctrl_reg(7),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[7]_i_11__0_n_0\
    );
\reg_rd_data[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[7]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(7),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(7),
      O => \reg_rd_data[7]_i_9__0_n_0\
    );
\reg_rd_data[8]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(8),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(8),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \^reg_ctrl_reg[9]_0\(0),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[8]_i_12__0_n_0\
    );
\reg_rd_data[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEAAAAEEFE"
    )
        port map (
      I0 => \reg_rd_data_reg[8]_0\,
      I1 => \reg_rd_data[8]_i_3__0_n_0\,
      I2 => \reg_rd_data_reg[8]\,
      I3 => \reg_rd_data_reg[8]_1\,
      I4 => \reg_rd_data_reg[31]\,
      I5 => \reg_rd_data_reg[8]_2\,
      O => D(5)
    );
\reg_rd_data[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[8]_3\,
      I1 => \reg_rd_data_reg[17]\,
      I2 => \reg_rd_data[8]_i_7__0_n_0\,
      I3 => \reg_rd_data_reg[17]_0\,
      I4 => \reg_rd_data_reg[8]_i_8__0_n_0\,
      I5 => \reg_rd_data_reg[4]\,
      O => \reg_rd_data[8]_i_3__0_n_0\
    );
\reg_rd_data[8]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[8]_i_3__0_1\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(8),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(8),
      O => \reg_rd_data[8]_i_7__0_n_0\
    );
\reg_rd_data[9]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9__0_0\(9),
      I1 => \reg_rd_data_reg[15]_i_9__0_1\(9),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \^reg_ctrl_reg[9]_0\(1),
      I4 => \reg_rd_data[0]_i_5__0_0\,
      O => \reg_rd_data[9]_i_11__0_n_0\
    );
\reg_rd_data[9]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[9]_i_5__0_0\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \^req_addr_reg[31]_0\(9),
      I3 => \reg_rd_data[0]_i_5__0_0\,
      I4 => \reg_rd_data[17]_i_5__0_0\(9),
      O => \reg_rd_data[9]_i_9__0_n_0\
    );
\reg_rd_data_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[0]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[0]_1\,
      O => \reg_rd_data_reg[0]_i_2__0_n_0\,
      S => \reg_rd_data_reg[4]\
    );
\reg_rd_data_reg[10]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[3]_i_17_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_13__0_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_13__0_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_13__0_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(7 downto 4),
      O(3 downto 0) => missed_samps_ch1(7 downto 4),
      S(3) => \reg_rd_data[10]_i_17_n_0\,
      S(2) => \reg_rd_data[10]_i_18__0_n_0\,
      S(1) => \reg_rd_data[10]_i_19__0_n_0\,
      S(0) => \reg_rd_data[10]_i_20__0_n_0\
    );
\reg_rd_data_reg[10]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_13__0_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_14__0_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_14__0_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_14__0_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(11 downto 8),
      O(3 downto 0) => missed_samps_ch1(11 downto 8),
      S(3 downto 2) => buf1_missed_samp_reg(11 downto 10),
      S(1) => \reg_rd_data[10]_i_21__0_n_0\,
      S(0) => \reg_rd_data[10]_i_22__0_n_0\
    );
\reg_rd_data_reg[10]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[3]_i_18_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_15__0_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_15__0_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_15__0_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_15__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(7 downto 4),
      O(3 downto 0) => missed_samps_ch2(7 downto 4),
      S(3) => \reg_rd_data[10]_i_23__0_n_0\,
      S(2) => \reg_rd_data[10]_i_24_n_0\,
      S(1) => \reg_rd_data[10]_i_25__0_n_0\,
      S(0) => \reg_rd_data[10]_i_26__0_n_0\
    );
\reg_rd_data_reg[10]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_15__0_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_16__0_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_16__0_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_16__0_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(11 downto 8),
      O(3 downto 0) => missed_samps_ch2(11 downto 8),
      S(3 downto 2) => buf2_missed_samp_reg(11 downto 10),
      S(1) => \reg_rd_data[10]_i_27__0_n_0\,
      S(0) => \reg_rd_data[10]_i_28__0_n_0\
    );
\reg_rd_data_reg[10]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[10]_i_3__0_0\,
      I1 => \reg_rd_data[10]_i_12__0_n_0\,
      O => \reg_rd_data_reg[10]_i_8__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[11]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[11]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[11]_i_6__0_n_0\,
      O => \reg_rd_data_reg[11]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[11]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[11]_i_3__0_0\,
      I1 => \reg_rd_data[11]_i_9__0_n_0\,
      O => \reg_rd_data_reg[11]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[11]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[11]_i_3__0_1\,
      I1 => \reg_rd_data[11]_i_11__0_n_0\,
      O => \reg_rd_data_reg[11]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[12]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[12]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[12]_i_6__0_n_0\,
      O => \reg_rd_data_reg[12]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[12]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[12]_i_3__0_1\,
      I1 => \reg_rd_data[12]_i_9__0_n_0\,
      O => \reg_rd_data_reg[12]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[12]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[12]_i_3__0_0\,
      I1 => \reg_rd_data[12]_i_11__0_n_0\,
      O => \reg_rd_data_reg[12]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[13]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[13]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[13]_i_6__0_n_0\,
      O => \reg_rd_data_reg[13]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[13]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[13]_i_3__0_1\,
      I1 => \reg_rd_data[13]_i_9__0_n_0\,
      O => \reg_rd_data_reg[13]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[13]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[13]_i_3__0_0\,
      I1 => \reg_rd_data[13]_i_11__0_n_0\,
      O => \reg_rd_data_reg[13]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[14]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[14]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[14]_i_6__0_n_0\,
      O => \reg_rd_data_reg[14]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[14]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[14]_i_3__0_1\,
      I1 => \reg_rd_data[14]_i_9__0_n_0\,
      O => \reg_rd_data_reg[14]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[14]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[14]_i_3__0_0\,
      I1 => \reg_rd_data[14]_i_11__0_n_0\,
      O => \reg_rd_data_reg[14]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[15]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[15]_i_4__0_1\,
      I1 => \reg_rd_data[15]_i_13__0_n_0\,
      O => \reg_rd_data_reg[15]_i_9__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[18]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_16__0_n_0\,
      CO(3) => \reg_rd_data_reg[18]_i_10__0_n_0\,
      CO(2) => \reg_rd_data_reg[18]_i_10__0_n_1\,
      CO(1) => \reg_rd_data_reg[18]_i_10__0_n_2\,
      CO(0) => \reg_rd_data_reg[18]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(15 downto 12),
      O(3 downto 0) => missed_samps_ch2(15 downto 12),
      S(3 downto 0) => buf2_missed_samp_reg(15 downto 12)
    );
\reg_rd_data_reg[18]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_14__0_n_0\,
      CO(3) => \reg_rd_data_reg[18]_i_9__0_n_0\,
      CO(2) => \reg_rd_data_reg[18]_i_9__0_n_1\,
      CO(1) => \reg_rd_data_reg[18]_i_9__0_n_2\,
      CO(0) => \reg_rd_data_reg[18]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(15 downto 12),
      O(3 downto 0) => missed_samps_ch1(15 downto 12),
      S(3 downto 0) => buf1_missed_samp_reg(15 downto 12)
    );
\reg_rd_data_reg[22]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[18]_i_10__0_n_0\,
      CO(3) => \reg_rd_data_reg[22]_i_10__0_n_0\,
      CO(2) => \reg_rd_data_reg[22]_i_10__0_n_1\,
      CO(1) => \reg_rd_data_reg[22]_i_10__0_n_2\,
      CO(0) => \reg_rd_data_reg[22]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(19 downto 16),
      O(3 downto 0) => missed_samps_ch2(19 downto 16),
      S(3 downto 0) => buf2_missed_samp_reg(19 downto 16)
    );
\reg_rd_data_reg[22]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[18]_i_9__0_n_0\,
      CO(3) => \reg_rd_data_reg[22]_i_9__0_n_0\,
      CO(2) => \reg_rd_data_reg[22]_i_9__0_n_1\,
      CO(1) => \reg_rd_data_reg[22]_i_9__0_n_2\,
      CO(0) => \reg_rd_data_reg[22]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(19 downto 16),
      O(3 downto 0) => missed_samps_ch1(19 downto 16),
      S(3 downto 0) => buf1_missed_samp_reg(19 downto 16)
    );
\reg_rd_data_reg[26]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[22]_i_9__0_n_0\,
      CO(3) => \reg_rd_data_reg[26]_i_8__0_n_0\,
      CO(2) => \reg_rd_data_reg[26]_i_8__0_n_1\,
      CO(1) => \reg_rd_data_reg[26]_i_8__0_n_2\,
      CO(0) => \reg_rd_data_reg[26]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(23 downto 20),
      O(3 downto 0) => missed_samps_ch1(23 downto 20),
      S(3 downto 0) => buf1_missed_samp_reg(23 downto 20)
    );
\reg_rd_data_reg[26]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[22]_i_10__0_n_0\,
      CO(3) => \reg_rd_data_reg[26]_i_9__0_n_0\,
      CO(2) => \reg_rd_data_reg[26]_i_9__0_n_1\,
      CO(1) => \reg_rd_data_reg[26]_i_9__0_n_2\,
      CO(0) => \reg_rd_data_reg[26]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(23 downto 20),
      O(3 downto 0) => missed_samps_ch2(23 downto 20),
      S(3 downto 0) => buf2_missed_samp_reg(23 downto 20)
    );
\reg_rd_data_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[2]_i_18_n_0\,
      I1 => \reg_rd_data[2]_i_7__0_0\,
      O => \reg_rd_data_reg[2]_i_13_n_0\,
      S => \reg_rd_data_reg[2]_0\
    );
\reg_rd_data_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[2]_i_7__0_n_0\,
      I1 => \reg_rd_data_reg[2]_3\,
      O => \reg_rd_data_reg[2]_i_3__0_n_0\,
      S => \reg_rd_data_reg[4]\
    );
\reg_rd_data_reg[30]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[26]_i_8__0_n_0\,
      CO(3) => \reg_rd_data_reg[30]_i_8__0_n_0\,
      CO(2) => \reg_rd_data_reg[30]_i_8__0_n_1\,
      CO(1) => \reg_rd_data_reg[30]_i_8__0_n_2\,
      CO(0) => \reg_rd_data_reg[30]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(27 downto 24),
      O(3 downto 0) => missed_samps_ch1(27 downto 24),
      S(3 downto 0) => buf1_missed_samp_reg(27 downto 24)
    );
\reg_rd_data_reg[30]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[26]_i_9__0_n_0\,
      CO(3) => \reg_rd_data_reg[30]_i_9__0_n_0\,
      CO(2) => \reg_rd_data_reg[30]_i_9__0_n_1\,
      CO(1) => \reg_rd_data_reg[30]_i_9__0_n_2\,
      CO(0) => \reg_rd_data_reg[30]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(27 downto 24),
      O(3 downto 0) => missed_samps_ch2(27 downto 24),
      S(3 downto 0) => buf2_missed_samp_reg(27 downto 24)
    );
\reg_rd_data_reg[31]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[30]_i_8__0_n_0\,
      CO(3 downto 1) => \NLW_reg_rd_data_reg[31]_i_17__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_rd_data_reg[31]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => buf1_missed_samp_reg(28),
      O(3 downto 2) => \NLW_reg_rd_data_reg[31]_i_17__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => missed_samps_ch1(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => buf1_missed_samp_reg(29 downto 28)
    );
\reg_rd_data_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[30]_i_9__0_n_0\,
      CO(3 downto 1) => \NLW_reg_rd_data_reg[31]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_rd_data_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => buf2_missed_samp_reg(28),
      O(3 downto 2) => \NLW_reg_rd_data_reg[31]_i_18_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => missed_samps_ch2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => buf2_missed_samp_reg(29 downto 28)
    );
\reg_rd_data_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_rd_data_reg[3]_i_17_n_0\,
      CO(2) => \reg_rd_data_reg[3]_i_17_n_1\,
      CO(1) => \reg_rd_data_reg[3]_i_17_n_2\,
      CO(0) => \reg_rd_data_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(3 downto 0),
      O(3 downto 0) => missed_samps_ch1(3 downto 0),
      S(3) => \reg_rd_data[3]_i_19_n_0\,
      S(2) => \reg_rd_data[3]_i_20_n_0\,
      S(1) => \reg_rd_data[3]_i_21_n_0\,
      S(0) => \reg_rd_data[3]_i_22_n_0\
    );
\reg_rd_data_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_rd_data_reg[3]_i_18_n_0\,
      CO(2) => \reg_rd_data_reg[3]_i_18_n_1\,
      CO(1) => \reg_rd_data_reg[3]_i_18_n_2\,
      CO(0) => \reg_rd_data_reg[3]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(3 downto 0),
      O(3 downto 0) => missed_samps_ch2(3 downto 0),
      S(3) => \reg_rd_data[3]_i_23_n_0\,
      S(2) => \reg_rd_data[3]_i_24_n_0\,
      S(1) => \reg_rd_data[3]_i_25_n_0\,
      S(0) => \reg_rd_data[3]_i_26_n_0\
    );
\reg_rd_data_reg[3]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[3]_i_15__0_n_0\,
      I1 => \reg_rd_data[3]_i_16__0_n_0\,
      O => \reg_rd_data_reg[3]_i_9__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[4]_i_2__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[4]_i_6__0_n_0\,
      I1 => \reg_rd_data_reg[4]_i_7__0_n_0\,
      O => \reg_rd_data_reg[4]_i_2__0_n_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[4]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[4]_i_2__0_0\,
      I1 => \reg_rd_data[4]_i_11__0_n_0\,
      O => \reg_rd_data_reg[4]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[4]_i_7__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[4]_i_12__0_n_0\,
      I1 => \reg_rd_data[4]_i_13__0_n_0\,
      O => \reg_rd_data_reg[4]_i_7__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[5]_i_2__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[5]_i_6__0_n_0\,
      I1 => \reg_rd_data_reg[5]_i_7__0_n_0\,
      O => \reg_rd_data_reg[5]_i_2__0_n_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[5]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[5]_i_2__0_0\,
      I1 => \reg_rd_data[5]_i_11__0_n_0\,
      O => \reg_rd_data_reg[5]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[5]_i_7__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[5]_i_2__0_1\,
      I1 => \reg_rd_data[5]_i_13__0_n_0\,
      O => \reg_rd_data_reg[5]_i_7__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[6]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[6]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[6]_i_6__0_n_0\,
      O => \reg_rd_data_reg[6]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[6]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[6]_i_3__0_1\,
      I1 => \reg_rd_data[6]_i_9__0_n_0\,
      O => \reg_rd_data_reg[6]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[6]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[6]_i_3__0_0\,
      I1 => \reg_rd_data[6]_i_11__0_n_0\,
      O => \reg_rd_data_reg[6]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[7]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[7]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[7]_i_6__0_n_0\,
      O => \reg_rd_data_reg[7]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[7]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[7]_i_3__0_1\,
      I1 => \reg_rd_data[7]_i_9__0_n_0\,
      O => \reg_rd_data_reg[7]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[7]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[7]_i_3__0_0\,
      I1 => \reg_rd_data[7]_i_11__0_n_0\,
      O => \reg_rd_data_reg[7]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[8]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[8]_i_3__0_0\,
      I1 => \reg_rd_data[8]_i_12__0_n_0\,
      O => \reg_rd_data_reg[8]_i_8__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[9]_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[9]_i_5__0_n_0\,
      I1 => \reg_rd_data_reg[9]_i_6__0_n_0\,
      O => \reg_rd_data_reg[9]_i_6__0_0\,
      S => \reg_rd_data_reg[17]_0\
    );
\reg_rd_data_reg[9]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[9]_i_3__0_1\,
      I1 => \reg_rd_data[9]_i_9__0_n_0\,
      O => \reg_rd_data_reg[9]_i_5__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\reg_rd_data_reg[9]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data_reg[9]_i_3__0_0\,
      I1 => \reg_rd_data[9]_i_11__0_n_0\,
      O => \reg_rd_data_reg[9]_i_6__0_n_0\,
      S => \reg_rd_data_reg[17]\
    );
\req_addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2020FFE0"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(0),
      I1 => next_buf_full1,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[2]_0\,
      I4 => \req_addr[0]_i_2__0_n_0\,
      I5 => \req_addr[0]_i_3__0_n_0\,
      O => \req_addr[0]_i_1__0_n_0\
    );
\req_addr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(0),
      O => \req_addr[0]_i_2__0_n_0\
    );
\req_addr[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => \^state_cs_reg[0]_1\,
      O => \req_addr[0]_i_3__0_n_0\
    );
\req_addr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[10]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(10),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(10),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[10]_i_1__0_n_0\
    );
\req_addr[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(10),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(10),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(10),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[10]_i_2__0_n_0\
    );
\req_addr[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[11]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(11),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(11),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[11]_i_1__0_n_0\
    );
\req_addr[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(11),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(11),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(11),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[11]_i_2__0_n_0\
    );
\req_addr[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[12]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(12),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(12),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[12]_i_1__0_n_0\
    );
\req_addr[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(12),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(12),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(12),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[12]_i_2__0_n_0\
    );
\req_addr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[13]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(13),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(13),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[13]_i_1__0_n_0\
    );
\req_addr[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(13),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(13),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(13),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[13]_i_2__0_n_0\
    );
\req_addr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[14]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(14),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(14),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[14]_i_1__0_n_0\
    );
\req_addr[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(14),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(14),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(14),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[14]_i_2__0_n_0\
    );
\req_addr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[15]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(15),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(15),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[15]_i_1__0_n_0\
    );
\req_addr[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(15),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(15),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(15),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[15]_i_2__0_n_0\
    );
\req_addr[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[16]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(16),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(16),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[16]_i_1__0_n_0\
    );
\req_addr[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(16),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(16),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(16),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[16]_i_2__0_n_0\
    );
\req_addr[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[17]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(17),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(17),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[17]_i_1__0_n_0\
    );
\req_addr[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(17),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(17),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(17),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[17]_i_2__0_n_0\
    );
\req_addr[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[18]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(18),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(18),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[18]_i_1__0_n_0\
    );
\req_addr[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(18),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(18),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(18),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[18]_i_2__0_n_0\
    );
\req_addr[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[19]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(19),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(19),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[19]_i_1__0_n_0\
    );
\req_addr[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(19),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(19),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(19),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[19]_i_2__0_n_0\
    );
\req_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[1]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(1),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(1),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[1]_i_1__0_n_0\
    );
\req_addr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(1),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(1),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(1),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[1]_i_2__0_n_0\
    );
\req_addr[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[20]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(20),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(20),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[20]_i_1__0_n_0\
    );
\req_addr[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(20),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(20),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(20),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[20]_i_2__0_n_0\
    );
\req_addr[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[21]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(21),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(21),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[21]_i_1__0_n_0\
    );
\req_addr[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(21),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(21),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(21),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[21]_i_2__0_n_0\
    );
\req_addr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[22]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(22),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(22),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[22]_i_1__0_n_0\
    );
\req_addr[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(22),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(22),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(22),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[22]_i_2__0_n_0\
    );
\req_addr[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[23]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(23),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(23),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[23]_i_1__0_n_0\
    );
\req_addr[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(23),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(23),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(23),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[23]_i_2__0_n_0\
    );
\req_addr[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[24]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(24),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(24),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[24]_i_1__0_n_0\
    );
\req_addr[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(24),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(24),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(24),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[24]_i_2__0_n_0\
    );
\req_addr[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[25]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(25),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(25),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[25]_i_1__0_n_0\
    );
\req_addr[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(25),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(25),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(25),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[25]_i_2__0_n_0\
    );
\req_addr[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[26]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(26),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(26),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[26]_i_1__0_n_0\
    );
\req_addr[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(26),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(26),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(26),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[26]_i_2__0_n_0\
    );
\req_addr[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[27]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(27),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(27),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[27]_i_1__0_n_0\
    );
\req_addr[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(27),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(27),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(27),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[27]_i_2__0_n_0\
    );
\req_addr[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[28]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(28),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(28),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[28]_i_1__0_n_0\
    );
\req_addr[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(28),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(28),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(28),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[28]_i_2__0_n_0\
    );
\req_addr[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[29]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(29),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(29),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[29]_i_1__0_n_0\
    );
\req_addr[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(29),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(29),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(29),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[29]_i_2__0_n_0\
    );
\req_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FFE0"
    )
        port map (
      I0 => next_buf_full1,
      I1 => \^req_addr_reg[31]_0\(2),
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[2]_0\,
      I4 => \req_addr[2]_i_2__0_n_0\,
      I5 => \req_addr[2]_i_3__0_n_0\,
      O => \req_addr[2]_i_1__0_n_0\
    );
\req_addr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(2),
      O => \req_addr[2]_i_2__0_n_0\
    );
\req_addr[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => \^state_cs_reg[0]_1\,
      O => \req_addr[2]_i_3__0_n_0\
    );
\req_addr[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[30]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(30),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(30),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[30]_i_1__0_n_0\
    );
\req_addr[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(30),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(30),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(30),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[30]_i_2__0_n_0\
    );
\req_addr[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EA00AA00AAFF"
    )
        port map (
      I0 => \req_addr[31]_i_3__0_n_0\,
      I1 => transf_end,
      I2 => \req_addr[31]_i_4__0_n_0\,
      I3 => \^state_cs_reg[0]_1\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[31]_i_1__0_n_0\
    );
\req_addr[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[31]_i_5__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(31),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(31),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[31]_i_2__0_n_0\
    );
\req_addr[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001B0000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(0),
      I3 => \^state_cs_reg[1]_0\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^next_buf_full_reg_0\,
      O => \req_addr[31]_i_3__0_n_0\
    );
\req_addr[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BFF"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(0),
      I3 => next_buf_full1,
      O => \req_addr[31]_i_4__0_n_0\
    );
\req_addr[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(31),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(31),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(31),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[31]_i_5__0_n_0\
    );
\req_addr[31]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      O => \req_addr[31]_i_6__0_n_0\
    );
\req_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[3]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(3),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(3),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[3]_i_1__0_n_0\
    );
\req_addr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(3),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(3),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(3),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[3]_i_2__0_n_0\
    );
\req_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[4]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(4),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(4),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[4]_i_1__0_n_0\
    );
\req_addr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(4),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(4),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(4),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[4]_i_2__0_n_0\
    );
\req_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[5]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(5),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(5),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[5]_i_1__0_n_0\
    );
\req_addr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(5),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(5),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(5),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[5]_i_2__0_n_0\
    );
\req_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[6]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(6),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(6),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[6]_i_1__0_n_0\
    );
\req_addr[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(6),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(6),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(6),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[6]_i_2__0_n_0\
    );
\req_addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[7]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(7),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(7),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[7]_i_1__0_n_0\
    );
\req_addr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(7),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(7),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(7),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[7]_i_2__0_n_0\
    );
\req_addr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[8]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(8),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(8),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[8]_i_1__0_n_0\
    );
\req_addr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(8),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(8),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(8),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[8]_i_2__0_n_0\
    );
\req_addr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[9]_i_2__0_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(9),
      I2 => \req_addr[31]_i_6__0_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(9),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[9]_i_1__0_n_0\
    );
\req_addr[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(9),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(9),
      I3 => \req_addr[31]_i_6__0_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(9),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[9]_i_2__0_n_0\
    );
\req_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[0]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(0),
      R => '0'
    );
\req_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[10]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(10),
      R => '0'
    );
\req_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[11]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(11),
      R => '0'
    );
\req_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[12]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(12),
      R => '0'
    );
\req_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[13]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(13),
      R => '0'
    );
\req_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[14]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(14),
      R => '0'
    );
\req_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[15]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(15),
      R => '0'
    );
\req_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[16]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(16),
      R => '0'
    );
\req_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[17]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(17),
      R => '0'
    );
\req_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[18]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(18),
      R => '0'
    );
\req_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[19]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(19),
      R => '0'
    );
\req_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[1]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(1),
      R => '0'
    );
\req_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[20]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(20),
      R => '0'
    );
\req_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[21]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(21),
      R => '0'
    );
\req_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[22]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(22),
      R => '0'
    );
\req_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[23]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(23),
      R => '0'
    );
\req_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[24]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(24),
      R => '0'
    );
\req_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[25]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(25),
      R => '0'
    );
\req_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[26]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(26),
      R => '0'
    );
\req_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[27]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(27),
      R => '0'
    );
\req_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[28]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(28),
      R => '0'
    );
\req_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[29]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(29),
      R => '0'
    );
\req_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[2]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(2),
      R => '0'
    );
\req_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[30]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(30),
      R => '0'
    );
\req_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[31]_i_2__0_n_0\,
      Q => \^req_addr_reg[31]_0\(31),
      R => '0'
    );
\req_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[3]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(3),
      R => '0'
    );
\req_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[4]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(4),
      R => '0'
    );
\req_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[5]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(5),
      R => '0'
    );
\req_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[6]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(6),
      R => '0'
    );
\req_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[7]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(7),
      R => '0'
    );
\req_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[8]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(8),
      R => '0'
    );
\req_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_addr[31]_i_1__0_n_0\,
      D => \req_addr[9]_i_1__0_n_0\,
      Q => \^req_addr_reg[31]_0\(9),
      R => '0'
    );
\req_buf_addr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08AAAA"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(0),
      I4 => \^state_cs_reg[0]_1\,
      O => \req_buf_addr[0]_i_1__0_n_0\
    );
\req_buf_addr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(10),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(10),
      O => \req_buf_addr[10]_i_1__0_n_0\
    );
\req_buf_addr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(11),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(11),
      O => \req_buf_addr[11]_i_1__0_n_0\
    );
\req_buf_addr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(12),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(12),
      O => \req_buf_addr[12]_i_1__0_n_0\
    );
\req_buf_addr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(13),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(13),
      O => \req_buf_addr[13]_i_1__0_n_0\
    );
\req_buf_addr[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(14),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(14),
      O => \req_buf_addr[14]_i_1__0_n_0\
    );
\req_buf_addr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(15),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(15),
      O => \req_buf_addr[15]_i_1__0_n_0\
    );
\req_buf_addr[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(16),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(16),
      O => \req_buf_addr[16]_i_1__0_n_0\
    );
\req_buf_addr[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(17),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(17),
      O => \req_buf_addr[17]_i_1__0_n_0\
    );
\req_buf_addr[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(18),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(18),
      O => \req_buf_addr[18]_i_1__0_n_0\
    );
\req_buf_addr[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(19),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(19),
      O => \req_buf_addr[19]_i_1__0_n_0\
    );
\req_buf_addr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(1),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(1),
      O => \req_buf_addr[1]_i_1__0_n_0\
    );
\req_buf_addr[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(20),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(20),
      O => \req_buf_addr[20]_i_1__0_n_0\
    );
\req_buf_addr[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(21),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(21),
      O => \req_buf_addr[21]_i_1__0_n_0\
    );
\req_buf_addr[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(22),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(22),
      O => \req_buf_addr[22]_i_1__0_n_0\
    );
\req_buf_addr[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(23),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(23),
      O => \req_buf_addr[23]_i_1__0_n_0\
    );
\req_buf_addr[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(24),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(24),
      O => \req_buf_addr[24]_i_1__0_n_0\
    );
\req_buf_addr[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(25),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(25),
      O => \req_buf_addr[25]_i_1__0_n_0\
    );
\req_buf_addr[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(26),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(26),
      O => \req_buf_addr[26]_i_1__0_n_0\
    );
\req_buf_addr[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(27),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(27),
      O => \req_buf_addr[27]_i_1__0_n_0\
    );
\req_buf_addr[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(28),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(28),
      O => \req_buf_addr[28]_i_1__0_n_0\
    );
\req_buf_addr[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(29),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(29),
      O => \req_buf_addr[29]_i_1__0_n_0\
    );
\req_buf_addr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08AAAA"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(2),
      I4 => \^state_cs_reg[0]_1\,
      O => \req_buf_addr[2]_i_1__0_n_0\
    );
\req_buf_addr[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(30),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(30),
      O => \req_buf_addr[30]_i_1__0_n_0\
    );
\req_buf_addr[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000300000FF"
    )
        port map (
      I0 => \req_buf_addr[31]_i_3__0_n_0\,
      I1 => \^next_buf_full_reg_0\,
      I2 => \req_buf_addr[31]_i_4__0_n_0\,
      I3 => \^state_cs_reg[0]_1\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => \req_buf_addr[31]_i_1__0_n_0\
    );
\req_buf_addr[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(31),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(31),
      O => \req_buf_addr[31]_i_2__0_n_0\
    );
\req_buf_addr[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => transf_end,
      I1 => next_buf_full1,
      O => \req_buf_addr[31]_i_3__0_n_0\
    );
\req_buf_addr[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(4),
      O => \req_buf_addr[31]_i_4__0_n_0\
    );
\req_buf_addr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(3),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(3),
      O => \req_buf_addr[3]_i_1__0_n_0\
    );
\req_buf_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(4),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(4),
      O => \req_buf_addr[4]_i_1__0_n_0\
    );
\req_buf_addr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(5),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(5),
      O => \req_buf_addr[5]_i_1__0_n_0\
    );
\req_buf_addr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(6),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(6),
      O => \req_buf_addr[6]_i_1__0_n_0\
    );
\req_buf_addr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(7),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(7),
      O => \req_buf_addr[7]_i_1__0_n_0\
    );
\req_buf_addr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(8),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(8),
      O => \req_buf_addr[8]_i_1__0_n_0\
    );
\req_buf_addr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(9),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(9),
      O => \req_buf_addr[9]_i_1__0_n_0\
    );
\req_buf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[0]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[0]\,
      R => '0'
    );
\req_buf_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[10]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[10]\,
      R => '0'
    );
\req_buf_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[11]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[11]\,
      R => '0'
    );
\req_buf_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[12]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[12]\,
      R => '0'
    );
\req_buf_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[13]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[13]\,
      R => '0'
    );
\req_buf_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[14]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[14]\,
      R => '0'
    );
\req_buf_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[15]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[15]\,
      R => '0'
    );
\req_buf_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[16]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[16]\,
      R => '0'
    );
\req_buf_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[17]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[17]\,
      R => '0'
    );
\req_buf_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[18]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[18]\,
      R => '0'
    );
\req_buf_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[19]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[19]\,
      R => '0'
    );
\req_buf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[1]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[1]\,
      R => '0'
    );
\req_buf_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[20]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[20]\,
      R => '0'
    );
\req_buf_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[21]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[21]\,
      R => '0'
    );
\req_buf_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[22]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[22]\,
      R => '0'
    );
\req_buf_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[23]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[23]\,
      R => '0'
    );
\req_buf_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[24]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[24]\,
      R => '0'
    );
\req_buf_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[25]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[25]\,
      R => '0'
    );
\req_buf_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[26]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[26]\,
      R => '0'
    );
\req_buf_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[27]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[27]\,
      R => '0'
    );
\req_buf_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[28]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[28]\,
      R => '0'
    );
\req_buf_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[29]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[29]\,
      R => '0'
    );
\req_buf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[2]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[2]\,
      R => '0'
    );
\req_buf_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[30]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[30]\,
      R => '0'
    );
\req_buf_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[31]_i_2__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[31]\,
      R => '0'
    );
\req_buf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[3]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[3]\,
      R => '0'
    );
\req_buf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[4]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[4]\,
      R => '0'
    );
\req_buf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[5]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[5]\,
      R => '0'
    );
\req_buf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[6]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[6]\,
      R => '0'
    );
\req_buf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[7]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[7]\,
      R => '0'
    );
\req_buf_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[8]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[8]\,
      R => '0'
    );
\req_buf_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \req_buf_addr[31]_i_1__0_n_0\,
      D => \req_buf_addr[9]_i_1__0_n_0\,
      Q => \req_buf_addr_reg_n_0_[9]\,
      R => '0'
    );
\req_buf_addr_sel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99899989AAAAAA00"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => \req_buf_addr_sel_i_2__0_n_0\,
      I2 => cfg_dma_sts_reg(1),
      I3 => \^state_cs_reg[2]_0\,
      I4 => \^state_cs_reg[1]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_buf_addr_sel_i_1__0_n_0\
    );
\req_buf_addr_sel_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFF007FFF"
    )
        port map (
      I0 => next_buf_full1,
      I1 => transf_end,
      I2 => \req_buf_addr[31]_i_4__0_n_0\,
      I3 => \^state_cs_reg[1]_0\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^next_buf_full_reg_0\,
      O => \req_buf_addr_sel_i_2__0_n_0\
    );
req_buf_addr_sel_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => cfg_dma_sts_reg(4),
      Q => \^req_buf_addr_sel_p1_reg_0\,
      R => '0'
    );
req_buf_addr_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \req_buf_addr_sel_i_1__0_n_0\,
      Q => cfg_dma_sts_reg(4),
      R => '0'
    );
req_xfer_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \m_axi_awlen[7]_i_1__0_n_0\,
      D => fifo_rd_data(7),
      Q => req_xfer_last,
      R => '0'
    );
\state_cs[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_ns(0),
      I1 => U_dma_s2mm_data_ctrl_n_14,
      I2 => \^state_cs_reg[0]_1\,
      O => \state_cs[0]_i_1__0_n_0\
    );
\state_cs[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(4),
      I1 => U_dma_s2mm_data_ctrl_n_13,
      I2 => U_dma_s2mm_data_ctrl_n_14,
      I3 => \^state_cs_reg[1]_0\,
      O => \state_cs[1]_i_1__0_n_0\
    );
\state_cs[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(2),
      O => \state_cs[2]_i_10__0_n_0\
    );
\state_cs[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(4),
      I1 => U_dma_s2mm_data_ctrl_n_17,
      I2 => U_dma_s2mm_data_ctrl_n_14,
      I3 => \^state_cs_reg[2]_0\,
      O => \state_cs[2]_i_1__0_n_0\
    );
\state_cs[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rd_data_count(7),
      I1 => rd_data_count(5),
      I2 => rd_data_count(6),
      I3 => rd_data_count(9),
      I4 => rd_data_count(8),
      I5 => rd_data_count(4),
      O => \state_cs[2]_i_4__0_n_0\
    );
\state_cs[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3FFFFFFF3FF"
    )
        port map (
      I0 => rd_data_count(4),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[1]_0\,
      I4 => \state_cs[2]_i_8__0_n_0\,
      I5 => \state_cs[2]_i_9__0_n_0\,
      O => \state_cs[2]_i_6__0_n_0\
    );
\state_cs[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rd_data_count(8),
      I1 => rd_data_count(9),
      I2 => rd_data_count(6),
      I3 => rd_data_count(5),
      I4 => rd_data_count(7),
      O => \state_cs[2]_i_8__0_n_0\
    );
\state_cs[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_data_count(2),
      I1 => rd_data_count(3),
      I2 => rd_data_count(1),
      I3 => rd_data_count(0),
      O => \state_cs[2]_i_9__0_n_0\
    );
\state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \state_cs[0]_i_1__0_n_0\,
      Q => \^state_cs_reg[0]_1\,
      R => clear
    );
\state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \state_cs[1]_i_1__0_n_0\,
      Q => \^state_cs_reg[1]_0\,
      R => clear
    );
\state_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \state_cs[2]_i_1__0_n_0\,
      Q => \^state_cs_reg[2]_0\,
      R => clear
    );
\sts_acquire_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sts_acquire_reg_0(2),
      I1 => sts_acquire_reg_0(4),
      I2 => sts_acquire_reg_0(5),
      I3 => sts_acquire_reg_0(3),
      I4 => sts_acquire_reg_0(1),
      I5 => \^mode_reg_0\,
      O => \sts_acquire_i_10__0_n_0\
    );
\sts_acquire_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sts_acquire_reg,
      I1 => sts_acquire_reg_0(6),
      I2 => sts_acquire_reg_0(0),
      I3 => sts_acquire_reg_0(7),
      I4 => sts_acquire_reg_1,
      I5 => \sts_acquire_i_10__0_n_0\,
      O => \cfg_trig_pre_samp_reg[29]\
    );
transf_end_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \^full_immed0\,
      Q => transf_end,
      R => clear
    );
trig_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \trig_cnt_reg[31]\(1),
      I1 => \trig_cnt_reg[31]\(3),
      I2 => \trig_cnt_reg[31]\(0),
      I3 => \trig_cnt_reg[31]\(2),
      I4 => \trig_cnt_reg[31]\(4),
      I5 => trig_out_INST_0_i_4_n_0,
      O => \^cfg_trig_mask_reg[1]\
    );
trig_out_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trig_ip(0),
      I1 => \trig_cnt_reg[31]\(5),
      O => trig_out_INST_0_i_4_n_0
    );
\xfer_cnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFF1F"
    )
        port map (
      I0 => \xfer_cnt[6]_i_3__0_n_0\,
      I1 => ctl_start_r,
      I2 => m_axi_osc2_aresetn,
      I3 => \xfer_cnt_reg[6]\,
      I4 => use_8bit_r,
      O => ctl_start_r_reg
    );
\xfer_cnt[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^bit_start_reg_0\,
      I1 => \^cfg_trig_mask_reg[1]\,
      I2 => \^reg_ctrl_reg[0]_0\,
      O => \xfer_cnt[6]_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rp_dma_s2mm_ctrl__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    rst : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    fifo_dis_reg_0 : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg_0 : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    busy_reg : out STD_LOGIC;
    m_axi_osc1_awvalid : out STD_LOGIC;
    fifo_dis_reg_1 : out STD_LOGIC;
    \intr_reg__0_0\ : out STD_LOGIC;
    next_buf_full_reg_0 : out STD_LOGIC;
    mode_reg_0 : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    \req_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trig_out : out STD_LOGIC;
    \cfg_trig_mask_reg[1]\ : out STD_LOGIC;
    \state_cs_reg[1]_0\ : out STD_LOGIC;
    \state_cs_reg[0]_1\ : out STD_LOGIC;
    \state_cs_reg[2]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[6]\ : out STD_LOGIC;
    intr : out STD_LOGIC;
    \s_axi_reg_araddr[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    rd_en : out STD_LOGIC;
    \req_xfer_cnt_reg[0]\ : out STD_LOGIC;
    ctl_start_r_reg : out STD_LOGIC;
    trig_out1 : out STD_LOGIC;
    intr_cnt0 : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \reg_rd_data_reg[7]_i_6_0\ : out STD_LOGIC;
    \reg_rd_data_reg[9]_i_6_0\ : out STD_LOGIC;
    \reg_rd_data_reg[11]_i_6_0\ : out STD_LOGIC;
    \cfg_dma_dst_addr1_reg[16]\ : out STD_LOGIC;
    \cfg_dma_dst_addr1_reg[17]\ : out STD_LOGIC;
    \reg_rd_data_reg[6]_i_6_0\ : out STD_LOGIC;
    \reg_ctrl_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rd_data_reg[12]_i_6_0\ : out STD_LOGIC;
    \reg_rd_data_reg[13]_i_6_0\ : out STD_LOGIC;
    \reg_rd_data_reg[14]_i_6_0\ : out STD_LOGIC;
    \req_addr_reg[15]_0\ : out STD_LOGIC;
    missed_samps_ch1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    missed_samps_ch2 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_osc1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    clear : in STD_LOGIC;
    \state_cs_reg[0]_2\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg_0 : in STD_LOGIC;
    m_axi_awvalid_reg_0 : in STD_LOGIC;
    fifo_dis_reg_2 : in STD_LOGIC;
    mode_reg_1 : in STD_LOGIC;
    first_rst_reg_0 : in STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    cfg_dma_ctrl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    external_trig_val : in STD_LOGIC;
    bit_start : in STD_LOGIC;
    rd_data_count : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    osc2_dma_intr : in STD_LOGIC;
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    trig_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC;
    clk_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_2\ : in STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    ctl_start_r : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    \xfer_cnt_reg[6]\ : in STD_LOGIC;
    use_8bit_r : in STD_LOGIC;
    \trig_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    intr_reg : in STD_LOGIC;
    sts_acquire_reg : in STD_LOGIC;
    sts_acquire_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sts_acquire_reg_1 : in STD_LOGIC;
    osc1_reg_wr_we : in STD_LOGIC;
    buf_sel_ch2 : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[2]_i_8_0\ : in STD_LOGIC;
    \next_buf_full1_carry__1_i_10_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_rd_data[2]_i_8_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_rd_data_reg[0]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_i_9_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data_reg[15]_i_9_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data[0]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_i_8_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_6_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_6_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data[16]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2_1\ : in STD_LOGIC;
    intr_cnt_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[25]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_2\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_3\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_2\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_1\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4_0\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4_1\ : in STD_LOGIC;
    \reg_rd_data[16]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5_2\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2_2\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2_1\ : in STD_LOGIC;
    \reg_ctrl_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rp_dma_s2mm_ctrl__xdcDup__1\ : entity is "rp_dma_s2mm_ctrl";
end \system_rp_oscilloscope_0_rp_dma_s2mm_ctrl__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rp_dma_s2mm_ctrl__xdcDup__1\ is
  signal U_dma_s2mm_data_ctrl_n_10 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_13 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_14 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_15 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_17 : STD_LOGIC;
  signal U_dma_s2mm_data_ctrl_n_8 : STD_LOGIC;
  signal U_fifo_axi_req_i_11_n_0 : STD_LOGIC;
  signal axi_last_r : STD_LOGIC;
  signal axi_last_r2 : STD_LOGIC;
  signal bit_start_0 : STD_LOGIC;
  signal buf1_full_i_1_n_0 : STD_LOGIC;
  signal \buf1_full_i_2__0_n_0\ : STD_LOGIC;
  signal buf1_missed_samp0 : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_10_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_11_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_12_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_13_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_4_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_5_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_6_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_7_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_8_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp[0]_i_9_n_0\ : STD_LOGIC;
  signal buf1_missed_samp_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf1_missed_samp_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buf1_missed_samp_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal buf1_ms_lvl : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \buf1_ms_lvl[0]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[1]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[2]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[3]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[4]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[5]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[6]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[7]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[8]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_1_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_2_n_0\ : STD_LOGIC;
  signal \buf1_ms_lvl[9]_i_3_n_0\ : STD_LOGIC;
  signal buf1_ovr_i_1_n_0 : STD_LOGIC;
  signal buf2_full_i_1_n_0 : STD_LOGIC;
  signal buf2_missed_samp0 : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_10_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_11_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_12_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_4_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_5_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_6_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_7_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_8_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp[0]_i_9_n_0\ : STD_LOGIC;
  signal buf2_missed_samp_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf2_missed_samp_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buf2_missed_samp_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal buf2_ms_lvl : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \buf2_ms_lvl[9]_i_1_n_0\ : STD_LOGIC;
  signal \buf2_ms_lvl[9]_i_2_n_0\ : STD_LOGIC;
  signal buf2_ovr_i_1_n_0 : STD_LOGIC;
  signal cfg_dma_ctrl_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_sts_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^cfg_trig_mask_reg[1]\ : STD_LOGIC;
  signal dat_ctrl_req_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^fifo_dis_reg_1\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal fifo_rst_cnt : STD_LOGIC;
  signal fifo_rst_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fifo_rst_i_2_n_0 : STD_LOGIC;
  signal \^first_rst\ : STD_LOGIC;
  signal \^full_immed0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal intr_i_3_n_0 : STD_LOGIC;
  signal \^intr_reg__0_0\ : STD_LOGIC;
  signal m_axi_awlen0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_axi_awlen[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axi_osc1_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_osc1_awvalid\ : STD_LOGIC;
  signal \^m_axi_wlast_reg\ : STD_LOGIC;
  signal \^mode_reg_0\ : STD_LOGIC;
  signal next_buf_full1 : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_10_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__0_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__1_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_10_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_i_9_n_3\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_1\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_2\ : STD_LOGIC;
  signal \next_buf_full1_carry__2_n_3\ : STD_LOGIC;
  signal next_buf_full1_carry_i_10_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_10_n_1 : STD_LOGIC;
  signal next_buf_full1_carry_i_10_n_2 : STD_LOGIC;
  signal next_buf_full1_carry_i_10_n_3 : STD_LOGIC;
  signal next_buf_full1_carry_i_11_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_12_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_13_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_14_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_15_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_16_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_17_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_18_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_1_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_2_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_3_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_4_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_5_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_6_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_7_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_8_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_9_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_i_9_n_1 : STD_LOGIC;
  signal next_buf_full1_carry_i_9_n_2 : STD_LOGIC;
  signal next_buf_full1_carry_i_9_n_3 : STD_LOGIC;
  signal next_buf_full1_carry_n_0 : STD_LOGIC;
  signal next_buf_full1_carry_n_1 : STD_LOGIC;
  signal next_buf_full1_carry_n_2 : STD_LOGIC;
  signal next_buf_full1_carry_n_3 : STD_LOGIC;
  signal next_buf_full2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal next_buf_full20_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \next_buf_full2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_buf_full2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal next_buf_full_i_1_n_0 : STD_LOGIC;
  signal \^next_buf_full_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal reg_ctrl122_out : STD_LOGIC;
  signal \reg_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ctrl[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ctrl[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[9]_i_1_n_0\ : STD_LOGIC;
  signal \^reg_ctrl_reg[9]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \reg_rd_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_18_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_19_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_20_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_21_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_22_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_23_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_25_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_26_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_27_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_28_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_29_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_30_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_31_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_32_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_33_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_34_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_35_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_36_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_37_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_38_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_16_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_21_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_15_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_16_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_17_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_17_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_17_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_17_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_24_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_24_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_24_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_10_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[18]_i_9_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_10_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[22]_i_9_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_8_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[26]_i_9_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_8_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9_n_1\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9_n_2\ : STD_LOGIC;
  signal \reg_rd_data_reg[30]_i_9_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \req_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[10]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[12]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[13]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[14]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[15]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[16]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[18]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[19]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[20]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[21]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[22]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[23]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[24]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[26]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[27]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[28]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[29]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[2]_i_3_n_0\ : STD_LOGIC;
  signal \req_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[30]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \req_addr[31]_i_6_n_0\ : STD_LOGIC;
  signal \req_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \req_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \req_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \^req_addr_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \req_buf_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \req_buf_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \req_buf_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal req_buf_addr_sel_i_1_n_0 : STD_LOGIC;
  signal req_buf_addr_sel_i_2_n_0 : STD_LOGIC;
  signal \^req_buf_addr_sel_p1_reg_0\ : STD_LOGIC;
  signal req_xfer_last : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[3]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[6]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]\ : STD_LOGIC;
  signal \state_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_10_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_12_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_8_n_0\ : STD_LOGIC;
  signal \state_cs[2]_i_9_n_0\ : STD_LOGIC;
  signal \^state_cs_reg[0]_1\ : STD_LOGIC;
  signal \^state_cs_reg[1]_0\ : STD_LOGIC;
  signal \^state_cs_reg[2]_0\ : STD_LOGIC;
  signal state_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sts_acquire_i_10_n_0 : STD_LOGIC;
  signal transf_end : STD_LOGIC;
  signal trig_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal \xfer_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal NLW_U_fifo_axi_req_full_UNCONNECTED : STD_LOGIC;
  signal \NLW_buf1_missed_samp_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_buf2_missed_samp_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_next_buf_full1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_buf_full1_carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_buf_full2_inferred__0/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_next_buf_full2_inferred__0/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_rd_data_reg[31]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_rd_data_reg[31]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_rd_data_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_rd_data_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_req : label is "fifo_axi_req,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_req : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_req : label is "fifo_generator_v13_2_5,Vivado 2020.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_fifo_axi_req_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buf1_full_i_2__0\ : label is "soft_lutpair38";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf1_missed_samp_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf1_missed_samp_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buf1_ms_lvl[9]_i_3\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \buf2_missed_samp_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \buf2_missed_samp_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of ctl_start_r_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of fifo_rst_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of intr_INST_0 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \intr_cnt[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of intr_i_3 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_awlen[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_awlen[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_awlen[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axi_awlen[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_awlen[7]_i_2\ : label is "soft_lutpair54";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of next_buf_full1_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of next_buf_full1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__0_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__0_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__0_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__1_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__1_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__1_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \next_buf_full1_carry__2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__2_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full1_carry__2_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full1_carry__2_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of next_buf_full1_carry_i_10 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of next_buf_full1_carry_i_10 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of next_buf_full1_carry_i_9 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of next_buf_full1_carry_i_9 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \next_buf_full2_inferred__0/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \next_buf_full2_inferred__0/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_ctrl[3]_i_3\ : label is "soft_lutpair47";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[10]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[18]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[18]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[22]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[22]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[26]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[26]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[30]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[30]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[31]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_rd_data_reg[31]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \req_addr[0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \req_addr[2]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \req_addr[2]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \req_addr[31]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \req_buf_addr[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \req_buf_addr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \req_buf_addr[31]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \state_cs[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state_cs[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \state_cs[2]_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \state_cs[2]_i_12\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \xfer_cnt[6]_i_3\ : label is "soft_lutpair51";
begin
  \cfg_trig_mask_reg[1]\ <= \^cfg_trig_mask_reg[1]\;
  empty <= \^empty\;
  fifo_dis_reg_1 <= \^fifo_dis_reg_1\;
  first_rst <= \^first_rst\;
  full_immed0 <= \^full_immed0\;
  \intr_reg__0_0\ <= \^intr_reg__0_0\;
  m_axi_osc1_awlen(7 downto 0) <= \^m_axi_osc1_awlen\(7 downto 0);
  m_axi_osc1_awvalid <= \^m_axi_osc1_awvalid\;
  m_axi_wlast_reg <= \^m_axi_wlast_reg\;
  mode_reg_0 <= \^mode_reg_0\;
  next_buf_full_reg_0 <= \^next_buf_full_reg_0\;
  \reg_ctrl_reg[9]_0\(1 downto 0) <= \^reg_ctrl_reg[9]_0\(1 downto 0);
  \req_addr_reg[31]_0\(31 downto 0) <= \^req_addr_reg[31]_0\(31 downto 0);
  req_buf_addr_sel_p1_reg_0 <= \^req_buf_addr_sel_p1_reg_0\;
  rst <= \^rst\;
  \s_axi_reg_araddr[2]\ <= \^s_axi_reg_araddr[2]\;
  \s_axi_reg_araddr[3]\ <= \^s_axi_reg_araddr[3]\;
  \s_axi_reg_araddr[6]\ <= \^s_axi_reg_araddr[6]\;
  \s_axi_reg_araddr[7]\ <= \^s_axi_reg_araddr[7]\;
  \state_cs_reg[0]_1\ <= \^state_cs_reg[0]_1\;
  \state_cs_reg[1]_0\ <= \^state_cs_reg[1]_0\;
  \state_cs_reg[2]_0\ <= \^state_cs_reg[2]_0\;
U_dma_s2mm_data_ctrl: entity work.\system_rp_oscilloscope_0_rp_dma_s2mm_data_ctrl__xdcDup__1\
     port map (
      E(0) => \m_axi_awlen[7]_i_1_n_0\,
      Q(0) => fifo_rst_cnt_reg(4),
      bit_start_0 => bit_start_0,
      bit_start_reg => U_dma_s2mm_data_ctrl_n_14,
      buf1_missed_samp0 => buf1_missed_samp0,
      \buf1_missed_samp_reg[0]\ => \buf1_missed_samp[0]_i_4_n_0\,
      \buf1_missed_samp_reg[0]_0\ => \buf1_missed_samp[0]_i_5_n_0\,
      buf2_missed_samp0 => buf2_missed_samp0,
      \buf2_missed_samp_reg[0]\ => \^fifo_dis_reg_1\,
      \buf2_missed_samp_reg[0]_0\ => \^state_cs_reg[1]_0\,
      \buf2_missed_samp_reg[0]_1\ => \^state_cs_reg[0]_1\,
      \buf2_missed_samp_reg[0]_2\ => \^state_cs_reg[2]_0\,
      \buf2_missed_samp_reg[0]_3\ => \^req_buf_addr_sel_p1_reg_0\,
      \buf2_missed_samp_reg[0]_4\ => \^next_buf_full_reg_0\,
      \buf2_missed_samp_reg[0]_5\ => \buf2_missed_samp[0]_i_4_n_0\,
      \buf2_missed_samp_reg[0]_6\ => \buf2_missed_samp[0]_i_5_n_0\,
      buf_sel_ch2 => buf_sel_ch2,
      busy_reg_0 => busy_reg,
      busy_reg_1 => U_dma_s2mm_data_ctrl_n_13,
      busy_reg_2 => busy_reg_0,
      cfg_dma_ctrl_reg_0(1) => cfg_dma_ctrl_reg_0(4),
      cfg_dma_ctrl_reg_0(0) => cfg_dma_ctrl_reg_0(1),
      cfg_dma_sts_reg(0) => cfg_dma_sts_reg(4),
      clear => clear,
      din(7 downto 0) => dat_ctrl_req_data(7 downto 0),
      empty => \^empty\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      fifo_dis_reg => fifo_dis_reg_0,
      full_immed0 => \^full_immed0\,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      \intr_reg__0\ => \^intr_reg__0_0\,
      \intr_reg__0_0\ => \buf1_full_i_2__0_n_0\,
      \intr_reg__0_1\ => intr_i_3_n_0,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      m_axi_osc1_aresetn_0 => U_dma_s2mm_data_ctrl_n_15,
      m_axi_osc1_awready => m_axi_osc1_awready,
      m_axi_osc1_awvalid => \^m_axi_osc1_awvalid\,
      m_axi_osc1_wready => m_axi_osc1_wready,
      m_axi_wlast_reg_0 => \^m_axi_wlast_reg\,
      m_axi_wlast_reg_1 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg,
      m_axi_wvalid_reg_1 => m_axi_wvalid_reg_0,
      rd_en => rd_en,
      req_buf_addr_sel_p1_reg => U_dma_s2mm_data_ctrl_n_10,
      \req_xfer_cnt_reg[0]_0\ => \req_xfer_cnt_reg[0]\,
      req_xfer_last => req_xfer_last,
      req_xfer_last_reg => U_dma_s2mm_data_ctrl_n_17,
      rst => \^rst\,
      \state_cs[2]_i_3_0\ => \reg_ctrl[3]_i_3_n_0\,
      \state_cs[2]_i_3_1\ => \state_cs[2]_i_10_n_0\,
      \state_cs[2]_i_7_0\ => \state_cs[2]_i_12_n_0\,
      \state_cs_reg[0]_0\ => \state_cs_reg[0]_0\,
      \state_cs_reg[0]_1\ => \state_cs_reg[0]_2\,
      \state_cs_reg[0]_2\ => \state_cs[2]_i_6_n_0\,
      \state_cs_reg[1]\ => U_dma_s2mm_data_ctrl_n_8,
      \state_cs_reg[2]\ => \state_cs[2]_i_4_n_0\,
      state_ns(0) => state_ns(0)
    );
U_fifo_axi_req: entity work.\system_rp_oscilloscope_0_fifo_axi_req__xdcDup__1\
     port map (
      din(7 downto 0) => Q(7 downto 0),
      dout(7 downto 0) => fifo_rd_data(7 downto 0),
      empty => \^empty\,
      full => NLW_U_fifo_axi_req_full_UNCONNECTED,
      rd_clk => m_axi_osc1_aclk,
      rd_en => fifo_rd_re,
      rst => \^rst\,
      wr_clk => m_axi_osc1_aclk,
      wr_en => wr_en
    );
U_fifo_axi_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => U_fifo_axi_req_i_11_n_0,
      I1 => \^m_axi_osc1_awlen\(6),
      I2 => \^m_axi_osc1_awlen\(7),
      O => dat_ctrl_req_data(7)
    );
U_fifo_axi_req_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(5),
      I1 => \^m_axi_osc1_awlen\(3),
      I2 => \^m_axi_osc1_awlen\(1),
      I3 => \^m_axi_osc1_awlen\(0),
      I4 => \^m_axi_osc1_awlen\(2),
      I5 => \^m_axi_osc1_awlen\(4),
      O => U_fifo_axi_req_i_11_n_0
    );
U_fifo_axi_req_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^state_cs_reg[2]_0\,
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^empty\,
      O => fifo_rd_re
    );
\U_fifo_axi_req_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U_fifo_axi_req_i_11_n_0,
      I1 => \^m_axi_osc1_awlen\(6),
      O => dat_ctrl_req_data(6)
    );
U_fifo_axi_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(3),
      I1 => \^m_axi_osc1_awlen\(1),
      I2 => \^m_axi_osc1_awlen\(0),
      I3 => \^m_axi_osc1_awlen\(2),
      I4 => \^m_axi_osc1_awlen\(4),
      I5 => \^m_axi_osc1_awlen\(5),
      O => dat_ctrl_req_data(5)
    );
U_fifo_axi_req_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(2),
      I1 => \^m_axi_osc1_awlen\(0),
      I2 => \^m_axi_osc1_awlen\(1),
      I3 => \^m_axi_osc1_awlen\(3),
      I4 => \^m_axi_osc1_awlen\(4),
      O => dat_ctrl_req_data(4)
    );
U_fifo_axi_req_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(1),
      I1 => \^m_axi_osc1_awlen\(0),
      I2 => \^m_axi_osc1_awlen\(2),
      I3 => \^m_axi_osc1_awlen\(3),
      O => dat_ctrl_req_data(3)
    );
U_fifo_axi_req_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(0),
      I1 => \^m_axi_osc1_awlen\(1),
      I2 => \^m_axi_osc1_awlen\(2),
      O => dat_ctrl_req_data(2)
    );
U_fifo_axi_req_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(0),
      I1 => \^m_axi_osc1_awlen\(1),
      O => dat_ctrl_req_data(1)
    );
U_fifo_axi_req_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_osc1_awlen\(0),
      O => dat_ctrl_req_data(0)
    );
axi_last_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => axi_last_r,
      Q => axi_last_r2,
      R => '0'
    );
axi_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \^m_axi_wlast_reg\,
      Q => axi_last_r,
      R => '0'
    );
bit_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(0),
      I1 => \^cfg_trig_mask_reg[1]\,
      O => p_3_in
    );
bit_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => p_3_in,
      Q => bit_start_0,
      R => '0'
    );
buf1_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => next_buf_full1,
      I2 => transf_end,
      I3 => cfg_dma_sts_reg(4),
      I4 => cfg_dma_ctrl_reg_0(2),
      I5 => \buf1_full_i_2__0_n_0\,
      O => buf1_full_i_1_n_0
    );
\buf1_full_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^state_cs_reg[2]_0\,
      I1 => \^state_cs_reg[0]_1\,
      I2 => \^state_cs_reg[1]_0\,
      O => \buf1_full_i_2__0_n_0\
    );
buf1_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => buf1_full_i_1_n_0,
      Q => cfg_dma_sts_reg(0),
      R => '0'
    );
\buf1_missed_samp[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(27),
      I1 => buf1_missed_samp_reg(0),
      I2 => buf1_missed_samp_reg(1),
      I3 => buf1_missed_samp_reg(24),
      O => \buf1_missed_samp[0]_i_10_n_0\
    );
\buf1_missed_samp[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(4),
      I1 => buf1_missed_samp_reg(16),
      I2 => buf1_missed_samp_reg(19),
      I3 => buf1_missed_samp_reg(21),
      O => \buf1_missed_samp[0]_i_11_n_0\
    );
\buf1_missed_samp[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(26),
      I1 => buf1_missed_samp_reg(22),
      I2 => buf1_missed_samp_reg(20),
      I3 => buf1_missed_samp_reg(15),
      I4 => \buf1_missed_samp[0]_i_13_n_0\,
      O => \buf1_missed_samp[0]_i_12_n_0\
    );
\buf1_missed_samp[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(7),
      I1 => buf1_missed_samp_reg(25),
      I2 => buf1_missed_samp_reg(6),
      I3 => buf1_missed_samp_reg(10),
      O => \buf1_missed_samp[0]_i_13_n_0\
    );
\buf1_missed_samp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf1_missed_samp[0]_i_7_n_0\,
      I1 => buf1_missed_samp_reg(12),
      I2 => buf1_missed_samp_reg(18),
      I3 => buf1_missed_samp_reg(14),
      I4 => buf1_missed_samp_reg(17),
      I5 => \buf1_missed_samp[0]_i_8_n_0\,
      O => \buf1_missed_samp[0]_i_4_n_0\
    );
\buf1_missed_samp[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(30),
      I1 => buf1_missed_samp_reg(28),
      I2 => buf1_missed_samp_reg(29),
      I3 => \buf1_missed_samp[0]_i_9_n_0\,
      I4 => buf1_missed_samp_reg(31),
      I5 => cfg_dma_sts_reg(4),
      O => \buf1_missed_samp[0]_i_5_n_0\
    );
\buf1_missed_samp[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf1_missed_samp_reg(0),
      O => \buf1_missed_samp[0]_i_6_n_0\
    );
\buf1_missed_samp[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf1_missed_samp_reg(23),
      I1 => buf1_missed_samp_reg(11),
      I2 => buf1_missed_samp_reg(13),
      I3 => buf1_missed_samp_reg(8),
      I4 => \buf1_missed_samp[0]_i_10_n_0\,
      O => \buf1_missed_samp[0]_i_7_n_0\
    );
\buf1_missed_samp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf1_missed_samp[0]_i_11_n_0\,
      I1 => buf1_missed_samp_reg(2),
      I2 => buf1_missed_samp_reg(9),
      I3 => buf1_missed_samp_reg(3),
      I4 => buf1_missed_samp_reg(5),
      I5 => \buf1_missed_samp[0]_i_12_n_0\,
      O => \buf1_missed_samp[0]_i_8_n_0\
    );
\buf1_missed_samp[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^first_rst\,
      I1 => E(0),
      O => \buf1_missed_samp[0]_i_9_n_0\
    );
\buf1_missed_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3_n_7\,
      Q => buf1_missed_samp_reg(0),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf1_missed_samp_reg[0]_i_3_n_0\,
      CO(2) => \buf1_missed_samp_reg[0]_i_3_n_1\,
      CO(1) => \buf1_missed_samp_reg[0]_i_3_n_2\,
      CO(0) => \buf1_missed_samp_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \buf1_missed_samp_reg[0]_i_3_n_4\,
      O(2) => \buf1_missed_samp_reg[0]_i_3_n_5\,
      O(1) => \buf1_missed_samp_reg[0]_i_3_n_6\,
      O(0) => \buf1_missed_samp_reg[0]_i_3_n_7\,
      S(3 downto 1) => buf1_missed_samp_reg(3 downto 1),
      S(0) => \buf1_missed_samp[0]_i_6_n_0\
    );
\buf1_missed_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1_n_5\,
      Q => buf1_missed_samp_reg(10),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1_n_4\,
      Q => buf1_missed_samp_reg(11),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1_n_7\,
      Q => buf1_missed_samp_reg(12),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[8]_i_1_n_0\,
      CO(3) => \buf1_missed_samp_reg[12]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[12]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[12]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[12]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[12]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[12]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[12]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(15 downto 12)
    );
\buf1_missed_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1_n_6\,
      Q => buf1_missed_samp_reg(13),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1_n_5\,
      Q => buf1_missed_samp_reg(14),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[12]_i_1_n_4\,
      Q => buf1_missed_samp_reg(15),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1_n_7\,
      Q => buf1_missed_samp_reg(16),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[12]_i_1_n_0\,
      CO(3) => \buf1_missed_samp_reg[16]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[16]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[16]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[16]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[16]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[16]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[16]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(19 downto 16)
    );
\buf1_missed_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1_n_6\,
      Q => buf1_missed_samp_reg(17),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1_n_5\,
      Q => buf1_missed_samp_reg(18),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[16]_i_1_n_4\,
      Q => buf1_missed_samp_reg(19),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3_n_6\,
      Q => buf1_missed_samp_reg(1),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1_n_7\,
      Q => buf1_missed_samp_reg(20),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[16]_i_1_n_0\,
      CO(3) => \buf1_missed_samp_reg[20]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[20]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[20]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[20]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[20]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[20]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[20]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(23 downto 20)
    );
\buf1_missed_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1_n_6\,
      Q => buf1_missed_samp_reg(21),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1_n_5\,
      Q => buf1_missed_samp_reg(22),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[20]_i_1_n_4\,
      Q => buf1_missed_samp_reg(23),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1_n_7\,
      Q => buf1_missed_samp_reg(24),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[20]_i_1_n_0\,
      CO(3) => \buf1_missed_samp_reg[24]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[24]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[24]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[24]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[24]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[24]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[24]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(27 downto 24)
    );
\buf1_missed_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1_n_6\,
      Q => buf1_missed_samp_reg(25),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1_n_5\,
      Q => buf1_missed_samp_reg(26),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[24]_i_1_n_4\,
      Q => buf1_missed_samp_reg(27),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1_n_7\,
      Q => buf1_missed_samp_reg(28),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[24]_i_1_n_0\,
      CO(3) => \NLW_buf1_missed_samp_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buf1_missed_samp_reg[28]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[28]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[28]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[28]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[28]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[28]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(31 downto 28)
    );
\buf1_missed_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1_n_6\,
      Q => buf1_missed_samp_reg(29),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3_n_5\,
      Q => buf1_missed_samp_reg(2),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1_n_5\,
      Q => buf1_missed_samp_reg(30),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[28]_i_1_n_4\,
      Q => buf1_missed_samp_reg(31),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[0]_i_3_n_4\,
      Q => buf1_missed_samp_reg(3),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1_n_7\,
      Q => buf1_missed_samp_reg(4),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[0]_i_3_n_0\,
      CO(3) => \buf1_missed_samp_reg[4]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[4]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[4]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[4]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[4]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[4]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[4]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(7 downto 4)
    );
\buf1_missed_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1_n_6\,
      Q => buf1_missed_samp_reg(5),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1_n_5\,
      Q => buf1_missed_samp_reg(6),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[4]_i_1_n_4\,
      Q => buf1_missed_samp_reg(7),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1_n_7\,
      Q => buf1_missed_samp_reg(8),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_missed_samp_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf1_missed_samp_reg[4]_i_1_n_0\,
      CO(3) => \buf1_missed_samp_reg[8]_i_1_n_0\,
      CO(2) => \buf1_missed_samp_reg[8]_i_1_n_1\,
      CO(1) => \buf1_missed_samp_reg[8]_i_1_n_2\,
      CO(0) => \buf1_missed_samp_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf1_missed_samp_reg[8]_i_1_n_4\,
      O(2) => \buf1_missed_samp_reg[8]_i_1_n_5\,
      O(1) => \buf1_missed_samp_reg[8]_i_1_n_6\,
      O(0) => \buf1_missed_samp_reg[8]_i_1_n_7\,
      S(3 downto 0) => buf1_missed_samp_reg(11 downto 8)
    );
\buf1_missed_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf1_missed_samp0,
      D => \buf1_missed_samp_reg[8]_i_1_n_6\,
      Q => buf1_missed_samp_reg(9),
      R => U_dma_s2mm_data_ctrl_n_8
    );
\buf1_ms_lvl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(0),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[0]_i_1_n_0\
    );
\buf1_ms_lvl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(1),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[1]_i_1_n_0\
    );
\buf1_ms_lvl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(2),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[2]_i_1_n_0\
    );
\buf1_ms_lvl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(3),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[3]_i_1_n_0\
    );
\buf1_ms_lvl[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(4),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[4]_i_1_n_0\
    );
\buf1_ms_lvl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(5),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[5]_i_1_n_0\
    );
\buf1_ms_lvl[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(6),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[6]_i_1_n_0\
    );
\buf1_ms_lvl[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(7),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[7]_i_1_n_0\
    );
\buf1_ms_lvl[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(8),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[8]_i_1_n_0\
    );
\buf1_ms_lvl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBAAAA"
    )
        port map (
      I0 => \buf1_full_i_2__0_n_0\,
      I1 => \^req_buf_addr_sel_p1_reg_0\,
      I2 => \^next_buf_full_reg_0\,
      I3 => axi_last_r2,
      I4 => cfg_dma_sts_reg(4),
      O => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80F0"
    )
        port map (
      I0 => \^next_buf_full_reg_0\,
      I1 => axi_last_r2,
      I2 => cfg_dma_sts_reg(4),
      I3 => \^req_buf_addr_sel_p1_reg_0\,
      I4 => \buf1_full_i_2__0_n_0\,
      O => \buf1_ms_lvl[9]_i_2_n_0\
    );
\buf1_ms_lvl[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_data_count(9),
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[2]_0\,
      O => \buf1_ms_lvl[9]_i_3_n_0\
    );
\buf1_ms_lvl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[0]_i_1_n_0\,
      Q => buf1_ms_lvl(0),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[1]_i_1_n_0\,
      Q => buf1_ms_lvl(1),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[2]_i_1_n_0\,
      Q => buf1_ms_lvl(2),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[3]_i_1_n_0\,
      Q => buf1_ms_lvl(3),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[4]_i_1_n_0\,
      Q => buf1_ms_lvl(4),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[5]_i_1_n_0\,
      Q => buf1_ms_lvl(5),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[6]_i_1_n_0\,
      Q => buf1_ms_lvl(6),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[7]_i_1_n_0\,
      Q => buf1_ms_lvl(7),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[8]_i_1_n_0\,
      Q => buf1_ms_lvl(8),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
\buf1_ms_lvl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf1_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[9]_i_3_n_0\,
      Q => buf1_ms_lvl(9),
      R => \buf1_ms_lvl[9]_i_1_n_0\
    );
buf1_ovr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => cfg_dma_sts_reg(2),
      I1 => next_buf_full1,
      I2 => cfg_dma_sts_reg(0),
      I3 => cfg_dma_sts_reg(4),
      I4 => cfg_dma_ctrl_reg_0(2),
      I5 => \buf1_full_i_2__0_n_0\,
      O => buf1_ovr_i_1_n_0
    );
buf1_ovr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => buf1_ovr_i_1_n_0,
      Q => cfg_dma_sts_reg(2),
      R => '0'
    );
buf2_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => cfg_dma_sts_reg(1),
      I1 => next_buf_full1,
      I2 => transf_end,
      I3 => cfg_dma_sts_reg(4),
      I4 => \buf1_full_i_2__0_n_0\,
      I5 => cfg_dma_ctrl_reg_0(3),
      O => buf2_full_i_1_n_0
    );
buf2_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => buf2_full_i_1_n_0,
      Q => cfg_dma_sts_reg(1),
      R => '0'
    );
\buf2_missed_samp[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(4),
      I1 => buf2_missed_samp_reg(16),
      I2 => buf2_missed_samp_reg(19),
      I3 => buf2_missed_samp_reg(21),
      O => \buf2_missed_samp[0]_i_10_n_0\
    );
\buf2_missed_samp[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(26),
      I1 => buf2_missed_samp_reg(22),
      I2 => buf2_missed_samp_reg(20),
      I3 => buf2_missed_samp_reg(15),
      I4 => \buf2_missed_samp[0]_i_12_n_0\,
      O => \buf2_missed_samp[0]_i_11_n_0\
    );
\buf2_missed_samp[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(7),
      I1 => buf2_missed_samp_reg(25),
      I2 => buf2_missed_samp_reg(6),
      I3 => buf2_missed_samp_reg(10),
      O => \buf2_missed_samp[0]_i_12_n_0\
    );
\buf2_missed_samp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf2_missed_samp[0]_i_7_n_0\,
      I1 => buf2_missed_samp_reg(12),
      I2 => buf2_missed_samp_reg(18),
      I3 => buf2_missed_samp_reg(14),
      I4 => buf2_missed_samp_reg(17),
      I5 => \buf2_missed_samp[0]_i_8_n_0\,
      O => \buf2_missed_samp[0]_i_4_n_0\
    );
\buf2_missed_samp[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => buf2_missed_samp_reg(28),
      I2 => buf2_missed_samp_reg(29),
      I3 => buf2_missed_samp_reg(31),
      I4 => buf2_missed_samp_reg(30),
      I5 => \buf1_missed_samp[0]_i_9_n_0\,
      O => \buf2_missed_samp[0]_i_5_n_0\
    );
\buf2_missed_samp[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf2_missed_samp_reg(0),
      O => \buf2_missed_samp[0]_i_6_n_0\
    );
\buf2_missed_samp[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(23),
      I1 => buf2_missed_samp_reg(11),
      I2 => buf2_missed_samp_reg(13),
      I3 => buf2_missed_samp_reg(8),
      I4 => \buf2_missed_samp[0]_i_9_n_0\,
      O => \buf2_missed_samp[0]_i_7_n_0\
    );
\buf2_missed_samp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \buf2_missed_samp[0]_i_10_n_0\,
      I1 => buf2_missed_samp_reg(2),
      I2 => buf2_missed_samp_reg(9),
      I3 => buf2_missed_samp_reg(3),
      I4 => buf2_missed_samp_reg(5),
      I5 => \buf2_missed_samp[0]_i_11_n_0\,
      O => \buf2_missed_samp[0]_i_8_n_0\
    );
\buf2_missed_samp[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => buf2_missed_samp_reg(27),
      I1 => buf2_missed_samp_reg(0),
      I2 => buf2_missed_samp_reg(1),
      I3 => buf2_missed_samp_reg(24),
      O => \buf2_missed_samp[0]_i_9_n_0\
    );
\buf2_missed_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3_n_7\,
      Q => buf2_missed_samp_reg(0),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf2_missed_samp_reg[0]_i_3_n_0\,
      CO(2) => \buf2_missed_samp_reg[0]_i_3_n_1\,
      CO(1) => \buf2_missed_samp_reg[0]_i_3_n_2\,
      CO(0) => \buf2_missed_samp_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \buf2_missed_samp_reg[0]_i_3_n_4\,
      O(2) => \buf2_missed_samp_reg[0]_i_3_n_5\,
      O(1) => \buf2_missed_samp_reg[0]_i_3_n_6\,
      O(0) => \buf2_missed_samp_reg[0]_i_3_n_7\,
      S(3 downto 1) => buf2_missed_samp_reg(3 downto 1),
      S(0) => \buf2_missed_samp[0]_i_6_n_0\
    );
\buf2_missed_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1_n_5\,
      Q => buf2_missed_samp_reg(10),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1_n_4\,
      Q => buf2_missed_samp_reg(11),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1_n_7\,
      Q => buf2_missed_samp_reg(12),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[8]_i_1_n_0\,
      CO(3) => \buf2_missed_samp_reg[12]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[12]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[12]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[12]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[12]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[12]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[12]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(15 downto 12)
    );
\buf2_missed_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1_n_6\,
      Q => buf2_missed_samp_reg(13),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1_n_5\,
      Q => buf2_missed_samp_reg(14),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[12]_i_1_n_4\,
      Q => buf2_missed_samp_reg(15),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1_n_7\,
      Q => buf2_missed_samp_reg(16),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[12]_i_1_n_0\,
      CO(3) => \buf2_missed_samp_reg[16]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[16]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[16]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[16]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[16]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[16]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[16]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(19 downto 16)
    );
\buf2_missed_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1_n_6\,
      Q => buf2_missed_samp_reg(17),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1_n_5\,
      Q => buf2_missed_samp_reg(18),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[16]_i_1_n_4\,
      Q => buf2_missed_samp_reg(19),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3_n_6\,
      Q => buf2_missed_samp_reg(1),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1_n_7\,
      Q => buf2_missed_samp_reg(20),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[16]_i_1_n_0\,
      CO(3) => \buf2_missed_samp_reg[20]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[20]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[20]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[20]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[20]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[20]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[20]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(23 downto 20)
    );
\buf2_missed_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1_n_6\,
      Q => buf2_missed_samp_reg(21),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1_n_5\,
      Q => buf2_missed_samp_reg(22),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[20]_i_1_n_4\,
      Q => buf2_missed_samp_reg(23),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1_n_7\,
      Q => buf2_missed_samp_reg(24),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[20]_i_1_n_0\,
      CO(3) => \buf2_missed_samp_reg[24]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[24]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[24]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[24]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[24]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[24]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[24]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(27 downto 24)
    );
\buf2_missed_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1_n_6\,
      Q => buf2_missed_samp_reg(25),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1_n_5\,
      Q => buf2_missed_samp_reg(26),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[24]_i_1_n_4\,
      Q => buf2_missed_samp_reg(27),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1_n_7\,
      Q => buf2_missed_samp_reg(28),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[24]_i_1_n_0\,
      CO(3) => \NLW_buf2_missed_samp_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buf2_missed_samp_reg[28]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[28]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[28]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[28]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[28]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[28]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(31 downto 28)
    );
\buf2_missed_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1_n_6\,
      Q => buf2_missed_samp_reg(29),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3_n_5\,
      Q => buf2_missed_samp_reg(2),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1_n_5\,
      Q => buf2_missed_samp_reg(30),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[28]_i_1_n_4\,
      Q => buf2_missed_samp_reg(31),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[0]_i_3_n_4\,
      Q => buf2_missed_samp_reg(3),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1_n_7\,
      Q => buf2_missed_samp_reg(4),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[0]_i_3_n_0\,
      CO(3) => \buf2_missed_samp_reg[4]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[4]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[4]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[4]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[4]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[4]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[4]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(7 downto 4)
    );
\buf2_missed_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1_n_6\,
      Q => buf2_missed_samp_reg(5),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1_n_5\,
      Q => buf2_missed_samp_reg(6),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[4]_i_1_n_4\,
      Q => buf2_missed_samp_reg(7),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1_n_7\,
      Q => buf2_missed_samp_reg(8),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_missed_samp_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf2_missed_samp_reg[4]_i_1_n_0\,
      CO(3) => \buf2_missed_samp_reg[8]_i_1_n_0\,
      CO(2) => \buf2_missed_samp_reg[8]_i_1_n_1\,
      CO(1) => \buf2_missed_samp_reg[8]_i_1_n_2\,
      CO(0) => \buf2_missed_samp_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf2_missed_samp_reg[8]_i_1_n_4\,
      O(2) => \buf2_missed_samp_reg[8]_i_1_n_5\,
      O(1) => \buf2_missed_samp_reg[8]_i_1_n_6\,
      O(0) => \buf2_missed_samp_reg[8]_i_1_n_7\,
      S(3 downto 0) => buf2_missed_samp_reg(11 downto 8)
    );
\buf2_missed_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => buf2_missed_samp0,
      D => \buf2_missed_samp_reg[8]_i_1_n_6\,
      Q => buf2_missed_samp_reg(9),
      R => U_dma_s2mm_data_ctrl_n_10
    );
\buf2_ms_lvl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0EEE"
    )
        port map (
      I0 => \buf1_full_i_2__0_n_0\,
      I1 => \^req_buf_addr_sel_p1_reg_0\,
      I2 => \^next_buf_full_reg_0\,
      I3 => axi_last_r2,
      I4 => cfg_dma_sts_reg(4),
      O => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F8"
    )
        port map (
      I0 => \^next_buf_full_reg_0\,
      I1 => axi_last_r2,
      I2 => \^req_buf_addr_sel_p1_reg_0\,
      I3 => cfg_dma_sts_reg(4),
      I4 => \buf1_full_i_2__0_n_0\,
      O => \buf2_ms_lvl[9]_i_2_n_0\
    );
\buf2_ms_lvl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[0]_i_1_n_0\,
      Q => buf2_ms_lvl(0),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[1]_i_1_n_0\,
      Q => buf2_ms_lvl(1),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[2]_i_1_n_0\,
      Q => buf2_ms_lvl(2),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[3]_i_1_n_0\,
      Q => buf2_ms_lvl(3),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[4]_i_1_n_0\,
      Q => buf2_ms_lvl(4),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[5]_i_1_n_0\,
      Q => buf2_ms_lvl(5),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[6]_i_1_n_0\,
      Q => buf2_ms_lvl(6),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[7]_i_1_n_0\,
      Q => buf2_ms_lvl(7),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[8]_i_1_n_0\,
      Q => buf2_ms_lvl(8),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
\buf2_ms_lvl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \buf2_ms_lvl[9]_i_2_n_0\,
      D => \buf1_ms_lvl[9]_i_3_n_0\,
      Q => buf2_ms_lvl(9),
      R => \buf2_ms_lvl[9]_i_1_n_0\
    );
buf2_ovr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => cfg_dma_sts_reg(3),
      I1 => next_buf_full1,
      I2 => cfg_dma_sts_reg(1),
      I3 => cfg_dma_sts_reg(4),
      I4 => \buf1_full_i_2__0_n_0\,
      I5 => cfg_dma_ctrl_reg_0(3),
      O => buf2_ovr_i_1_n_0
    );
buf2_ovr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => buf2_ovr_i_1_n_0,
      Q => cfg_dma_sts_reg(3),
      R => '0'
    );
ctl_start_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(0),
      I1 => \^cfg_trig_mask_reg[1]\,
      I2 => bit_start_0,
      O => trig_out1
    );
fifo_dis_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => fifo_dis_reg_2,
      Q => \^fifo_dis_reg_1\,
      R => '0'
    );
\fifo_rst_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\fifo_rst_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\fifo_rst_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fifo_rst_cnt_reg(2),
      I1 => fifo_rst_cnt_reg(1),
      I2 => fifo_rst_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\fifo_rst_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\fifo_rst_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => fifo_rst_cnt_reg(4),
      I1 => fifo_rst_cnt_reg(2),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(0),
      I4 => fifo_rst_cnt_reg(3),
      O => \p_0_in__0\(4)
    );
\fifo_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => fifo_rst_cnt_reg(0),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => fifo_rst_cnt_reg(1),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => fifo_rst_cnt_reg(2),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => fifo_rst_cnt_reg(3),
      R => fifo_rst_cnt
    );
\fifo_rst_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => fifo_rst_cnt_reg(4),
      R => fifo_rst_cnt
    );
fifo_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^state_cs_reg[0]_1\,
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[1]_0\,
      O => fifo_rst_cnt
    );
fifo_rst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fifo_rst_cnt_reg(1),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(2),
      I3 => fifo_rst_cnt_reg(4),
      I4 => fifo_rst_cnt_reg(3),
      O => fifo_rst_i_2_n_0
    );
fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => fifo_rst_i_2_n_0,
      Q => \^rst\,
      R => fifo_rst_cnt
    );
first_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => first_rst_reg_0,
      Q => \^first_rst\,
      R => '0'
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(7),
      O => \i__carry_i_1__3_n_0\
    );
intr_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^intr_reg__0_0\,
      I1 => osc2_dma_intr,
      O => intr
    );
\intr_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^intr_reg__0_0\,
      I1 => intr_reg,
      O => intr_cnt0
    );
intr_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_cs_reg[2]_0\,
      I1 => \^state_cs_reg[1]_0\,
      O => intr_i_3_n_0
    );
\intr_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_data_ctrl_n_15,
      Q => \^intr_reg__0_0\,
      R => '0'
    );
\m_axi_awlen[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rd_data(0),
      O => m_axi_awlen0(0)
    );
\m_axi_awlen[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_rd_data(0),
      I1 => fifo_rd_data(1),
      O => \m_axi_awlen[1]_i_1_n_0\
    );
\m_axi_awlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => fifo_rd_data(1),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(2),
      O => \m_axi_awlen[2]_i_1_n_0\
    );
\m_axi_awlen[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => fifo_rd_data(2),
      I1 => fifo_rd_data(0),
      I2 => fifo_rd_data(1),
      I3 => fifo_rd_data(3),
      O => \m_axi_awlen[3]_i_1_n_0\
    );
\m_axi_awlen[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => fifo_rd_data(3),
      I1 => fifo_rd_data(1),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(2),
      I4 => fifo_rd_data(4),
      O => \m_axi_awlen[4]_i_1_n_0\
    );
\m_axi_awlen[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => fifo_rd_data(2),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(1),
      I4 => fifo_rd_data(3),
      I5 => fifo_rd_data(5),
      O => \m_axi_awlen[5]_i_1_n_0\
    );
\m_axi_awlen[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_axi_awlen[7]_i_3_n_0\,
      I1 => fifo_rd_data(6),
      O => \m_axi_awlen[6]_i_1_n_0\
    );
\m_axi_awlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_cs_reg[0]_1\,
      I1 => \^state_cs_reg[1]_0\,
      I2 => \^state_cs_reg[2]_0\,
      O => \m_axi_awlen[7]_i_1_n_0\
    );
\m_axi_awlen[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_axi_awlen[7]_i_3_n_0\,
      I1 => fifo_rd_data(6),
      O => \m_axi_awlen[7]_i_2_n_0\
    );
\m_axi_awlen[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => fifo_rd_data(4),
      I1 => fifo_rd_data(2),
      I2 => fifo_rd_data(0),
      I3 => fifo_rd_data(1),
      I4 => fifo_rd_data(3),
      I5 => fifo_rd_data(5),
      O => \m_axi_awlen[7]_i_3_n_0\
    );
\m_axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => m_axi_awlen0(0),
      Q => \^m_axi_osc1_awlen\(0),
      R => '0'
    );
\m_axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[1]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(1),
      R => '0'
    );
\m_axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[2]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(2),
      R => '0'
    );
\m_axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[3]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(3),
      R => '0'
    );
\m_axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[4]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(4),
      R => '0'
    );
\m_axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[5]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(5),
      R => '0'
    );
\m_axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[6]_i_1_n_0\,
      Q => \^m_axi_osc1_awlen\(6),
      R => '0'
    );
\m_axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => \m_axi_awlen[7]_i_2_n_0\,
      Q => \^m_axi_osc1_awlen\(7),
      R => '0'
    );
m_axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => m_axi_awvalid_reg_0,
      Q => \^m_axi_osc1_awvalid\,
      R => clear
    );
mode_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => mode_reg_1,
      Q => \^mode_reg_0\,
      R => clear
    );
next_buf_full1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_buf_full1_carry_n_0,
      CO(2) => next_buf_full1_carry_n_1,
      CO(1) => next_buf_full1_carry_n_2,
      CO(0) => next_buf_full1_carry_n_3,
      CYINIT => '1',
      DI(3) => next_buf_full1_carry_i_1_n_0,
      DI(2) => next_buf_full1_carry_i_2_n_0,
      DI(1) => next_buf_full1_carry_i_3_n_0,
      DI(0) => next_buf_full1_carry_i_4_n_0,
      O(3 downto 0) => NLW_next_buf_full1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => next_buf_full1_carry_i_5_n_0,
      S(2) => next_buf_full1_carry_i_6_n_0,
      S(1) => next_buf_full1_carry_i_7_n_0,
      S(0) => next_buf_full1_carry_i_8_n_0
    );
\next_buf_full1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_buf_full1_carry_n_0,
      CO(3) => \next_buf_full1_carry__0_n_0\,
      CO(2) => \next_buf_full1_carry__0_n_1\,
      CO(1) => \next_buf_full1_carry__0_n_2\,
      CO(0) => \next_buf_full1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__0_i_1_n_0\,
      DI(2) => \next_buf_full1_carry__0_i_2_n_0\,
      DI(1) => \next_buf_full1_carry__0_i_3_n_0\,
      DI(0) => \next_buf_full1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__0_i_5_n_0\,
      S(2) => \next_buf_full1_carry__0_i_6_n_0\,
      S(1) => \next_buf_full1_carry__0_i_7_n_0\,
      S(0) => \next_buf_full1_carry__0_i_8_n_0\
    );
\next_buf_full1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(15),
      I1 => next_buf_full2(15),
      I2 => next_buf_full20_in(14),
      I3 => next_buf_full2(14),
      O => \next_buf_full1_carry__0_i_1_n_0\
    );
\next_buf_full1_carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => next_buf_full1_carry_i_9_n_0,
      CO(3) => \next_buf_full1_carry__0_i_10_n_0\,
      CO(2) => \next_buf_full1_carry__0_i_10_n_1\,
      CO(1) => \next_buf_full1_carry__0_i_10_n_2\,
      CO(0) => \next_buf_full1_carry__0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[11]\,
      DI(2) => \req_buf_addr_reg_n_0_[10]\,
      DI(1) => \req_buf_addr_reg_n_0_[9]\,
      DI(0) => \req_buf_addr_reg_n_0_[8]\,
      O(3 downto 0) => next_buf_full2(11 downto 8),
      S(3) => \next_buf_full1_carry__0_i_15_n_0\,
      S(2) => \next_buf_full1_carry__0_i_16_n_0\,
      S(1) => \next_buf_full1_carry__0_i_17_n_0\,
      S(0) => \next_buf_full1_carry__0_i_18_n_0\
    );
\next_buf_full1_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[15]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(15),
      O => \next_buf_full1_carry__0_i_11_n_0\
    );
\next_buf_full1_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[14]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(14),
      O => \next_buf_full1_carry__0_i_12_n_0\
    );
\next_buf_full1_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[13]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(13),
      O => \next_buf_full1_carry__0_i_13_n_0\
    );
\next_buf_full1_carry__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[12]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(12),
      O => \next_buf_full1_carry__0_i_14_n_0\
    );
\next_buf_full1_carry__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[11]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(11),
      O => \next_buf_full1_carry__0_i_15_n_0\
    );
\next_buf_full1_carry__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[10]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(10),
      O => \next_buf_full1_carry__0_i_16_n_0\
    );
\next_buf_full1_carry__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[9]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(9),
      O => \next_buf_full1_carry__0_i_17_n_0\
    );
\next_buf_full1_carry__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[8]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(8),
      O => \next_buf_full1_carry__0_i_18_n_0\
    );
\next_buf_full1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(13),
      I1 => next_buf_full2(13),
      I2 => next_buf_full20_in(12),
      I3 => next_buf_full2(12),
      O => \next_buf_full1_carry__0_i_2_n_0\
    );
\next_buf_full1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(11),
      I1 => next_buf_full2(11),
      I2 => next_buf_full20_in(10),
      I3 => next_buf_full2(10),
      O => \next_buf_full1_carry__0_i_3_n_0\
    );
\next_buf_full1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(9),
      I1 => next_buf_full2(9),
      I2 => next_buf_full20_in(8),
      I3 => next_buf_full2(8),
      O => \next_buf_full1_carry__0_i_4_n_0\
    );
\next_buf_full1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(15),
      I1 => next_buf_full20_in(15),
      I2 => next_buf_full2(14),
      I3 => next_buf_full20_in(14),
      O => \next_buf_full1_carry__0_i_5_n_0\
    );
\next_buf_full1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(13),
      I1 => next_buf_full20_in(13),
      I2 => next_buf_full2(12),
      I3 => next_buf_full20_in(12),
      O => \next_buf_full1_carry__0_i_6_n_0\
    );
\next_buf_full1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(11),
      I1 => next_buf_full20_in(11),
      I2 => next_buf_full2(10),
      I3 => next_buf_full20_in(10),
      O => \next_buf_full1_carry__0_i_7_n_0\
    );
\next_buf_full1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(9),
      I1 => next_buf_full20_in(9),
      I2 => next_buf_full2(8),
      I3 => next_buf_full20_in(8),
      O => \next_buf_full1_carry__0_i_8_n_0\
    );
\next_buf_full1_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_i_10_n_0\,
      CO(3) => \next_buf_full1_carry__0_i_9_n_0\,
      CO(2) => \next_buf_full1_carry__0_i_9_n_1\,
      CO(1) => \next_buf_full1_carry__0_i_9_n_2\,
      CO(0) => \next_buf_full1_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[15]\,
      DI(2) => \req_buf_addr_reg_n_0_[14]\,
      DI(1) => \req_buf_addr_reg_n_0_[13]\,
      DI(0) => \req_buf_addr_reg_n_0_[12]\,
      O(3 downto 0) => next_buf_full2(15 downto 12),
      S(3) => \next_buf_full1_carry__0_i_11_n_0\,
      S(2) => \next_buf_full1_carry__0_i_12_n_0\,
      S(1) => \next_buf_full1_carry__0_i_13_n_0\,
      S(0) => \next_buf_full1_carry__0_i_14_n_0\
    );
\next_buf_full1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_n_0\,
      CO(3) => \next_buf_full1_carry__1_n_0\,
      CO(2) => \next_buf_full1_carry__1_n_1\,
      CO(1) => \next_buf_full1_carry__1_n_2\,
      CO(0) => \next_buf_full1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__1_i_1_n_0\,
      DI(2) => \next_buf_full1_carry__1_i_2_n_0\,
      DI(1) => \next_buf_full1_carry__1_i_3_n_0\,
      DI(0) => \next_buf_full1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__1_i_5_n_0\,
      S(2) => \next_buf_full1_carry__1_i_6_n_0\,
      S(1) => \next_buf_full1_carry__1_i_7_n_0\,
      S(0) => \next_buf_full1_carry__1_i_8_n_0\
    );
\next_buf_full1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(23),
      I1 => next_buf_full2(23),
      I2 => next_buf_full20_in(22),
      I3 => next_buf_full2(22),
      O => \next_buf_full1_carry__1_i_1_n_0\
    );
\next_buf_full1_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__0_i_9_n_0\,
      CO(3) => \next_buf_full1_carry__1_i_10_n_0\,
      CO(2) => \next_buf_full1_carry__1_i_10_n_1\,
      CO(1) => \next_buf_full1_carry__1_i_10_n_2\,
      CO(0) => \next_buf_full1_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \req_buf_addr_reg_n_0_[16]\,
      O(3 downto 0) => next_buf_full2(19 downto 16),
      S(3) => \req_buf_addr_reg_n_0_[19]\,
      S(2) => \req_buf_addr_reg_n_0_[18]\,
      S(1) => \req_buf_addr_reg_n_0_[17]\,
      S(0) => \next_buf_full1_carry__1_i_11_n_0\
    );
\next_buf_full1_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[16]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(16),
      O => \next_buf_full1_carry__1_i_11_n_0\
    );
\next_buf_full1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(21),
      I1 => next_buf_full2(21),
      I2 => next_buf_full20_in(20),
      I3 => next_buf_full2(20),
      O => \next_buf_full1_carry__1_i_2_n_0\
    );
\next_buf_full1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(19),
      I1 => next_buf_full2(19),
      I2 => next_buf_full20_in(18),
      I3 => next_buf_full2(18),
      O => \next_buf_full1_carry__1_i_3_n_0\
    );
\next_buf_full1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(17),
      I1 => next_buf_full2(17),
      I2 => next_buf_full20_in(16),
      I3 => next_buf_full2(16),
      O => \next_buf_full1_carry__1_i_4_n_0\
    );
\next_buf_full1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(23),
      I1 => next_buf_full20_in(23),
      I2 => next_buf_full2(22),
      I3 => next_buf_full20_in(22),
      O => \next_buf_full1_carry__1_i_5_n_0\
    );
\next_buf_full1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(21),
      I1 => next_buf_full20_in(21),
      I2 => next_buf_full2(20),
      I3 => next_buf_full20_in(20),
      O => \next_buf_full1_carry__1_i_6_n_0\
    );
\next_buf_full1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(19),
      I1 => next_buf_full20_in(19),
      I2 => next_buf_full2(18),
      I3 => next_buf_full20_in(18),
      O => \next_buf_full1_carry__1_i_7_n_0\
    );
\next_buf_full1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(17),
      I1 => next_buf_full20_in(17),
      I2 => next_buf_full2(16),
      I3 => next_buf_full20_in(16),
      O => \next_buf_full1_carry__1_i_8_n_0\
    );
\next_buf_full1_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_i_10_n_0\,
      CO(3) => \next_buf_full1_carry__1_i_9_n_0\,
      CO(2) => \next_buf_full1_carry__1_i_9_n_1\,
      CO(1) => \next_buf_full1_carry__1_i_9_n_2\,
      CO(0) => \next_buf_full1_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(23 downto 20),
      S(3) => \req_buf_addr_reg_n_0_[23]\,
      S(2) => \req_buf_addr_reg_n_0_[22]\,
      S(1) => \req_buf_addr_reg_n_0_[21]\,
      S(0) => \req_buf_addr_reg_n_0_[20]\
    );
\next_buf_full1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_n_0\,
      CO(3) => next_buf_full1,
      CO(2) => \next_buf_full1_carry__2_n_1\,
      CO(1) => \next_buf_full1_carry__2_n_2\,
      CO(0) => \next_buf_full1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \next_buf_full1_carry__2_i_1_n_0\,
      DI(2) => \next_buf_full1_carry__2_i_2_n_0\,
      DI(1) => \next_buf_full1_carry__2_i_3_n_0\,
      DI(0) => \next_buf_full1_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_next_buf_full1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_buf_full1_carry__2_i_5_n_0\,
      S(2) => \next_buf_full1_carry__2_i_6_n_0\,
      S(1) => \next_buf_full1_carry__2_i_7_n_0\,
      S(0) => \next_buf_full1_carry__2_i_8_n_0\
    );
\next_buf_full1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(31),
      I1 => next_buf_full2(31),
      I2 => next_buf_full20_in(30),
      I3 => next_buf_full2(30),
      O => \next_buf_full1_carry__2_i_1_n_0\
    );
\next_buf_full1_carry__2_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__1_i_9_n_0\,
      CO(3) => \next_buf_full1_carry__2_i_10_n_0\,
      CO(2) => \next_buf_full1_carry__2_i_10_n_1\,
      CO(1) => \next_buf_full1_carry__2_i_10_n_2\,
      CO(0) => \next_buf_full1_carry__2_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(27 downto 24),
      S(3) => \req_buf_addr_reg_n_0_[27]\,
      S(2) => \req_buf_addr_reg_n_0_[26]\,
      S(1) => \req_buf_addr_reg_n_0_[25]\,
      S(0) => \req_buf_addr_reg_n_0_[24]\
    );
\next_buf_full1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(29),
      I1 => next_buf_full2(29),
      I2 => next_buf_full20_in(28),
      I3 => next_buf_full2(28),
      O => \next_buf_full1_carry__2_i_2_n_0\
    );
\next_buf_full1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(27),
      I1 => next_buf_full2(27),
      I2 => next_buf_full20_in(26),
      I3 => next_buf_full2(26),
      O => \next_buf_full1_carry__2_i_3_n_0\
    );
\next_buf_full1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(25),
      I1 => next_buf_full2(25),
      I2 => next_buf_full20_in(24),
      I3 => next_buf_full2(24),
      O => \next_buf_full1_carry__2_i_4_n_0\
    );
\next_buf_full1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(31),
      I1 => next_buf_full20_in(31),
      I2 => next_buf_full2(30),
      I3 => next_buf_full20_in(30),
      O => \next_buf_full1_carry__2_i_5_n_0\
    );
\next_buf_full1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(29),
      I1 => next_buf_full20_in(29),
      I2 => next_buf_full2(28),
      I3 => next_buf_full20_in(28),
      O => \next_buf_full1_carry__2_i_6_n_0\
    );
\next_buf_full1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(27),
      I1 => next_buf_full20_in(27),
      I2 => next_buf_full2(26),
      I3 => next_buf_full20_in(26),
      O => \next_buf_full1_carry__2_i_7_n_0\
    );
\next_buf_full1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(25),
      I1 => next_buf_full20_in(25),
      I2 => next_buf_full2(24),
      I3 => next_buf_full20_in(24),
      O => \next_buf_full1_carry__2_i_8_n_0\
    );
\next_buf_full1_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full1_carry__2_i_10_n_0\,
      CO(3) => \NLW_next_buf_full1_carry__2_i_9_CO_UNCONNECTED\(3),
      CO(2) => \next_buf_full1_carry__2_i_9_n_1\,
      CO(1) => \next_buf_full1_carry__2_i_9_n_2\,
      CO(0) => \next_buf_full1_carry__2_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full2(31 downto 28),
      S(3) => \req_buf_addr_reg_n_0_[31]\,
      S(2) => \req_buf_addr_reg_n_0_[30]\,
      S(1) => \req_buf_addr_reg_n_0_[29]\,
      S(0) => \req_buf_addr_reg_n_0_[28]\
    );
next_buf_full1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => next_buf_full20_in(7),
      I1 => next_buf_full2(7),
      I2 => next_buf_full20_in(6),
      I3 => next_buf_full2(6),
      O => next_buf_full1_carry_i_1_n_0
    );
next_buf_full1_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_buf_full1_carry_i_10_n_0,
      CO(2) => next_buf_full1_carry_i_10_n_1,
      CO(1) => next_buf_full1_carry_i_10_n_2,
      CO(0) => next_buf_full1_carry_i_10_n_3,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[3]\,
      DI(2) => \req_buf_addr_reg_n_0_[2]\,
      DI(1) => \req_buf_addr_reg_n_0_[1]\,
      DI(0) => \req_buf_addr_reg_n_0_[0]\,
      O(3 downto 0) => next_buf_full2(3 downto 0),
      S(3) => next_buf_full1_carry_i_15_n_0,
      S(2) => next_buf_full1_carry_i_16_n_0,
      S(1) => next_buf_full1_carry_i_17_n_0,
      S(0) => next_buf_full1_carry_i_18_n_0
    );
next_buf_full1_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[7]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(7),
      O => next_buf_full1_carry_i_11_n_0
    );
next_buf_full1_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[6]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(6),
      O => next_buf_full1_carry_i_12_n_0
    );
next_buf_full1_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[5]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(5),
      O => next_buf_full1_carry_i_13_n_0
    );
next_buf_full1_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[4]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(4),
      O => next_buf_full1_carry_i_14_n_0
    );
next_buf_full1_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[3]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(3),
      O => next_buf_full1_carry_i_15_n_0
    );
next_buf_full1_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[2]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(2),
      O => next_buf_full1_carry_i_16_n_0
    );
next_buf_full1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[1]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(1),
      O => next_buf_full1_carry_i_17_n_0
    );
next_buf_full1_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \req_buf_addr_reg_n_0_[0]\,
      I1 => \next_buf_full1_carry__1_i_10_0\(0),
      O => next_buf_full1_carry_i_18_n_0
    );
next_buf_full1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(5),
      I1 => next_buf_full2(5),
      I2 => \^req_addr_reg[31]_0\(4),
      I3 => next_buf_full2(4),
      O => next_buf_full1_carry_i_2_n_0
    );
next_buf_full1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(3),
      I1 => next_buf_full2(3),
      I2 => \^req_addr_reg[31]_0\(2),
      I3 => next_buf_full2(2),
      O => next_buf_full1_carry_i_3_n_0
    );
next_buf_full1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(1),
      I1 => next_buf_full2(1),
      I2 => \^req_addr_reg[31]_0\(0),
      I3 => next_buf_full2(0),
      O => next_buf_full1_carry_i_4_n_0
    );
next_buf_full1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(7),
      I1 => next_buf_full20_in(7),
      I2 => next_buf_full2(6),
      I3 => next_buf_full20_in(6),
      O => next_buf_full1_carry_i_5_n_0
    );
next_buf_full1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(5),
      I1 => \^req_addr_reg[31]_0\(5),
      I2 => next_buf_full2(4),
      I3 => \^req_addr_reg[31]_0\(4),
      O => next_buf_full1_carry_i_6_n_0
    );
next_buf_full1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(3),
      I1 => \^req_addr_reg[31]_0\(3),
      I2 => next_buf_full2(2),
      I3 => \^req_addr_reg[31]_0\(2),
      O => next_buf_full1_carry_i_7_n_0
    );
next_buf_full1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => next_buf_full2(1),
      I1 => \^req_addr_reg[31]_0\(1),
      I2 => next_buf_full2(0),
      I3 => \^req_addr_reg[31]_0\(0),
      O => next_buf_full1_carry_i_8_n_0
    );
next_buf_full1_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => next_buf_full1_carry_i_10_n_0,
      CO(3) => next_buf_full1_carry_i_9_n_0,
      CO(2) => next_buf_full1_carry_i_9_n_1,
      CO(1) => next_buf_full1_carry_i_9_n_2,
      CO(0) => next_buf_full1_carry_i_9_n_3,
      CYINIT => '0',
      DI(3) => \req_buf_addr_reg_n_0_[7]\,
      DI(2) => \req_buf_addr_reg_n_0_[6]\,
      DI(1) => \req_buf_addr_reg_n_0_[5]\,
      DI(0) => \req_buf_addr_reg_n_0_[4]\,
      O(3 downto 0) => next_buf_full2(7 downto 4),
      S(3) => next_buf_full1_carry_i_11_n_0,
      S(2) => next_buf_full1_carry_i_12_n_0,
      S(1) => next_buf_full1_carry_i_13_n_0,
      S(0) => next_buf_full1_carry_i_14_n_0
    );
\next_buf_full2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_buf_full2_inferred__0/i__carry_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^req_addr_reg[31]_0\(7),
      DI(0) => '0',
      O(3 downto 0) => next_buf_full20_in(9 downto 6),
      S(3 downto 2) => \^req_addr_reg[31]_0\(9 downto 8),
      S(1) => \i__carry_i_1__3_n_0\,
      S(0) => \^req_addr_reg[31]_0\(6)
    );
\next_buf_full2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__0_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__0_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__0_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(13 downto 10),
      S(3 downto 0) => \^req_addr_reg[31]_0\(13 downto 10)
    );
\next_buf_full2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__0_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__1_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__1_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__1_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(17 downto 14),
      S(3 downto 0) => \^req_addr_reg[31]_0\(17 downto 14)
    );
\next_buf_full2_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__1_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__2_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__2_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__2_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(21 downto 18),
      S(3 downto 0) => \^req_addr_reg[31]_0\(21 downto 18)
    );
\next_buf_full2_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__2_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__3_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__3_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__3_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(25 downto 22),
      S(3 downto 0) => \^req_addr_reg[31]_0\(25 downto 22)
    );
\next_buf_full2_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__3_n_0\,
      CO(3) => \next_buf_full2_inferred__0/i__carry__4_n_0\,
      CO(2) => \next_buf_full2_inferred__0/i__carry__4_n_1\,
      CO(1) => \next_buf_full2_inferred__0/i__carry__4_n_2\,
      CO(0) => \next_buf_full2_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_buf_full20_in(29 downto 26),
      S(3 downto 0) => \^req_addr_reg[31]_0\(29 downto 26)
    );
\next_buf_full2_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_buf_full2_inferred__0/i__carry__4_n_0\,
      CO(3 downto 1) => \NLW_next_buf_full2_inferred__0/i__carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \next_buf_full2_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_next_buf_full2_inferred__0/i__carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => next_buf_full20_in(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^req_addr_reg[31]_0\(31 downto 30)
    );
next_buf_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101110"
    )
        port map (
      I0 => \buf1_full_i_2__0_n_0\,
      I1 => cfg_dma_ctrl_reg_0(2),
      I2 => \^next_buf_full_reg_0\,
      I3 => next_buf_full1,
      I4 => \req_buf_addr[31]_i_4_n_0\,
      I5 => cfg_dma_ctrl_reg_0(3),
      O => next_buf_full_i_1_n_0
    );
next_buf_full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => next_buf_full_i_1_n_0,
      Q => \^next_buf_full_reg_0\,
      R => '0'
    );
\reg_ctrl[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(0),
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \^s_axi_reg_araddr[6]\,
      I3 => \^s_axi_reg_araddr[2]\,
      I4 => \^s_axi_reg_araddr[7]\,
      O => \reg_ctrl[0]_i_1_n_0\
    );
\reg_ctrl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(1),
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \^s_axi_reg_araddr[6]\,
      I3 => \^s_axi_reg_araddr[2]\,
      I4 => \^s_axi_reg_araddr[7]\,
      O => \reg_ctrl[1]_i_1_n_0\
    );
\reg_ctrl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF202020"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(2),
      I1 => \reg_ctrl[3]_i_2_n_0\,
      I2 => \^s_axi_reg_araddr[7]\,
      I3 => \reg_ctrl[3]_i_3_n_0\,
      I4 => cfg_dma_ctrl_reg_0(2),
      O => \reg_ctrl[2]_i_1_n_0\
    );
\reg_ctrl[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^s_axi_reg_araddr[7]\,
      I1 => \^s_axi_reg_araddr[2]\,
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(0),
      I5 => bram_addr_a(3),
      O => reg_ctrl122_out
    );
\reg_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => osc1_reg_wr_we,
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(1),
      O => \^s_axi_reg_araddr[7]\
    );
\reg_ctrl[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(4),
      O => \^s_axi_reg_araddr[2]\
    );
\reg_ctrl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF202020"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(3),
      I1 => \reg_ctrl[3]_i_2_n_0\,
      I2 => \^s_axi_reg_araddr[7]\,
      I3 => \reg_ctrl[3]_i_3_n_0\,
      I4 => cfg_dma_ctrl_reg_0(3),
      O => \reg_ctrl[3]_i_1_n_0\
    );
\reg_ctrl[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(4),
      O => \reg_ctrl[3]_i_2_n_0\
    );
\reg_ctrl[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^state_cs_reg[1]_0\,
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[0]_1\,
      O => \reg_ctrl[3]_i_3_n_0\
    );
\reg_ctrl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(4),
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \^s_axi_reg_araddr[6]\,
      I3 => \^s_axi_reg_araddr[2]\,
      I4 => \^s_axi_reg_araddr[7]\,
      O => \reg_ctrl[4]_i_1_n_0\
    );
\reg_ctrl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(8),
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \^s_axi_reg_araddr[6]\,
      I3 => \^s_axi_reg_araddr[2]\,
      I4 => \^s_axi_reg_araddr[7]\,
      O => \reg_ctrl[8]_i_1_n_0\
    );
\reg_ctrl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \reg_ctrl_reg[31]_0\(9),
      I1 => \^s_axi_reg_araddr[3]\,
      I2 => \^s_axi_reg_araddr[6]\,
      I3 => \^s_axi_reg_araddr[2]\,
      I4 => \^s_axi_reg_araddr[7]\,
      O => \reg_ctrl[9]_i_1_n_0\
    );
\reg_ctrl[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(3),
      O => \^s_axi_reg_araddr[3]\
    );
\reg_ctrl[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(5),
      O => \^s_axi_reg_araddr[6]\
    );
\reg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[0]_i_1_n_0\,
      Q => cfg_dma_ctrl_reg_0(0),
      R => clear
    );
\reg_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(10),
      Q => cfg_dma_ctrl_reg_0(10),
      R => clear
    );
\reg_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(11),
      Q => cfg_dma_ctrl_reg_0(11),
      R => clear
    );
\reg_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(12),
      Q => cfg_dma_ctrl_reg_0(12),
      R => clear
    );
\reg_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(13),
      Q => cfg_dma_ctrl_reg_0(13),
      R => clear
    );
\reg_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(14),
      Q => cfg_dma_ctrl_reg_0(14),
      R => clear
    );
\reg_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(15),
      Q => cfg_dma_ctrl_reg_0(15),
      R => clear
    );
\reg_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(16),
      Q => cfg_dma_ctrl_reg_0(16),
      R => clear
    );
\reg_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(17),
      Q => cfg_dma_ctrl_reg_0(17),
      R => clear
    );
\reg_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(18),
      Q => cfg_dma_ctrl_reg_0(18),
      R => clear
    );
\reg_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(19),
      Q => cfg_dma_ctrl_reg_0(19),
      R => clear
    );
\reg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[1]_i_1_n_0\,
      Q => cfg_dma_ctrl_reg_0(1),
      R => clear
    );
\reg_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(20),
      Q => cfg_dma_ctrl_reg_0(20),
      R => clear
    );
\reg_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(21),
      Q => cfg_dma_ctrl_reg_0(21),
      R => clear
    );
\reg_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(22),
      Q => cfg_dma_ctrl_reg_0(22),
      R => clear
    );
\reg_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(23),
      Q => cfg_dma_ctrl_reg_0(23),
      R => clear
    );
\reg_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(24),
      Q => cfg_dma_ctrl_reg_0(24),
      R => clear
    );
\reg_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(25),
      Q => cfg_dma_ctrl_reg_0(25),
      R => clear
    );
\reg_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(26),
      Q => cfg_dma_ctrl_reg_0(26),
      R => clear
    );
\reg_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(27),
      Q => cfg_dma_ctrl_reg_0(27),
      R => clear
    );
\reg_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(28),
      Q => cfg_dma_ctrl_reg_0(28),
      R => clear
    );
\reg_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(29),
      Q => cfg_dma_ctrl_reg_0(29),
      R => clear
    );
\reg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[2]_i_1_n_0\,
      Q => cfg_dma_ctrl_reg_0(2),
      R => clear
    );
\reg_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(30),
      Q => cfg_dma_ctrl_reg_0(30),
      R => clear
    );
\reg_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(31),
      Q => cfg_dma_ctrl_reg_0(31),
      R => clear
    );
\reg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[3]_i_1_n_0\,
      Q => cfg_dma_ctrl_reg_0(3),
      R => clear
    );
\reg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[4]_i_1_n_0\,
      Q => cfg_dma_ctrl_reg_0(4),
      R => clear
    );
\reg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(5),
      Q => cfg_dma_ctrl_reg_0(5),
      R => clear
    );
\reg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(6),
      Q => cfg_dma_ctrl_reg_0(6),
      R => clear
    );
\reg_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => reg_ctrl122_out,
      D => \reg_ctrl_reg[31]_0\(7),
      Q => cfg_dma_ctrl_reg_0(7),
      R => clear
    );
\reg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[8]_i_1_n_0\,
      Q => \^reg_ctrl_reg[9]_0\(0),
      R => clear
    );
\reg_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \reg_ctrl[9]_i_1_n_0\,
      Q => \^reg_ctrl_reg[9]_0\(1),
      R => clear
    );
\reg_rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DFF0C1D1D0C0C"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_i_2_n_0\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[0]\,
      I3 => \reg_rd_data_reg[0]_0\,
      I4 => \reg_rd_data_reg[1]\,
      I5 => \reg_rd_data_reg[2]\,
      O => D(0)
    );
\reg_rd_data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(0),
      I1 => \reg_rd_data_reg[15]_i_9_1\(0),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \reg_rd_data[0]_i_5_0\,
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => cfg_dma_ctrl_reg_0(0),
      O => \reg_rd_data[0]_i_10_n_0\
    );
\reg_rd_data[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => \reg_rd_data_reg[2]\,
      I1 => \^req_addr_reg[31]_0\(0),
      I2 => \reg_rd_data[2]_i_8_0\,
      I3 => \reg_rd_data[17]_i_5_0\(0),
      O => \reg_rd_data[0]_i_12_n_0\
    );
\reg_rd_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_rd_data[0]_i_9_n_0\,
      I1 => \reg_rd_data[0]_i_10_n_0\,
      I2 => \reg_rd_data_reg[15]_0\,
      I3 => \reg_rd_data_reg[0]_i_2_0\,
      I4 => \reg_rd_data_reg[15]\,
      I5 => \reg_rd_data[0]_i_12_n_0\,
      O => \reg_rd_data[0]_i_5_n_0\
    );
\reg_rd_data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => \req_buf_addr_reg[31]_1\(0),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \req_buf_addr_reg[31]_0\(0),
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => \next_buf_full1_carry__1_i_10_0\(0),
      O => \reg_rd_data[0]_i_9_n_0\
    );
\reg_rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEAAAAEEFE"
    )
        port map (
      I0 => \reg_rd_data_reg[10]\,
      I1 => \reg_rd_data[10]_i_3_n_0\,
      I2 => \reg_rd_data_reg[8]\,
      I3 => \reg_rd_data_reg[10]_0\,
      I4 => \reg_rd_data_reg[31]\,
      I5 => \reg_rd_data_reg[10]_1\,
      O => D(7)
    );
\reg_rd_data[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(10),
      I1 => \reg_rd_data_reg[15]_i_9_1\(10),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(10),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[10]_i_11_n_0\
    );
\reg_rd_data[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(7),
      I1 => buf1_ms_lvl(7),
      O => \reg_rd_data[10]_i_18_n_0\
    );
\reg_rd_data[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(6),
      I1 => buf1_ms_lvl(6),
      O => \reg_rd_data[10]_i_19_n_0\
    );
\reg_rd_data[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(5),
      I1 => buf1_ms_lvl(5),
      O => \reg_rd_data[10]_i_20_n_0\
    );
\reg_rd_data[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(4),
      I1 => buf1_ms_lvl(4),
      O => \reg_rd_data[10]_i_21_n_0\
    );
\reg_rd_data[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(9),
      I1 => buf1_ms_lvl(9),
      O => \reg_rd_data[10]_i_22_n_0\
    );
\reg_rd_data[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(8),
      I1 => buf1_ms_lvl(8),
      O => \reg_rd_data[10]_i_23_n_0\
    );
\reg_rd_data[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(7),
      I1 => buf2_ms_lvl(7),
      O => \reg_rd_data[10]_i_25_n_0\
    );
\reg_rd_data[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(6),
      I1 => buf2_ms_lvl(6),
      O => \reg_rd_data[10]_i_26_n_0\
    );
\reg_rd_data[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(5),
      I1 => buf2_ms_lvl(5),
      O => \reg_rd_data[10]_i_27_n_0\
    );
\reg_rd_data[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(4),
      I1 => buf2_ms_lvl(4),
      O => \reg_rd_data[10]_i_28_n_0\
    );
\reg_rd_data[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(9),
      I1 => buf2_ms_lvl(9),
      O => \reg_rd_data[10]_i_29_n_0\
    );
\reg_rd_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data[10]_i_6_n_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[10]_2\,
      I3 => \reg_rd_data_reg[15]_0\,
      I4 => \reg_rd_data_reg[10]_i_8_n_0\,
      I5 => \reg_rd_data_reg[3]\,
      O => \reg_rd_data[10]_i_3_n_0\
    );
\reg_rd_data[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(8),
      I1 => buf2_ms_lvl(8),
      O => \reg_rd_data[10]_i_30_n_0\
    );
\reg_rd_data[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(3),
      I1 => buf1_ms_lvl(3),
      O => \reg_rd_data[10]_i_31_n_0\
    );
\reg_rd_data[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(2),
      I1 => buf1_ms_lvl(2),
      O => \reg_rd_data[10]_i_32_n_0\
    );
\reg_rd_data[10]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(1),
      I1 => buf1_ms_lvl(1),
      O => \reg_rd_data[10]_i_33_n_0\
    );
\reg_rd_data[10]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf1_missed_samp_reg(0),
      I1 => buf1_ms_lvl(0),
      O => \reg_rd_data[10]_i_34_n_0\
    );
\reg_rd_data[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(3),
      I1 => buf2_ms_lvl(3),
      O => \reg_rd_data[10]_i_35_n_0\
    );
\reg_rd_data[10]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(2),
      I1 => buf2_ms_lvl(2),
      O => \reg_rd_data[10]_i_36_n_0\
    );
\reg_rd_data[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(1),
      I1 => buf2_ms_lvl(1),
      O => \reg_rd_data[10]_i_37_n_0\
    );
\reg_rd_data[10]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf2_missed_samp_reg(0),
      I1 => buf2_ms_lvl(0),
      O => \reg_rd_data[10]_i_38_n_0\
    );
\reg_rd_data[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[10]_i_3_1\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(10),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(10),
      O => \reg_rd_data[10]_i_6_n_0\
    );
\reg_rd_data[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(11),
      I1 => \reg_rd_data_reg[15]_i_9_1\(11),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(11),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[11]_i_10_n_0\
    );
\reg_rd_data[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[11]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(11),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(11),
      O => \reg_rd_data[11]_i_8_n_0\
    );
\reg_rd_data[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(12),
      I1 => \reg_rd_data_reg[15]_i_9_1\(12),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(12),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[12]_i_10_n_0\
    );
\reg_rd_data[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[12]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(12),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(12),
      O => \reg_rd_data[12]_i_8_n_0\
    );
\reg_rd_data[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(13),
      I1 => \reg_rd_data_reg[15]_i_9_1\(13),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(13),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[13]_i_10_n_0\
    );
\reg_rd_data[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[13]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(13),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(13),
      O => \reg_rd_data[13]_i_8_n_0\
    );
\reg_rd_data[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(14),
      I1 => \reg_rd_data_reg[15]_i_9_1\(14),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(14),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[14]_i_10_n_0\
    );
\reg_rd_data[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[14]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(14),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(14),
      O => \reg_rd_data[14]_i_8_n_0\
    );
\reg_rd_data[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(15),
      I1 => \reg_rd_data_reg[15]_i_9_1\(15),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(15),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[15]_i_12_n_0\
    );
\reg_rd_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data[15]_i_7_n_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[15]_1\,
      I3 => \reg_rd_data_reg[15]_0\,
      I4 => \reg_rd_data_reg[15]_i_9_n_0\,
      I5 => \reg_rd_data_reg[3]\,
      O => \req_addr_reg[15]_0\
    );
\reg_rd_data[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[15]_i_4_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(15),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(15),
      O => \reg_rd_data[15]_i_7_n_0\
    );
\reg_rd_data[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[16]_i_5_n_0\,
      I1 => \reg_rd_data_reg[15]_0\,
      I2 => \reg_rd_data_reg[16]\,
      I3 => \reg_rd_data_reg[15]\,
      I4 => \reg_rd_data[16]_i_7_n_0\,
      O => \cfg_dma_dst_addr1_reg[16]\
    );
\reg_rd_data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(16),
      I1 => \reg_rd_data[16]_i_3_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(16),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[16]_i_5_n_0\
    );
\reg_rd_data[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[16]_i_3_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(16),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(16),
      O => \reg_rd_data[16]_i_7_n_0\
    );
\reg_rd_data[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[17]_i_5_1\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(17),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(17),
      O => \reg_rd_data[17]_i_10_n_0\
    );
\reg_rd_data[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => \reg_rd_data[17]_i_8_n_0\,
      I1 => \reg_rd_data_reg[15]_0\,
      I2 => \reg_rd_data_reg[17]\,
      I3 => \reg_rd_data_reg[15]\,
      I4 => \reg_rd_data[17]_i_10_n_0\,
      O => \cfg_dma_dst_addr1_reg[17]\
    );
\reg_rd_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(17),
      I1 => \reg_rd_data[17]_i_5_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(17),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[17]_i_8_n_0\
    );
\reg_rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[18]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(0),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(0),
      O => D(8)
    );
\reg_rd_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[18]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[18]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[18]_i_5_n_0\,
      O => \reg_rd_data[18]_i_2_n_0\
    );
\reg_rd_data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0A0CFA0C0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(18),
      I1 => \reg_rd_data[18]_i_2_0\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => cfg_dma_ctrl_reg_0(18),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[18]_i_4_n_0\
    );
\reg_rd_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[18]_i_2_1\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[18]_i_2_2\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(18),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[18]_i_5_n_0\
    );
\reg_rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[19]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(1),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(1),
      O => D(9)
    );
\reg_rd_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[19]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[19]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[19]_i_5_n_0\,
      O => \reg_rd_data[19]_i_2_n_0\
    );
\reg_rd_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(19),
      I1 => \reg_rd_data[19]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(19),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[19]_i_4_n_0\
    );
\reg_rd_data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[19]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[19]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(19),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[19]_i_5_n_0\
    );
\reg_rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B080"
    )
        port map (
      I0 => \reg_rd_data_reg[1]_0\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[1]\,
      I3 => \reg_rd_data[1]_i_3_n_0\,
      I4 => \reg_rd_data_reg[1]_1\,
      I5 => \reg_rd_data_reg[1]_2\,
      O => D(1)
    );
\reg_rd_data[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(1),
      I1 => \reg_rd_data_reg[15]_i_9_1\(1),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(1),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[1]_i_12_n_0\
    );
\reg_rd_data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(1),
      I1 => \req_buf_addr_reg[31]_1\(1),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \req_buf_addr_reg[31]_0\(1),
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => \next_buf_full1_carry__1_i_10_0\(1),
      O => \reg_rd_data[1]_i_13_n_0\
    );
\reg_rd_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFF0C"
    )
        port map (
      I0 => \reg_rd_data_reg[1]_i_7_n_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[1]_3\,
      I3 => \reg_rd_data[1]_i_9_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data_reg[3]\,
      O => \reg_rd_data[1]_i_3_n_0\
    );
\reg_rd_data[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \reg_rd_data[17]_i_5_0\(1),
      I1 => \reg_rd_data[2]_i_8_0\,
      I2 => \^req_addr_reg[31]_0\(1),
      I3 => \reg_rd_data_reg[15]\,
      I4 => \reg_rd_data_reg[2]\,
      O => \reg_rd_data[1]_i_9_n_0\
    );
\reg_rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[20]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(2),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(2),
      O => D(10)
    );
\reg_rd_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => \reg_rd_data[20]_i_3_n_0\,
      I1 => \reg_rd_data_reg[15]_0\,
      I2 => \reg_rd_data[20]_i_4_n_0\,
      I3 => \reg_rd_data_reg[20]\,
      I4 => \reg_rd_data_reg[3]\,
      I5 => \reg_rd_data_reg[15]\,
      O => \reg_rd_data[20]_i_2_n_0\
    );
\reg_rd_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(20),
      I1 => \reg_rd_data[20]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(20),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[20]_i_3_n_0\
    );
\reg_rd_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[20]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[20]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(20),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[20]_i_4_n_0\
    );
\reg_rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[21]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(3),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(3),
      O => D(11)
    );
\reg_rd_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[21]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[21]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[21]_i_5_n_0\,
      O => \reg_rd_data[21]_i_2_n_0\
    );
\reg_rd_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(21),
      I1 => \reg_rd_data[21]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(21),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[21]_i_4_n_0\
    );
\reg_rd_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[21]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[21]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(21),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[21]_i_5_n_0\
    );
\reg_rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[22]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(4),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(4),
      O => D(12)
    );
\reg_rd_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[22]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[22]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[22]_i_5_n_0\,
      O => \reg_rd_data[22]_i_2_n_0\
    );
\reg_rd_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(22),
      I1 => \reg_rd_data[22]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(22),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[22]_i_4_n_0\
    );
\reg_rd_data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[22]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[22]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(22),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[22]_i_5_n_0\
    );
\reg_rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[23]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(5),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(5),
      O => D(13)
    );
\reg_rd_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[23]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[23]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[23]_i_5_n_0\,
      O => \reg_rd_data[23]_i_2_n_0\
    );
\reg_rd_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(23),
      I1 => \reg_rd_data[23]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(23),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[23]_i_4_n_0\
    );
\reg_rd_data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[23]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[23]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(23),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[23]_i_5_n_0\
    );
\reg_rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[24]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(6),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(6),
      O => D(14)
    );
\reg_rd_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[24]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[24]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[24]_i_5_n_0\,
      O => \reg_rd_data[24]_i_2_n_0\
    );
\reg_rd_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(24),
      I1 => \reg_rd_data[24]_i_2_2\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(24),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[24]_i_4_n_0\
    );
\reg_rd_data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \reg_rd_data[24]_i_2_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[24]_i_2_1\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(24),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[24]_i_5_n_0\
    );
\reg_rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[25]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(7),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(7),
      O => D(15)
    );
\reg_rd_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[25]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[25]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[25]_i_5_n_0\,
      O => \reg_rd_data[25]_i_2_n_0\
    );
\reg_rd_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(25),
      I1 => \reg_rd_data[25]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(25),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[25]_i_4_n_0\
    );
\reg_rd_data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(0),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[25]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(25),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[25]_i_5_n_0\
    );
\reg_rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[26]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(8),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(8),
      O => D(16)
    );
\reg_rd_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[26]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[26]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[26]_i_5_n_0\,
      O => \reg_rd_data[26]_i_2_n_0\
    );
\reg_rd_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(26),
      I1 => \reg_rd_data[26]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(26),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[26]_i_4_n_0\
    );
\reg_rd_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(1),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[26]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(26),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[26]_i_5_n_0\
    );
\reg_rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[27]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(9),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(9),
      O => D(17)
    );
\reg_rd_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[27]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[27]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[27]_i_5_n_0\,
      O => \reg_rd_data[27]_i_2_n_0\
    );
\reg_rd_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(27),
      I1 => \reg_rd_data[27]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(27),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[27]_i_4_n_0\
    );
\reg_rd_data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(2),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[27]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(27),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[27]_i_5_n_0\
    );
\reg_rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[28]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(10),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(10),
      O => D(18)
    );
\reg_rd_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[28]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[28]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[28]_i_5_n_0\,
      O => \reg_rd_data[28]_i_2_n_0\
    );
\reg_rd_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(28),
      I1 => \reg_rd_data[28]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(28),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[28]_i_4_n_0\
    );
\reg_rd_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(3),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[28]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(28),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[28]_i_5_n_0\
    );
\reg_rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[29]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(11),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(11),
      O => D(19)
    );
\reg_rd_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[29]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[29]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[29]_i_5_n_0\,
      O => \reg_rd_data[29]_i_2_n_0\
    );
\reg_rd_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(29),
      I1 => \reg_rd_data[29]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(29),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[29]_i_4_n_0\
    );
\reg_rd_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(4),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[29]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(29),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[29]_i_5_n_0\
    );
\reg_rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF0047470000"
    )
        port map (
      I0 => \reg_rd_data_reg[2]_0\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[2]_i_3_n_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \reg_rd_data_reg[1]\,
      I5 => \reg_rd_data_reg[2]_1\,
      O => D(2)
    );
\reg_rd_data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dma_sts_reg(2),
      I1 => \req_buf_addr_reg[31]_1\(2),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \req_buf_addr_reg[31]_0\(2),
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => \next_buf_full1_carry__1_i_10_0\(2),
      O => \reg_rd_data[2]_i_15_n_0\
    );
\reg_rd_data[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(2),
      I1 => \reg_rd_data_reg[15]_i_9_1\(2),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => cfg_dma_ctrl_reg_0(2),
      O => \reg_rd_data[2]_i_16_n_0\
    );
\reg_rd_data[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(2),
      I1 => \reg_rd_data[2]_i_8_0\,
      I2 => \reg_rd_data[17]_i_5_0\(2),
      O => \reg_rd_data[2]_i_21_n_0\
    );
\reg_rd_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_rd_data[2]_i_15_n_0\,
      I1 => \reg_rd_data[2]_i_16_n_0\,
      I2 => \reg_rd_data_reg[15]_0\,
      I3 => \reg_rd_data_reg[2]_i_3_0\,
      I4 => \reg_rd_data_reg[15]\,
      I5 => \reg_rd_data_reg[2]_i_18_n_0\,
      O => \reg_rd_data[2]_i_8_n_0\
    );
\reg_rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[30]_i_2_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(12),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(12),
      O => D(20)
    );
\reg_rd_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \reg_rd_data_reg[30]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[30]_i_4_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[30]_i_5_n_0\,
      O => \reg_rd_data[30]_i_2_n_0\
    );
\reg_rd_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(30),
      I1 => \reg_rd_data[30]_i_2_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(30),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[30]_i_4_n_0\
    );
\reg_rd_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(5),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[30]_i_2_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(30),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[30]_i_5_n_0\
    );
\reg_rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \reg_rd_data_reg[31]\,
      I1 => \reg_rd_data[31]_i_3_n_0\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => trig_cnt_reg(13),
      I4 => \reg_rd_data_reg[31]_1\,
      I5 => clk_cnt_reg(13),
      O => D(21)
    );
\reg_rd_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033300030883088"
    )
        port map (
      I0 => intr_cnt_reg(6),
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data[31]_i_3_0\,
      I3 => \reg_rd_data_reg[2]\,
      I4 => \^req_addr_reg[31]_0\(31),
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[31]_i_10_n_0\
    );
\reg_rd_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \reg_rd_data_reg[15]\,
      I1 => \reg_rd_data_reg[31]_2\,
      I2 => \reg_rd_data_reg[3]\,
      I3 => \reg_rd_data[31]_i_9_n_0\,
      I4 => \reg_rd_data_reg[15]_0\,
      I5 => \reg_rd_data[31]_i_10_n_0\,
      O => \reg_rd_data[31]_i_3_n_0\
    );
\reg_rd_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0A0A0CFC0"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(31),
      I1 => \reg_rd_data[31]_i_3_1\,
      I2 => \reg_rd_data_reg[15]\,
      I3 => cfg_dma_ctrl_reg_0(31),
      I4 => \reg_rd_data_reg[2]\,
      I5 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[31]_i_9_n_0\
    );
\reg_rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555510"
    )
        port map (
      I0 => \reg_rd_data_reg[3]_0\,
      I1 => \reg_rd_data_reg[3]\,
      I2 => \reg_rd_data_reg[3]_i_3_n_0\,
      I3 => \reg_rd_data_reg[3]_1\,
      I4 => \reg_rd_data_reg[31]\,
      I5 => \reg_rd_data_reg[3]_2\,
      O => D(3)
    );
\reg_rd_data[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[3]_i_8_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(3),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(3),
      O => \reg_rd_data[3]_i_12_n_0\
    );
\reg_rd_data[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(3),
      I1 => \reg_rd_data_reg[15]_i_9_1\(3),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(3),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[3]_i_14_n_0\
    );
\reg_rd_data[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(3),
      I1 => \req_buf_addr_reg[31]_1\(3),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \req_buf_addr_reg[31]_0\(3),
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => \next_buf_full1_carry__1_i_10_0\(3),
      O => \reg_rd_data[3]_i_15_n_0\
    );
\reg_rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[4]_i_2_n_0\,
      I1 => \reg_rd_data_reg[3]\,
      I2 => \reg_rd_data_reg[4]\,
      I3 => \reg_rd_data_reg[31]\,
      I4 => \reg_rd_data_reg[4]_0\,
      I5 => \reg_rd_data_reg[4]_1\,
      O => D(4)
    );
\reg_rd_data[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[4]_i_6_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(4),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(4),
      O => \reg_rd_data[4]_i_10_n_0\
    );
\reg_rd_data[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(4),
      I1 => \reg_rd_data_reg[15]_i_9_1\(4),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(4),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[4]_i_12_n_0\
    );
\reg_rd_data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => \req_buf_addr_reg[31]_1\(4),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \req_buf_addr_reg[31]_0\(4),
      I4 => \reg_rd_data[2]_i_8_0\,
      I5 => \next_buf_full1_carry__1_i_10_0\(4),
      O => \reg_rd_data[4]_i_13_n_0\
    );
\reg_rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_i_2_n_0\,
      I1 => \reg_rd_data_reg[3]\,
      I2 => \reg_rd_data_reg[5]\,
      I3 => \reg_rd_data_reg[31]\,
      I4 => \reg_rd_data_reg[5]_0\,
      I5 => \reg_rd_data_reg[5]_1\,
      O => D(5)
    );
\reg_rd_data[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_i_6_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(5),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(5),
      O => \reg_rd_data[5]_i_10_n_0\
    );
\reg_rd_data[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(5),
      I1 => \reg_rd_data_reg[15]_i_9_1\(5),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(5),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[5]_i_12_n_0\
    );
\reg_rd_data[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(6),
      I1 => \reg_rd_data_reg[15]_i_9_1\(6),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(6),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[6]_i_10_n_0\
    );
\reg_rd_data[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[6]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(6),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(6),
      O => \reg_rd_data[6]_i_8_n_0\
    );
\reg_rd_data[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(7),
      I1 => \reg_rd_data_reg[15]_i_9_1\(7),
      I2 => \reg_rd_data_reg[2]\,
      I3 => cfg_dma_ctrl_reg_0(7),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[7]_i_10_n_0\
    );
\reg_rd_data[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[7]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(7),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(7),
      O => \reg_rd_data[7]_i_8_n_0\
    );
\reg_rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEAAAAEEFE"
    )
        port map (
      I0 => \reg_rd_data_reg[8]_0\,
      I1 => \reg_rd_data[8]_i_3_n_0\,
      I2 => \reg_rd_data_reg[8]\,
      I3 => \reg_rd_data_reg[8]_1\,
      I4 => \reg_rd_data_reg[31]\,
      I5 => \reg_rd_data_reg[8]_2\,
      O => D(6)
    );
\reg_rd_data[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(8),
      I1 => \reg_rd_data_reg[15]_i_9_1\(8),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \^reg_ctrl_reg[9]_0\(0),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[8]_i_11_n_0\
    );
\reg_rd_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_rd_data[8]_i_6_n_0\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[8]_3\,
      I3 => \reg_rd_data_reg[15]_0\,
      I4 => \reg_rd_data_reg[8]_i_8_n_0\,
      I5 => \reg_rd_data_reg[3]\,
      O => \reg_rd_data[8]_i_3_n_0\
    );
\reg_rd_data[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data[8]_i_3_1\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(8),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(8),
      O => \reg_rd_data[8]_i_6_n_0\
    );
\reg_rd_data[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_rd_data_reg[15]_i_9_0\(9),
      I1 => \reg_rd_data_reg[15]_i_9_1\(9),
      I2 => \reg_rd_data_reg[2]\,
      I3 => \^reg_ctrl_reg[9]_0\(1),
      I4 => \reg_rd_data[2]_i_8_0\,
      O => \reg_rd_data[9]_i_10_n_0\
    );
\reg_rd_data[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_rd_data_reg[9]_i_5_0\,
      I1 => \reg_rd_data_reg[2]\,
      I2 => \^req_addr_reg[31]_0\(9),
      I3 => \reg_rd_data[2]_i_8_0\,
      I4 => \reg_rd_data[17]_i_5_0\(9),
      O => \reg_rd_data[9]_i_8_n_0\
    );
\reg_rd_data_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[0]_i_5_n_0\,
      I1 => \reg_rd_data_reg[0]_1\,
      O => \reg_rd_data_reg[0]_i_2_n_0\,
      S => \reg_rd_data_reg[3]\
    );
\reg_rd_data_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_17_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_13_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_13_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_13_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(7 downto 4),
      O(3 downto 0) => missed_samps_ch1(7 downto 4),
      S(3) => \reg_rd_data[10]_i_18_n_0\,
      S(2) => \reg_rd_data[10]_i_19_n_0\,
      S(1) => \reg_rd_data[10]_i_20_n_0\,
      S(0) => \reg_rd_data[10]_i_21_n_0\
    );
\reg_rd_data_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_13_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_14_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_14_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_14_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(11 downto 8),
      O(3 downto 0) => missed_samps_ch1(11 downto 8),
      S(3 downto 2) => buf1_missed_samp_reg(11 downto 10),
      S(1) => \reg_rd_data[10]_i_22_n_0\,
      S(0) => \reg_rd_data[10]_i_23_n_0\
    );
\reg_rd_data_reg[10]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_24_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_15_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_15_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_15_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(7 downto 4),
      O(3 downto 0) => missed_samps_ch2(7 downto 4),
      S(3) => \reg_rd_data[10]_i_25_n_0\,
      S(2) => \reg_rd_data[10]_i_26_n_0\,
      S(1) => \reg_rd_data[10]_i_27_n_0\,
      S(0) => \reg_rd_data[10]_i_28_n_0\
    );
\reg_rd_data_reg[10]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_15_n_0\,
      CO(3) => \reg_rd_data_reg[10]_i_16_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_16_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_16_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(11 downto 8),
      O(3 downto 0) => missed_samps_ch2(11 downto 8),
      S(3 downto 2) => buf2_missed_samp_reg(11 downto 10),
      S(1) => \reg_rd_data[10]_i_29_n_0\,
      S(0) => \reg_rd_data[10]_i_30_n_0\
    );
\reg_rd_data_reg[10]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_rd_data_reg[10]_i_17_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_17_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_17_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(3 downto 0),
      O(3 downto 0) => missed_samps_ch1(3 downto 0),
      S(3) => \reg_rd_data[10]_i_31_n_0\,
      S(2) => \reg_rd_data[10]_i_32_n_0\,
      S(1) => \reg_rd_data[10]_i_33_n_0\,
      S(0) => \reg_rd_data[10]_i_34_n_0\
    );
\reg_rd_data_reg[10]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_rd_data_reg[10]_i_24_n_0\,
      CO(2) => \reg_rd_data_reg[10]_i_24_n_1\,
      CO(1) => \reg_rd_data_reg[10]_i_24_n_2\,
      CO(0) => \reg_rd_data_reg[10]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(3 downto 0),
      O(3 downto 0) => missed_samps_ch2(3 downto 0),
      S(3) => \reg_rd_data[10]_i_35_n_0\,
      S(2) => \reg_rd_data[10]_i_36_n_0\,
      S(1) => \reg_rd_data[10]_i_37_n_0\,
      S(0) => \reg_rd_data[10]_i_38_n_0\
    );
\reg_rd_data_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[10]_i_11_n_0\,
      I1 => \reg_rd_data[10]_i_3_0\,
      O => \reg_rd_data_reg[10]_i_8_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[11]_i_5_n_0\,
      I1 => \reg_rd_data_reg[11]_i_6_n_0\,
      O => \reg_rd_data_reg[11]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[11]_i_8_n_0\,
      I1 => \reg_rd_data_reg[11]_i_3_0\,
      O => \reg_rd_data_reg[11]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[11]_i_10_n_0\,
      I1 => \reg_rd_data_reg[11]_i_3_1\,
      O => \reg_rd_data_reg[11]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[12]_i_5_n_0\,
      I1 => \reg_rd_data_reg[12]_i_6_n_0\,
      O => \reg_rd_data_reg[12]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[12]_i_8_n_0\,
      I1 => \reg_rd_data_reg[12]_i_3_1\,
      O => \reg_rd_data_reg[12]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[12]_i_10_n_0\,
      I1 => \reg_rd_data_reg[12]_i_3_0\,
      O => \reg_rd_data_reg[12]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[13]_i_5_n_0\,
      I1 => \reg_rd_data_reg[13]_i_6_n_0\,
      O => \reg_rd_data_reg[13]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[13]_i_8_n_0\,
      I1 => \reg_rd_data_reg[13]_i_3_0\,
      O => \reg_rd_data_reg[13]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[13]_i_10_n_0\,
      I1 => \reg_rd_data_reg[13]_i_3_1\,
      O => \reg_rd_data_reg[13]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[14]_i_5_n_0\,
      I1 => \reg_rd_data_reg[14]_i_6_n_0\,
      O => \reg_rd_data_reg[14]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[14]_i_8_n_0\,
      I1 => \reg_rd_data_reg[14]_i_3_0\,
      O => \reg_rd_data_reg[14]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[14]_i_10_n_0\,
      I1 => \reg_rd_data_reg[14]_i_3_1\,
      O => \reg_rd_data_reg[14]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[15]_i_12_n_0\,
      I1 => \reg_rd_data[15]_i_4_1\,
      O => \reg_rd_data_reg[15]_i_9_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[18]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_16_n_0\,
      CO(3) => \reg_rd_data_reg[18]_i_10_n_0\,
      CO(2) => \reg_rd_data_reg[18]_i_10_n_1\,
      CO(1) => \reg_rd_data_reg[18]_i_10_n_2\,
      CO(0) => \reg_rd_data_reg[18]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(15 downto 12),
      O(3 downto 0) => missed_samps_ch2(15 downto 12),
      S(3 downto 0) => buf2_missed_samp_reg(15 downto 12)
    );
\reg_rd_data_reg[18]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[10]_i_14_n_0\,
      CO(3) => \reg_rd_data_reg[18]_i_9_n_0\,
      CO(2) => \reg_rd_data_reg[18]_i_9_n_1\,
      CO(1) => \reg_rd_data_reg[18]_i_9_n_2\,
      CO(0) => \reg_rd_data_reg[18]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(15 downto 12),
      O(3 downto 0) => missed_samps_ch1(15 downto 12),
      S(3 downto 0) => buf1_missed_samp_reg(15 downto 12)
    );
\reg_rd_data_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[1]_i_12_n_0\,
      I1 => \reg_rd_data[1]_i_13_n_0\,
      O => \reg_rd_data_reg[1]_i_7_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[22]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[18]_i_10_n_0\,
      CO(3) => \reg_rd_data_reg[22]_i_10_n_0\,
      CO(2) => \reg_rd_data_reg[22]_i_10_n_1\,
      CO(1) => \reg_rd_data_reg[22]_i_10_n_2\,
      CO(0) => \reg_rd_data_reg[22]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(19 downto 16),
      O(3 downto 0) => missed_samps_ch2(19 downto 16),
      S(3 downto 0) => buf2_missed_samp_reg(19 downto 16)
    );
\reg_rd_data_reg[22]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[18]_i_9_n_0\,
      CO(3) => \reg_rd_data_reg[22]_i_9_n_0\,
      CO(2) => \reg_rd_data_reg[22]_i_9_n_1\,
      CO(1) => \reg_rd_data_reg[22]_i_9_n_2\,
      CO(0) => \reg_rd_data_reg[22]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(19 downto 16),
      O(3 downto 0) => missed_samps_ch1(19 downto 16),
      S(3 downto 0) => buf1_missed_samp_reg(19 downto 16)
    );
\reg_rd_data_reg[26]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[22]_i_9_n_0\,
      CO(3) => \reg_rd_data_reg[26]_i_8_n_0\,
      CO(2) => \reg_rd_data_reg[26]_i_8_n_1\,
      CO(1) => \reg_rd_data_reg[26]_i_8_n_2\,
      CO(0) => \reg_rd_data_reg[26]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(23 downto 20),
      O(3 downto 0) => missed_samps_ch1(23 downto 20),
      S(3 downto 0) => buf1_missed_samp_reg(23 downto 20)
    );
\reg_rd_data_reg[26]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[22]_i_10_n_0\,
      CO(3) => \reg_rd_data_reg[26]_i_9_n_0\,
      CO(2) => \reg_rd_data_reg[26]_i_9_n_1\,
      CO(1) => \reg_rd_data_reg[26]_i_9_n_2\,
      CO(0) => \reg_rd_data_reg[26]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(23 downto 20),
      O(3 downto 0) => missed_samps_ch2(23 downto 20),
      S(3 downto 0) => buf2_missed_samp_reg(23 downto 20)
    );
\reg_rd_data_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[2]_i_21_n_0\,
      I1 => \reg_rd_data[2]_i_8_1\,
      O => \reg_rd_data_reg[2]_i_18_n_0\,
      S => \reg_rd_data_reg[2]\
    );
\reg_rd_data_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[2]_i_8_n_0\,
      I1 => \reg_rd_data_reg[2]_2\,
      O => \reg_rd_data_reg[2]_i_3_n_0\,
      S => \reg_rd_data_reg[3]\
    );
\reg_rd_data_reg[30]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[26]_i_8_n_0\,
      CO(3) => \reg_rd_data_reg[30]_i_8_n_0\,
      CO(2) => \reg_rd_data_reg[30]_i_8_n_1\,
      CO(1) => \reg_rd_data_reg[30]_i_8_n_2\,
      CO(0) => \reg_rd_data_reg[30]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf1_missed_samp_reg(27 downto 24),
      O(3 downto 0) => missed_samps_ch1(27 downto 24),
      S(3 downto 0) => buf1_missed_samp_reg(27 downto 24)
    );
\reg_rd_data_reg[30]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[26]_i_9_n_0\,
      CO(3) => \reg_rd_data_reg[30]_i_9_n_0\,
      CO(2) => \reg_rd_data_reg[30]_i_9_n_1\,
      CO(1) => \reg_rd_data_reg[30]_i_9_n_2\,
      CO(0) => \reg_rd_data_reg[30]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buf2_missed_samp_reg(27 downto 24),
      O(3 downto 0) => missed_samps_ch2(27 downto 24),
      S(3 downto 0) => buf2_missed_samp_reg(27 downto 24)
    );
\reg_rd_data_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[30]_i_8_n_0\,
      CO(3 downto 1) => \NLW_reg_rd_data_reg[31]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_rd_data_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => buf1_missed_samp_reg(28),
      O(3 downto 2) => \NLW_reg_rd_data_reg[31]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => missed_samps_ch1(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => buf1_missed_samp_reg(29 downto 28)
    );
\reg_rd_data_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_rd_data_reg[30]_i_9_n_0\,
      CO(3 downto 1) => \NLW_reg_rd_data_reg[31]_i_17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_rd_data_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => buf2_missed_samp_reg(28),
      O(3 downto 2) => \NLW_reg_rd_data_reg[31]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => missed_samps_ch2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => buf2_missed_samp_reg(29 downto 28)
    );
\reg_rd_data_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[3]_i_8_n_0\,
      I1 => \reg_rd_data_reg[3]_i_9_n_0\,
      O => \reg_rd_data_reg[3]_i_3_n_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[3]_i_12_n_0\,
      I1 => \reg_rd_data_reg[3]_i_3_0\,
      O => \reg_rd_data_reg[3]_i_8_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[3]_i_14_n_0\,
      I1 => \reg_rd_data[3]_i_15_n_0\,
      O => \reg_rd_data_reg[3]_i_9_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[4]_i_6_n_0\,
      I1 => \reg_rd_data_reg[4]_i_7_n_0\,
      O => \reg_rd_data_reg[4]_i_2_n_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[4]_i_10_n_0\,
      I1 => \reg_rd_data_reg[4]_i_2_0\,
      O => \reg_rd_data_reg[4]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[4]_i_12_n_0\,
      I1 => \reg_rd_data[4]_i_13_n_0\,
      O => \reg_rd_data_reg[4]_i_7_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[5]_i_6_n_0\,
      I1 => \reg_rd_data_reg[5]_i_7_n_0\,
      O => \reg_rd_data_reg[5]_i_2_n_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[5]_i_10_n_0\,
      I1 => \reg_rd_data_reg[5]_i_2_0\,
      O => \reg_rd_data_reg[5]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[5]_i_12_n_0\,
      I1 => \reg_rd_data_reg[5]_i_2_1\,
      O => \reg_rd_data_reg[5]_i_7_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[6]_i_5_n_0\,
      I1 => \reg_rd_data_reg[6]_i_6_n_0\,
      O => \reg_rd_data_reg[6]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[6]_i_8_n_0\,
      I1 => \reg_rd_data_reg[6]_i_3_1\,
      O => \reg_rd_data_reg[6]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[6]_i_10_n_0\,
      I1 => \reg_rd_data_reg[6]_i_3_0\,
      O => \reg_rd_data_reg[6]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[7]_i_5_n_0\,
      I1 => \reg_rd_data_reg[7]_i_6_n_0\,
      O => \reg_rd_data_reg[7]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[7]_i_8_n_0\,
      I1 => \reg_rd_data_reg[7]_i_3_0\,
      O => \reg_rd_data_reg[7]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[7]_i_10_n_0\,
      I1 => \reg_rd_data_reg[7]_i_3_1\,
      O => \reg_rd_data_reg[7]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[8]_i_11_n_0\,
      I1 => \reg_rd_data[8]_i_3_0\,
      O => \reg_rd_data_reg[8]_i_8_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_rd_data_reg[9]_i_5_n_0\,
      I1 => \reg_rd_data_reg[9]_i_6_n_0\,
      O => \reg_rd_data_reg[9]_i_6_0\,
      S => \reg_rd_data_reg[15]_0\
    );
\reg_rd_data_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[9]_i_8_n_0\,
      I1 => \reg_rd_data_reg[9]_i_3_0\,
      O => \reg_rd_data_reg[9]_i_5_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\reg_rd_data_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[9]_i_10_n_0\,
      I1 => \reg_rd_data_reg[9]_i_3_1\,
      O => \reg_rd_data_reg[9]_i_6_n_0\,
      S => \reg_rd_data_reg[15]\
    );
\req_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2020FFE0"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(0),
      I1 => next_buf_full1,
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[2]_0\,
      I4 => \req_addr[0]_i_2_n_0\,
      I5 => \req_addr[0]_i_3_n_0\,
      O => \req_addr[0]_i_1_n_0\
    );
\req_addr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(0),
      O => \req_addr[0]_i_2_n_0\
    );
\req_addr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => \^state_cs_reg[0]_1\,
      O => \req_addr[0]_i_3_n_0\
    );
\req_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[10]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(10),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(10),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[10]_i_1_n_0\
    );
\req_addr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(10),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(10),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(10),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[10]_i_2_n_0\
    );
\req_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[11]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(11),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(11),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[11]_i_1_n_0\
    );
\req_addr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(11),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(11),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(11),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[11]_i_2_n_0\
    );
\req_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[12]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(12),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(12),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[12]_i_1_n_0\
    );
\req_addr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(12),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(12),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(12),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[12]_i_2_n_0\
    );
\req_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[13]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(13),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(13),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[13]_i_1_n_0\
    );
\req_addr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(13),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(13),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(13),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[13]_i_2_n_0\
    );
\req_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[14]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(14),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(14),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[14]_i_1_n_0\
    );
\req_addr[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(14),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(14),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(14),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[14]_i_2_n_0\
    );
\req_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[15]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(15),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(15),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[15]_i_1_n_0\
    );
\req_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(15),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(15),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(15),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[15]_i_2_n_0\
    );
\req_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[16]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(16),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(16),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[16]_i_1_n_0\
    );
\req_addr[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(16),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(16),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(16),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[16]_i_2_n_0\
    );
\req_addr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[17]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(17),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(17),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[17]_i_1_n_0\
    );
\req_addr[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(17),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(17),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(17),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[17]_i_2_n_0\
    );
\req_addr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[18]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(18),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(18),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[18]_i_1_n_0\
    );
\req_addr[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(18),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(18),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(18),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[18]_i_2_n_0\
    );
\req_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[19]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(19),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(19),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[19]_i_1_n_0\
    );
\req_addr[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(19),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(19),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(19),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[19]_i_2_n_0\
    );
\req_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[1]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(1),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(1),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[1]_i_1_n_0\
    );
\req_addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(1),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(1),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(1),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[1]_i_2_n_0\
    );
\req_addr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[20]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(20),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(20),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[20]_i_1_n_0\
    );
\req_addr[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(20),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(20),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(20),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[20]_i_2_n_0\
    );
\req_addr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[21]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(21),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(21),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[21]_i_1_n_0\
    );
\req_addr[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(21),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(21),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(21),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[21]_i_2_n_0\
    );
\req_addr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[22]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(22),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(22),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[22]_i_1_n_0\
    );
\req_addr[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(22),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(22),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(22),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[22]_i_2_n_0\
    );
\req_addr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[23]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(23),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(23),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[23]_i_1_n_0\
    );
\req_addr[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(23),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(23),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(23),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[23]_i_2_n_0\
    );
\req_addr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[24]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(24),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(24),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[24]_i_1_n_0\
    );
\req_addr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(24),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(24),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(24),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[24]_i_2_n_0\
    );
\req_addr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[25]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(25),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(25),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[25]_i_1_n_0\
    );
\req_addr[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(25),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(25),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(25),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[25]_i_2_n_0\
    );
\req_addr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[26]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(26),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(26),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[26]_i_1_n_0\
    );
\req_addr[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(26),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(26),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(26),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[26]_i_2_n_0\
    );
\req_addr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[27]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(27),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(27),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[27]_i_1_n_0\
    );
\req_addr[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(27),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(27),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(27),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[27]_i_2_n_0\
    );
\req_addr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[28]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(28),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(28),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[28]_i_1_n_0\
    );
\req_addr[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(28),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(28),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(28),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[28]_i_2_n_0\
    );
\req_addr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[29]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(29),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(29),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[29]_i_1_n_0\
    );
\req_addr[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(29),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(29),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(29),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[29]_i_2_n_0\
    );
\req_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FFE0"
    )
        port map (
      I0 => next_buf_full1,
      I1 => \^req_addr_reg[31]_0\(2),
      I2 => \^state_cs_reg[1]_0\,
      I3 => \^state_cs_reg[2]_0\,
      I4 => \req_addr[2]_i_2_n_0\,
      I5 => \req_addr[2]_i_3_n_0\,
      O => \req_addr[2]_i_1_n_0\
    );
\req_addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(2),
      O => \req_addr[2]_i_2_n_0\
    );
\req_addr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => \^state_cs_reg[0]_1\,
      O => \req_addr[2]_i_3_n_0\
    );
\req_addr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[30]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(30),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(30),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[30]_i_1_n_0\
    );
\req_addr[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(30),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(30),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(30),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[30]_i_2_n_0\
    );
\req_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EA00AA00AAFF"
    )
        port map (
      I0 => \req_addr[31]_i_3_n_0\,
      I1 => transf_end,
      I2 => \req_addr[31]_i_4_n_0\,
      I3 => \^state_cs_reg[0]_1\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[31]_i_1_n_0\
    );
\req_addr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[31]_i_5_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(31),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(31),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[31]_i_2_n_0\
    );
\req_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001B0000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(0),
      I3 => \^next_buf_full_reg_0\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[31]_i_3_n_0\
    );
\req_addr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BFF"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(0),
      I3 => next_buf_full1,
      O => \req_addr[31]_i_4_n_0\
    );
\req_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(31),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(31),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(31),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[31]_i_5_n_0\
    );
\req_addr[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      O => \req_addr[31]_i_6_n_0\
    );
\req_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[3]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(3),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(3),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[3]_i_1_n_0\
    );
\req_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(3),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(3),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(3),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[3]_i_2_n_0\
    );
\req_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[4]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(4),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(4),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[4]_i_1_n_0\
    );
\req_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(4),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(4),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(4),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[4]_i_2_n_0\
    );
\req_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[5]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(5),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(5),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[5]_i_1_n_0\
    );
\req_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \^req_addr_reg[31]_0\(5),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(5),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(5),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[5]_i_2_n_0\
    );
\req_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[6]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(6),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(6),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[6]_i_1_n_0\
    );
\req_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(6),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(6),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(6),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[6]_i_2_n_0\
    );
\req_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[7]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(7),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(7),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[7]_i_1_n_0\
    );
\req_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(7),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(7),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(7),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[7]_i_2_n_0\
    );
\req_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[8]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(8),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(8),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[8]_i_1_n_0\
    );
\req_addr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(8),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(8),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(8),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[8]_i_2_n_0\
    );
\req_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAAAAFFAEFFAA"
    )
        port map (
      I0 => \req_addr[9]_i_2_n_0\,
      I1 => \req_buf_addr_reg[31]_0\(9),
      I2 => \req_addr[31]_i_6_n_0\,
      I3 => \req_buf_addr_reg[31]_1\(9),
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[0]_1\,
      O => \req_addr[9]_i_1_n_0\
    );
\req_addr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => next_buf_full20_in(9),
      I1 => next_buf_full1,
      I2 => \req_buf_addr_reg[31]_0\(9),
      I3 => \req_addr[31]_i_6_n_0\,
      I4 => \req_buf_addr_reg[31]_1\(9),
      I5 => \^state_cs_reg[1]_0\,
      O => \req_addr[9]_i_2_n_0\
    );
\req_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[0]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(0),
      R => '0'
    );
\req_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[10]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(10),
      R => '0'
    );
\req_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[11]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(11),
      R => '0'
    );
\req_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[12]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(12),
      R => '0'
    );
\req_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[13]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(13),
      R => '0'
    );
\req_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[14]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(14),
      R => '0'
    );
\req_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[15]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(15),
      R => '0'
    );
\req_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[16]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(16),
      R => '0'
    );
\req_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[17]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(17),
      R => '0'
    );
\req_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[18]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(18),
      R => '0'
    );
\req_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[19]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(19),
      R => '0'
    );
\req_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[1]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(1),
      R => '0'
    );
\req_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[20]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(20),
      R => '0'
    );
\req_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[21]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(21),
      R => '0'
    );
\req_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[22]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(22),
      R => '0'
    );
\req_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[23]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(23),
      R => '0'
    );
\req_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[24]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(24),
      R => '0'
    );
\req_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[25]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(25),
      R => '0'
    );
\req_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[26]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(26),
      R => '0'
    );
\req_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[27]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(27),
      R => '0'
    );
\req_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[28]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(28),
      R => '0'
    );
\req_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[29]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(29),
      R => '0'
    );
\req_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[2]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(2),
      R => '0'
    );
\req_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[30]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(30),
      R => '0'
    );
\req_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[31]_i_2_n_0\,
      Q => \^req_addr_reg[31]_0\(31),
      R => '0'
    );
\req_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[3]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(3),
      R => '0'
    );
\req_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[4]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(4),
      R => '0'
    );
\req_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[5]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(5),
      R => '0'
    );
\req_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[6]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(6),
      R => '0'
    );
\req_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[7]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(7),
      R => '0'
    );
\req_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[8]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(8),
      R => '0'
    );
\req_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_addr[31]_i_1_n_0\,
      D => \req_addr[9]_i_1_n_0\,
      Q => \^req_addr_reg[31]_0\(9),
      R => '0'
    );
\req_buf_addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08AAAA"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(0),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(0),
      I4 => \^state_cs_reg[0]_1\,
      O => \req_buf_addr[0]_i_1_n_0\
    );
\req_buf_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(10),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(10),
      O => \req_buf_addr[10]_i_1_n_0\
    );
\req_buf_addr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(11),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(11),
      O => \req_buf_addr[11]_i_1_n_0\
    );
\req_buf_addr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(12),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(12),
      O => \req_buf_addr[12]_i_1_n_0\
    );
\req_buf_addr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(13),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(13),
      O => \req_buf_addr[13]_i_1_n_0\
    );
\req_buf_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(14),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(14),
      O => \req_buf_addr[14]_i_1_n_0\
    );
\req_buf_addr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(15),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(15),
      O => \req_buf_addr[15]_i_1_n_0\
    );
\req_buf_addr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(16),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(16),
      O => \req_buf_addr[16]_i_1_n_0\
    );
\req_buf_addr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(17),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(17),
      O => \req_buf_addr[17]_i_1_n_0\
    );
\req_buf_addr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(18),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(18),
      O => \req_buf_addr[18]_i_1_n_0\
    );
\req_buf_addr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(19),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(19),
      O => \req_buf_addr[19]_i_1_n_0\
    );
\req_buf_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(1),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(1),
      O => \req_buf_addr[1]_i_1_n_0\
    );
\req_buf_addr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(20),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(20),
      O => \req_buf_addr[20]_i_1_n_0\
    );
\req_buf_addr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(21),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(21),
      O => \req_buf_addr[21]_i_1_n_0\
    );
\req_buf_addr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(22),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(22),
      O => \req_buf_addr[22]_i_1_n_0\
    );
\req_buf_addr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(23),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(23),
      O => \req_buf_addr[23]_i_1_n_0\
    );
\req_buf_addr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(24),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(24),
      O => \req_buf_addr[24]_i_1_n_0\
    );
\req_buf_addr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(25),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(25),
      O => \req_buf_addr[25]_i_1_n_0\
    );
\req_buf_addr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(26),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(26),
      O => \req_buf_addr[26]_i_1_n_0\
    );
\req_buf_addr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(27),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(27),
      O => \req_buf_addr[27]_i_1_n_0\
    );
\req_buf_addr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(28),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(28),
      O => \req_buf_addr[28]_i_1_n_0\
    );
\req_buf_addr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(29),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(29),
      O => \req_buf_addr[29]_i_1_n_0\
    );
\req_buf_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08AAAA"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_1\(2),
      I1 => cfg_dma_sts_reg(4),
      I2 => cfg_dma_sts_reg(0),
      I3 => \req_buf_addr_reg[31]_0\(2),
      I4 => \^state_cs_reg[0]_1\,
      O => \req_buf_addr[2]_i_1_n_0\
    );
\req_buf_addr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(30),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(30),
      O => \req_buf_addr[30]_i_1_n_0\
    );
\req_buf_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000300000FF"
    )
        port map (
      I0 => \req_buf_addr[31]_i_3_n_0\,
      I1 => \^next_buf_full_reg_0\,
      I2 => \req_buf_addr[31]_i_4_n_0\,
      I3 => \^state_cs_reg[0]_1\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => \req_buf_addr[31]_i_1_n_0\
    );
\req_buf_addr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(31),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(31),
      O => \req_buf_addr[31]_i_2_n_0\
    );
\req_buf_addr[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => transf_end,
      I1 => next_buf_full1,
      O => \req_buf_addr[31]_i_3_n_0\
    );
\req_buf_addr[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => cfg_dma_sts_reg(0),
      I1 => cfg_dma_sts_reg(1),
      I2 => cfg_dma_sts_reg(4),
      O => \req_buf_addr[31]_i_4_n_0\
    );
\req_buf_addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(3),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(3),
      O => \req_buf_addr[3]_i_1_n_0\
    );
\req_buf_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(4),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(4),
      O => \req_buf_addr[4]_i_1_n_0\
    );
\req_buf_addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(5),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(5),
      O => \req_buf_addr[5]_i_1_n_0\
    );
\req_buf_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(6),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(6),
      O => \req_buf_addr[6]_i_1_n_0\
    );
\req_buf_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(7),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(7),
      O => \req_buf_addr[7]_i_1_n_0\
    );
\req_buf_addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(8),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(8),
      O => \req_buf_addr[8]_i_1_n_0\
    );
\req_buf_addr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFD000"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => cfg_dma_sts_reg(0),
      I2 => \req_buf_addr_reg[31]_0\(9),
      I3 => \^state_cs_reg[0]_1\,
      I4 => \req_buf_addr_reg[31]_1\(9),
      O => \req_buf_addr[9]_i_1_n_0\
    );
\req_buf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[0]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[0]\,
      R => '0'
    );
\req_buf_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[10]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[10]\,
      R => '0'
    );
\req_buf_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[11]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[11]\,
      R => '0'
    );
\req_buf_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[12]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[12]\,
      R => '0'
    );
\req_buf_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[13]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[13]\,
      R => '0'
    );
\req_buf_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[14]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[14]\,
      R => '0'
    );
\req_buf_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[15]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[15]\,
      R => '0'
    );
\req_buf_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[16]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[16]\,
      R => '0'
    );
\req_buf_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[17]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[17]\,
      R => '0'
    );
\req_buf_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[18]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[18]\,
      R => '0'
    );
\req_buf_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[19]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[19]\,
      R => '0'
    );
\req_buf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[1]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[1]\,
      R => '0'
    );
\req_buf_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[20]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[20]\,
      R => '0'
    );
\req_buf_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[21]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[21]\,
      R => '0'
    );
\req_buf_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[22]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[22]\,
      R => '0'
    );
\req_buf_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[23]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[23]\,
      R => '0'
    );
\req_buf_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[24]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[24]\,
      R => '0'
    );
\req_buf_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[25]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[25]\,
      R => '0'
    );
\req_buf_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[26]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[26]\,
      R => '0'
    );
\req_buf_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[27]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[27]\,
      R => '0'
    );
\req_buf_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[28]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[28]\,
      R => '0'
    );
\req_buf_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[29]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[29]\,
      R => '0'
    );
\req_buf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[2]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[2]\,
      R => '0'
    );
\req_buf_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[30]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[30]\,
      R => '0'
    );
\req_buf_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[31]_i_2_n_0\,
      Q => \req_buf_addr_reg_n_0_[31]\,
      R => '0'
    );
\req_buf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[3]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[3]\,
      R => '0'
    );
\req_buf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[4]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[4]\,
      R => '0'
    );
\req_buf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[5]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[5]\,
      R => '0'
    );
\req_buf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[6]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[6]\,
      R => '0'
    );
\req_buf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[7]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[7]\,
      R => '0'
    );
\req_buf_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[8]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[8]\,
      R => '0'
    );
\req_buf_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \req_buf_addr[31]_i_1_n_0\,
      D => \req_buf_addr[9]_i_1_n_0\,
      Q => \req_buf_addr_reg_n_0_[9]\,
      R => '0'
    );
req_buf_addr_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999AAAA8989AA00"
    )
        port map (
      I0 => cfg_dma_sts_reg(4),
      I1 => req_buf_addr_sel_i_2_n_0,
      I2 => cfg_dma_sts_reg(1),
      I3 => \^state_cs_reg[1]_0\,
      I4 => \^state_cs_reg[0]_1\,
      I5 => \^state_cs_reg[2]_0\,
      O => req_buf_addr_sel_i_1_n_0
    );
req_buf_addr_sel_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7FFF00FFFF"
    )
        port map (
      I0 => next_buf_full1,
      I1 => transf_end,
      I2 => \req_buf_addr[31]_i_4_n_0\,
      I3 => \^next_buf_full_reg_0\,
      I4 => \^state_cs_reg[2]_0\,
      I5 => \^state_cs_reg[1]_0\,
      O => req_buf_addr_sel_i_2_n_0
    );
req_buf_addr_sel_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => cfg_dma_sts_reg(4),
      Q => \^req_buf_addr_sel_p1_reg_0\,
      R => '0'
    );
req_buf_addr_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => req_buf_addr_sel_i_1_n_0,
      Q => cfg_dma_sts_reg(4),
      R => '0'
    );
req_xfer_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => \m_axi_awlen[7]_i_1_n_0\,
      D => fifo_rd_data(7),
      Q => req_xfer_last,
      R => '0'
    );
\state_cs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_ns(0),
      I1 => U_dma_s2mm_data_ctrl_n_14,
      I2 => \^state_cs_reg[0]_1\,
      O => \state_cs[0]_i_1_n_0\
    );
\state_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(4),
      I1 => U_dma_s2mm_data_ctrl_n_13,
      I2 => U_dma_s2mm_data_ctrl_n_14,
      I3 => \^state_cs_reg[1]_0\,
      O => \state_cs[1]_i_1_n_0\
    );
\state_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(4),
      I1 => U_dma_s2mm_data_ctrl_n_17,
      I2 => U_dma_s2mm_data_ctrl_n_14,
      I3 => \^state_cs_reg[2]_0\,
      O => \state_cs[2]_i_1_n_0\
    );
\state_cs[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(2),
      O => \state_cs[2]_i_10_n_0\
    );
\state_cs[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(4),
      I1 => transf_end,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[1]_0\,
      I4 => \^state_cs_reg[2]_0\,
      O => \state_cs[2]_i_12_n_0\
    );
\state_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rd_data_count(7),
      I1 => rd_data_count(5),
      I2 => rd_data_count(6),
      I3 => rd_data_count(9),
      I4 => rd_data_count(8),
      I5 => rd_data_count(4),
      O => \state_cs[2]_i_4_n_0\
    );
\state_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3FFFFFFF3FF"
    )
        port map (
      I0 => rd_data_count(4),
      I1 => \^state_cs_reg[2]_0\,
      I2 => \^state_cs_reg[0]_1\,
      I3 => \^state_cs_reg[1]_0\,
      I4 => \state_cs[2]_i_8_n_0\,
      I5 => \state_cs[2]_i_9_n_0\,
      O => \state_cs[2]_i_6_n_0\
    );
\state_cs[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rd_data_count(8),
      I1 => rd_data_count(9),
      I2 => rd_data_count(6),
      I3 => rd_data_count(5),
      I4 => rd_data_count(7),
      O => \state_cs[2]_i_8_n_0\
    );
\state_cs[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_data_count(2),
      I1 => rd_data_count(3),
      I2 => rd_data_count(1),
      I3 => rd_data_count(0),
      O => \state_cs[2]_i_9_n_0\
    );
\state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \state_cs[0]_i_1_n_0\,
      Q => \^state_cs_reg[0]_1\,
      R => clear
    );
\state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \state_cs[1]_i_1_n_0\,
      Q => \^state_cs_reg[1]_0\,
      R => clear
    );
\state_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \state_cs[2]_i_1_n_0\,
      Q => \^state_cs_reg[2]_0\,
      R => clear
    );
sts_acquire_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sts_acquire_reg_0(2),
      I1 => sts_acquire_reg_0(4),
      I2 => sts_acquire_reg_0(5),
      I3 => sts_acquire_reg_0(3),
      I4 => sts_acquire_reg_0(1),
      I5 => \^mode_reg_0\,
      O => sts_acquire_i_10_n_0
    );
sts_acquire_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sts_acquire_reg,
      I1 => sts_acquire_reg_0(6),
      I2 => sts_acquire_reg_0(0),
      I3 => sts_acquire_reg_0(7),
      I4 => sts_acquire_reg_1,
      I5 => sts_acquire_i_10_n_0,
      O => \cfg_trig_pre_samp_reg[29]\
    );
transf_end_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \^full_immed0\,
      Q => transf_end,
      R => clear
    );
trig_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_0(0),
      I1 => \^cfg_trig_mask_reg[1]\,
      I2 => bit_start_0,
      I3 => cfg_dma_ctrl_reg(0),
      I4 => external_trig_val,
      I5 => bit_start,
      O => trig_out
    );
trig_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \trig_cnt_reg[0]\(1),
      I1 => \trig_cnt_reg[0]\(3),
      I2 => \trig_cnt_reg[0]\(0),
      I3 => \trig_cnt_reg[0]\(2),
      I4 => \trig_cnt_reg[0]\(4),
      I5 => trig_out_INST_0_i_3_n_0,
      O => \^cfg_trig_mask_reg[1]\
    );
trig_out_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trig_ip(0),
      I1 => \trig_cnt_reg[0]\(5),
      O => trig_out_INST_0_i_3_n_0
    );
\xfer_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFF1F"
    )
        port map (
      I0 => \xfer_cnt[6]_i_3_n_0\,
      I1 => ctl_start_r,
      I2 => m_axi_osc1_aresetn,
      I3 => \xfer_cnt_reg[6]\,
      I4 => use_8bit_r,
      O => ctl_start_r_reg
    );
\xfer_cnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bit_start_0,
      I1 => \^cfg_trig_mask_reg[1]\,
      I2 => cfg_dma_ctrl_reg_0(0),
      O => \xfer_cnt[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_top__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \system_rp_oscilloscope_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => SR(0),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_top__parameterized0__xdcDup__1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_top__parameterized0__xdcDup__1\ : entity is "fifo_generator_top";
end \system_rp_oscilloscope_0_fifo_generator_top__parameterized0__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_top__parameterized0__xdcDup__1\ is
begin
\grf.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => SR(0),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0\ : entity is "fifo_generator_v13_2_5_synth";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_top__parameterized0\
     port map (
      SR(0) => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_5_synth";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\system_rp_oscilloscope_0_fifo_generator_top__parameterized0__xdcDup__1\
     port map (
      SR(0) => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ : entity is "fifo_generator_v13_2_5";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ : entity is "fifo_generator_v13_2_5";
end \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_fifo_axi_data is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_rp_oscilloscope_0_fifo_axi_data : entity is "fifo_axi_data,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_rp_oscilloscope_0_fifo_axi_data : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_fifo_axi_data : entity is "fifo_axi_data";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_rp_oscilloscope_0_fifo_axi_data : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end system_rp_oscilloscope_0_fifo_axi_data;

architecture STRUCTURE of system_rp_oscilloscope_0_fifo_axi_data is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ : entity is "fifo_axi_data,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ : entity is "fifo_axi_data";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\system_rp_oscilloscope_0_fifo_generator_v13_2_5__parameterized1__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_dma_s2mm is
  port (
    empty : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_osc2_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : out STD_LOGIC;
    bit_start_reg : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_cs_reg[0]\ : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    busy_reg : out STD_LOGIC;
    m_axi_osc2_awvalid : out STD_LOGIC;
    fifo_dis_reg : out STD_LOGIC;
    \intr_reg__0\ : out STD_LOGIC;
    next_buf_full_reg : out STD_LOGIC;
    mode_reg : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_cs_reg[2]\ : out STD_LOGIC;
    \state_cs_reg[1]\ : out STD_LOGIC;
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    \xfer_cnt_reg[3]\ : out STD_LOGIC;
    \mux_sel_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \req_xfer_cnt_reg[6]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_ctrl_reg[0]\ : out STD_LOGIC;
    \cfg_trig_mask_reg[1]\ : out STD_LOGIC;
    m_axis_tvalid_reg : out STD_LOGIC;
    \mux_sel_reg[2]\ : out STD_LOGIC;
    \mux_sel_reg[2]_0\ : out STD_LOGIC;
    \mux_sel_reg[2]_1\ : out STD_LOGIC;
    \mux_sel_reg[2]_2\ : out STD_LOGIC;
    \mux_sel_reg[2]_3\ : out STD_LOGIC;
    \mux_sel_reg[2]_4\ : out STD_LOGIC;
    \mux_sel_reg[2]_5\ : out STD_LOGIC;
    \mux_sel_reg[2]_6\ : out STD_LOGIC;
    intr_cnt0 : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    \xfer_cnt_reg[6]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \mux_sel_reg[0]\ : out STD_LOGIC;
    \cfg_filt_coeff_bb_reg[15]\ : out STD_LOGIC;
    \cfg_calib_offset_reg[1]\ : out STD_LOGIC;
    \reg_rd_data_reg[6]_i_6__0\ : out STD_LOGIC;
    \reg_rd_data_reg[7]_i_6__0\ : out STD_LOGIC;
    \reg_ctrl_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rd_data_reg[9]_i_6__0\ : out STD_LOGIC;
    \reg_rd_data_reg[11]_i_6__0\ : out STD_LOGIC;
    \reg_rd_data_reg[12]_i_6__0\ : out STD_LOGIC;
    \reg_rd_data_reg[13]_i_6__0\ : out STD_LOGIC;
    \reg_rd_data_reg[14]_i_6__0\ : out STD_LOGIC;
    \reg_ctrl_reg[17]\ : out STD_LOGIC;
    missed_samps_ch1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    missed_samps_ch2 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \s_axi_reg_araddr[4]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[6]\ : out STD_LOGIC;
    m_axi_osc2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tlast_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    use_8bit_r_reg_0 : in STD_LOGIC;
    \state_cs_reg[0]_1\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg_0 : in STD_LOGIC;
    m_axi_awvalid_reg : in STD_LOGIC;
    fifo_dis_reg_0 : in STD_LOGIC;
    mode_reg_0 : in STD_LOGIC;
    first_rst_reg : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    req_we_reg : in STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    trig_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC;
    clk_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[16]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_2\ : in STD_LOGIC;
    m_axi_osc2_wready : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    \trig_cnt_reg[31]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 0 to 0 );
    tlast_reg_0 : in STD_LOGIC;
    acq_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buf_sel_ch1 : in STD_LOGIC;
    intr_reg : in STD_LOGIC;
    sts_acquire_reg : in STD_LOGIC;
    sts_acquire_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sts_acquire_reg_1 : in STD_LOGIC;
    \reg_ctrl_reg[31]\ : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_13\ : in STD_LOGIC;
    \next_buf_full1_carry__1_i_10__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_rd_data[2]_i_7__0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_rd_data_reg[8]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3__0\ : in STD_LOGIC;
    intr_cnt_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[30]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[0]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_i_9__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data_reg[15]_i_9__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data[0]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data[1]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[3]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_6__0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_6__0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3__0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3__0_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_5__0\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4__0\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4__0_0\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[16]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_1\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0_0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5__0_1\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2__0_1\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2__0_0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3__0_0\ : in STD_LOGIC;
    event_op_reset_i_7 : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_a : in STD_LOGIC;
    event_op_reset_i_10 : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    acq_tlast : in STD_LOGIC;
    \upsize_buf_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_dma_s2mm : entity is "rp_dma_s2mm";
end system_rp_oscilloscope_0_rp_dma_s2mm;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_dma_s2mm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ctl_start_r : STD_LOGIC;
  signal \^fifo_dis_reg\ : STD_LOGIC;
  signal fifo_rd_cnt : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal fifo_rst : STD_LOGIC;
  signal fifo_wr_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fifo_wr_we : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal req_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trig_out2 : STD_LOGIC;
  signal use_8bit_r : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal NLW_U_fifo_axi_data_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_data : label is "fifo_axi_data,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_data : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_data : label is "fifo_generator_v13_2_5,Vivado 2020.1";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  fifo_dis_reg <= \^fifo_dis_reg\;
  rd_en <= \^rd_en\;
U_dma_s2mm_ctrl: entity work.system_rp_oscilloscope_0_rp_dma_s2mm_ctrl
     port map (
      D(21 downto 0) => D(21 downto 0),
      E(0) => \^e\(0),
      Q(7 downto 0) => req_data(7 downto 0),
      bit_start_reg_0 => bit_start_reg,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_wrdata_a(31 downto 0) => bram_wrdata_a(31 downto 0),
      buf_sel_ch1 => buf_sel_ch1,
      busy_reg => busy_reg,
      busy_reg_0 => busy_reg_0,
      \cfg_calib_offset_reg[1]\ => \cfg_calib_offset_reg[1]\,
      \cfg_filt_coeff_bb_reg[15]\ => \cfg_filt_coeff_bb_reg[15]\,
      \cfg_trig_mask_reg[1]\ => \cfg_trig_mask_reg[1]\,
      \cfg_trig_pre_samp_reg[29]\ => \cfg_trig_pre_samp_reg[29]\,
      clear => clear,
      clk_cnt_reg(13 downto 0) => clk_cnt_reg(13 downto 0),
      ctl_start_r => ctl_start_r,
      ctl_start_r_reg => \^sr\(0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      event_op_reset_i_10_0 => event_op_reset_i_10,
      event_op_reset_i_7 => event_op_reset_i_7,
      fifo_dis_reg_0 => wr_en,
      fifo_dis_reg_1 => \^fifo_dis_reg\,
      fifo_dis_reg_2 => fifo_dis_reg_0,
      first_rst => first_rst,
      first_rst_reg_0 => first_rst_reg,
      full_immed0 => full_immed0,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      intr_cnt0 => intr_cnt0,
      intr_cnt_reg(6 downto 0) => intr_cnt_reg(6 downto 0),
      intr_reg => intr_reg,
      \intr_reg__0_0\ => \intr_reg__0\,
      m_axi_awvalid_reg_0 => m_axi_awvalid_reg,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      m_axi_osc2_awlen(7 downto 0) => m_axi_osc2_awlen(7 downto 0),
      m_axi_osc2_awready => m_axi_osc2_awready,
      m_axi_osc2_awvalid => m_axi_osc2_awvalid,
      m_axi_osc2_wready => m_axi_osc2_wready,
      m_axi_wlast_reg => m_axi_wlast_reg,
      m_axi_wlast_reg_0 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg => m_axi_wvalid_reg,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg_0,
      missed_samps_ch1(29 downto 0) => missed_samps_ch1(29 downto 0),
      missed_samps_ch2(29 downto 0) => missed_samps_ch2(29 downto 0),
      mode_reg_0 => mode_reg,
      mode_reg_1 => mode_reg_0,
      \next_buf_full1_carry__1_i_10__0_0\(16 downto 0) => \next_buf_full1_carry__1_i_10__0\(16 downto 0),
      next_buf_full_reg_0 => next_buf_full_reg,
      rd_data_count(9 downto 0) => fifo_rd_cnt(9 downto 0),
      rd_en => \^rd_en\,
      \reg_ctrl_reg[0]_0\ => \reg_ctrl_reg[0]\,
      \reg_ctrl_reg[17]_0\ => \reg_ctrl_reg[17]\,
      \reg_ctrl_reg[31]_0\ => \reg_ctrl_reg[31]\,
      \reg_ctrl_reg[9]_0\(1 downto 0) => \reg_ctrl_reg[9]\(1 downto 0),
      \reg_rd_data[0]_i_5__0_0\ => \reg_rd_data[0]_i_5__0\,
      \reg_rd_data[0]_i_5__0_1\ => \reg_rd_data[0]_i_5__0_0\,
      \reg_rd_data[10]_i_3__0_0\ => \reg_rd_data[10]_i_3__0\,
      \reg_rd_data[10]_i_3__0_1\ => \reg_rd_data[10]_i_3__0_0\,
      \reg_rd_data[15]_i_4__0_0\ => \reg_rd_data[15]_i_4__0\,
      \reg_rd_data[15]_i_4__0_1\ => \reg_rd_data[15]_i_4__0_0\,
      \reg_rd_data[16]_i_2__0_0\ => \reg_rd_data[16]_i_2__0\,
      \reg_rd_data[16]_i_2__0_1\ => \reg_rd_data[16]_i_2__0_0\,
      \reg_rd_data[16]_i_2__0_2\ => \reg_rd_data[16]_i_2__0_1\,
      \reg_rd_data[17]_i_5__0_0\(17 downto 0) => \reg_rd_data[17]_i_5__0\(17 downto 0),
      \reg_rd_data[17]_i_5__0_1\ => \reg_rd_data[17]_i_5__0_0\,
      \reg_rd_data[17]_i_5__0_2\ => \reg_rd_data[17]_i_5__0_1\,
      \reg_rd_data[18]_i_2__0_0\ => \reg_rd_data[18]_i_2__0\,
      \reg_rd_data[18]_i_2__0_1\ => \reg_rd_data[18]_i_2__0_0\,
      \reg_rd_data[18]_i_2__0_2\ => \reg_rd_data[18]_i_2__0_1\,
      \reg_rd_data[19]_i_2__0_0\ => \reg_rd_data[19]_i_2__0\,
      \reg_rd_data[19]_i_2__0_1\ => \reg_rd_data[19]_i_2__0_0\,
      \reg_rd_data[19]_i_2__0_2\ => \reg_rd_data[19]_i_2__0_1\,
      \reg_rd_data[1]_i_2__0\ => \reg_rd_data[1]_i_2__0\,
      \reg_rd_data[20]_i_2__0_0\ => \reg_rd_data[20]_i_2__0\,
      \reg_rd_data[20]_i_2__0_1\ => \reg_rd_data[20]_i_2__0_0\,
      \reg_rd_data[20]_i_2__0_2\ => \reg_rd_data[20]_i_2__0_1\,
      \reg_rd_data[21]_i_2__0_0\ => \reg_rd_data[21]_i_2__0\,
      \reg_rd_data[21]_i_2__0_1\ => \reg_rd_data[21]_i_2__0_0\,
      \reg_rd_data[21]_i_2__0_2\ => \reg_rd_data[21]_i_2__0_1\,
      \reg_rd_data[22]_i_2__0_0\ => \reg_rd_data[22]_i_2__0\,
      \reg_rd_data[22]_i_2__0_1\ => \reg_rd_data[22]_i_2__0_0\,
      \reg_rd_data[22]_i_2__0_2\ => \reg_rd_data[22]_i_2__0_1\,
      \reg_rd_data[23]_i_2__0_0\ => \reg_rd_data[23]_i_2__0\,
      \reg_rd_data[23]_i_2__0_1\ => \reg_rd_data[23]_i_2__0_0\,
      \reg_rd_data[23]_i_2__0_2\ => \reg_rd_data[23]_i_2__0_1\,
      \reg_rd_data[24]_i_2__0_0\ => \reg_rd_data[24]_i_2__0\,
      \reg_rd_data[24]_i_2__0_1\ => \reg_rd_data[24]_i_2__0_0\,
      \reg_rd_data[24]_i_2__0_2\ => \reg_rd_data[24]_i_2__0_1\,
      \reg_rd_data[25]_i_2__0_0\ => \reg_rd_data[25]_i_2__0\,
      \reg_rd_data[25]_i_2__0_1\ => \reg_rd_data[25]_i_2__0_0\,
      \reg_rd_data[26]_i_2__0_0\ => \reg_rd_data[26]_i_2__0\,
      \reg_rd_data[26]_i_2__0_1\ => \reg_rd_data[26]_i_2__0_0\,
      \reg_rd_data[27]_i_2__0_0\ => \reg_rd_data[27]_i_2__0\,
      \reg_rd_data[27]_i_2__0_1\ => \reg_rd_data[27]_i_2__0_0\,
      \reg_rd_data[28]_i_2__0_0\ => \reg_rd_data[28]_i_2__0\,
      \reg_rd_data[28]_i_2__0_1\ => \reg_rd_data[28]_i_2__0_0\,
      \reg_rd_data[29]_i_2__0_0\ => \reg_rd_data[29]_i_2__0\,
      \reg_rd_data[29]_i_2__0_1\ => \reg_rd_data[29]_i_2__0_0\,
      \reg_rd_data[2]_i_7__0_0\ => \reg_rd_data[2]_i_7__0\,
      \reg_rd_data[30]_i_2__0_0\ => \reg_rd_data[30]_i_2__0\,
      \reg_rd_data[30]_i_2__0_1\ => \reg_rd_data[30]_i_2__0_0\,
      \reg_rd_data[31]_i_3__0_0\ => \reg_rd_data[31]_i_3__0\,
      \reg_rd_data[31]_i_3__0_1\ => \reg_rd_data[31]_i_3__0_0\,
      \reg_rd_data[3]_i_2__0_0\ => \reg_rd_data[3]_i_2__0\,
      \reg_rd_data[8]_i_3__0_0\ => \reg_rd_data[8]_i_3__0\,
      \reg_rd_data[8]_i_3__0_1\ => \reg_rd_data[8]_i_3__0_0\,
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data_reg[0]_0\,
      \reg_rd_data_reg[0]_1\ => \reg_rd_data_reg[0]_1\,
      \reg_rd_data_reg[0]_i_2__0_0\ => \reg_rd_data_reg[0]_i_2__0\,
      \reg_rd_data_reg[10]\ => \reg_rd_data_reg[10]\,
      \reg_rd_data_reg[10]_0\ => \reg_rd_data_reg[10]_0\,
      \reg_rd_data_reg[10]_1\ => \reg_rd_data_reg[10]_1\,
      \reg_rd_data_reg[10]_2\ => \reg_rd_data_reg[10]_2\,
      \reg_rd_data_reg[11]_i_3__0_0\ => \reg_rd_data_reg[11]_i_3__0\,
      \reg_rd_data_reg[11]_i_3__0_1\ => \reg_rd_data_reg[11]_i_3__0_0\,
      \reg_rd_data_reg[11]_i_5__0_0\ => \reg_rd_data_reg[11]_i_5__0\,
      \reg_rd_data_reg[11]_i_6__0_0\ => \reg_rd_data_reg[11]_i_6__0\,
      \reg_rd_data_reg[12]_i_3__0_0\ => \reg_rd_data_reg[12]_i_3__0\,
      \reg_rd_data_reg[12]_i_3__0_1\ => \reg_rd_data_reg[12]_i_3__0_0\,
      \reg_rd_data_reg[12]_i_5__0_0\ => \reg_rd_data_reg[12]_i_5__0\,
      \reg_rd_data_reg[12]_i_6__0_0\ => \reg_rd_data_reg[12]_i_6__0\,
      \reg_rd_data_reg[13]_i_3__0_0\ => \reg_rd_data_reg[13]_i_3__0\,
      \reg_rd_data_reg[13]_i_3__0_1\ => \reg_rd_data_reg[13]_i_3__0_0\,
      \reg_rd_data_reg[13]_i_5__0_0\ => \reg_rd_data_reg[13]_i_5__0\,
      \reg_rd_data_reg[13]_i_6__0_0\ => \reg_rd_data_reg[13]_i_6__0\,
      \reg_rd_data_reg[14]_i_3__0_0\ => \reg_rd_data_reg[14]_i_3__0\,
      \reg_rd_data_reg[14]_i_3__0_1\ => \reg_rd_data_reg[14]_i_3__0_0\,
      \reg_rd_data_reg[14]_i_5__0_0\ => \reg_rd_data_reg[14]_i_5__0\,
      \reg_rd_data_reg[14]_i_6__0_0\ => \reg_rd_data_reg[14]_i_6__0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data_reg[15]\,
      \reg_rd_data_reg[15]_i_9__0_0\(15 downto 0) => \reg_rd_data_reg[15]_i_9__0\(15 downto 0),
      \reg_rd_data_reg[15]_i_9__0_1\(15 downto 0) => \reg_rd_data_reg[15]_i_9__0_0\(15 downto 0),
      \reg_rd_data_reg[16]\ => \reg_rd_data_reg[16]\,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data_reg[16]_0\,
      \reg_rd_data_reg[16]_1\(0) => \reg_rd_data_reg[16]_1\(0),
      \reg_rd_data_reg[16]_2\ => \reg_rd_data_reg[16]_2\,
      \reg_rd_data_reg[16]_3\ => \reg_rd_data_reg[16]_3\,
      \reg_rd_data_reg[17]\ => \reg_rd_data_reg[17]\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data_reg[17]_0\,
      \reg_rd_data_reg[17]_1\ => \reg_rd_data_reg[17]_1\,
      \reg_rd_data_reg[18]\ => \reg_rd_data_reg[18]\,
      \reg_rd_data_reg[19]\ => \reg_rd_data_reg[19]\,
      \reg_rd_data_reg[20]\ => \reg_rd_data_reg[20]\,
      \reg_rd_data_reg[21]\ => \reg_rd_data_reg[21]\,
      \reg_rd_data_reg[22]\ => \reg_rd_data_reg[22]\,
      \reg_rd_data_reg[23]\ => \reg_rd_data_reg[23]\,
      \reg_rd_data_reg[24]\ => \reg_rd_data_reg[24]\,
      \reg_rd_data_reg[25]\ => \reg_rd_data_reg[25]\,
      \reg_rd_data_reg[26]\ => \reg_rd_data_reg[26]\,
      \reg_rd_data_reg[27]\ => \reg_rd_data_reg[27]\,
      \reg_rd_data_reg[28]\ => \reg_rd_data_reg[28]\,
      \reg_rd_data_reg[29]\ => \reg_rd_data_reg[29]\,
      \reg_rd_data_reg[2]\ => \reg_rd_data_reg[2]\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data_reg[2]_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data_reg[2]_1\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data_reg[2]_2\,
      \reg_rd_data_reg[2]_3\ => \reg_rd_data_reg[2]_3\,
      \reg_rd_data_reg[2]_i_13_0\ => \reg_rd_data_reg[2]_i_13\,
      \reg_rd_data_reg[2]_i_3__0_0\ => \reg_rd_data_reg[2]_i_3__0\,
      \reg_rd_data_reg[30]\ => \reg_rd_data_reg[30]\,
      \reg_rd_data_reg[31]\ => \reg_rd_data_reg[31]\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data_reg[31]_0\,
      \reg_rd_data_reg[31]_1\ => \reg_rd_data_reg[31]_1\,
      \reg_rd_data_reg[31]_2\ => \reg_rd_data_reg[31]_2\,
      \reg_rd_data_reg[3]\ => \reg_rd_data_reg[3]\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data_reg[3]_0\,
      \reg_rd_data_reg[3]_1\ => \reg_rd_data_reg[3]_1\,
      \reg_rd_data_reg[3]_2\ => \reg_rd_data_reg[3]_2\,
      \reg_rd_data_reg[4]\ => \reg_rd_data_reg[4]\,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data_reg[4]_0\,
      \reg_rd_data_reg[4]_1\ => \reg_rd_data_reg[4]_1\,
      \reg_rd_data_reg[4]_2\ => \reg_rd_data_reg[4]_2\,
      \reg_rd_data_reg[4]_i_2__0_0\ => \reg_rd_data_reg[4]_i_2__0\,
      \reg_rd_data_reg[4]_i_6__0_0\ => \reg_rd_data_reg[4]_i_6__0\,
      \reg_rd_data_reg[5]\ => \reg_rd_data_reg[5]\,
      \reg_rd_data_reg[5]_0\ => \reg_rd_data_reg[5]_0\,
      \reg_rd_data_reg[5]_1\ => \reg_rd_data_reg[5]_1\,
      \reg_rd_data_reg[5]_i_2__0_0\ => \reg_rd_data_reg[5]_i_2__0\,
      \reg_rd_data_reg[5]_i_2__0_1\ => \reg_rd_data_reg[5]_i_2__0_0\,
      \reg_rd_data_reg[5]_i_6__0_0\ => \reg_rd_data_reg[5]_i_6__0\,
      \reg_rd_data_reg[6]_i_3__0_0\ => \reg_rd_data_reg[6]_i_3__0\,
      \reg_rd_data_reg[6]_i_3__0_1\ => \reg_rd_data_reg[6]_i_3__0_0\,
      \reg_rd_data_reg[6]_i_5__0_0\ => \reg_rd_data_reg[6]_i_5__0\,
      \reg_rd_data_reg[6]_i_6__0_0\ => \reg_rd_data_reg[6]_i_6__0\,
      \reg_rd_data_reg[7]_i_3__0_0\ => \reg_rd_data_reg[7]_i_3__0\,
      \reg_rd_data_reg[7]_i_3__0_1\ => \reg_rd_data_reg[7]_i_3__0_0\,
      \reg_rd_data_reg[7]_i_5__0_0\ => \reg_rd_data_reg[7]_i_5__0\,
      \reg_rd_data_reg[7]_i_6__0_0\ => \reg_rd_data_reg[7]_i_6__0\,
      \reg_rd_data_reg[8]\ => \reg_rd_data_reg[8]\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data_reg[8]_0\,
      \reg_rd_data_reg[8]_1\ => \reg_rd_data_reg[8]_1\,
      \reg_rd_data_reg[8]_2\ => \reg_rd_data_reg[8]_2\,
      \reg_rd_data_reg[8]_3\ => \reg_rd_data_reg[8]_3\,
      \reg_rd_data_reg[9]_i_3__0_0\ => \reg_rd_data_reg[9]_i_3__0\,
      \reg_rd_data_reg[9]_i_3__0_1\ => \reg_rd_data_reg[9]_i_3__0_0\,
      \reg_rd_data_reg[9]_i_5__0_0\ => \reg_rd_data_reg[9]_i_5__0\,
      \reg_rd_data_reg[9]_i_6__0_0\ => \reg_rd_data_reg[9]_i_6__0\,
      \req_addr_reg[31]_0\(31 downto 0) => Q(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      \req_buf_addr_reg[31]_1\(31 downto 0) => \req_buf_addr_reg[31]_0\(31 downto 0),
      req_buf_addr_sel_p1_reg_0 => req_buf_addr_sel_p1_reg,
      \req_xfer_cnt_reg[6]\ => \req_xfer_cnt_reg[6]\,
      rst => fifo_rst,
      \s_axi_reg_araddr[3]\ => \s_axi_reg_araddr[3]\,
      \s_axi_reg_araddr[4]\ => \s_axi_reg_araddr[4]\,
      \s_axi_reg_araddr[6]\ => \s_axi_reg_araddr[6]\,
      \s_axi_reg_araddr[7]\ => \s_axi_reg_araddr[7]\,
      \s_axi_reg_araddr[7]_0\ => \s_axi_reg_araddr[7]_0\,
      \state_cs_reg[0]_0\ => \state_cs_reg[0]\,
      \state_cs_reg[0]_1\ => \state_cs_reg[0]_0\,
      \state_cs_reg[0]_2\ => \state_cs_reg[0]_1\,
      \state_cs_reg[1]_0\ => \state_cs_reg[1]\,
      \state_cs_reg[2]_0\ => \state_cs_reg[2]\,
      sts_acquire_reg => sts_acquire_reg,
      sts_acquire_reg_0(7 downto 0) => sts_acquire_reg_0(7 downto 0),
      sts_acquire_reg_1 => sts_acquire_reg_1,
      trig_cnt_reg(13 downto 0) => trig_cnt_reg(13 downto 0),
      \trig_cnt_reg[31]\(5 downto 0) => \trig_cnt_reg[31]\(5 downto 0),
      trig_ip(0) => trig_ip(0),
      trig_out2 => trig_out2,
      use_8bit_r => use_8bit_r,
      wr_en => fifo_wr_we,
      \xfer_cnt_reg[6]\ => use_8bit_r_reg_0
    );
U_dma_s2mm_upsize: entity work.system_rp_oscilloscope_0_rp_dma_s2mm_upsize
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => req_data(7 downto 0),
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => acq_tlast,
      din(63 downto 0) => fifo_wr_data(63 downto 0),
      \gic0.gc0.count_reg[3]\ => \^fifo_dis_reg\,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axis_tvalid_reg_0 => m_axis_tvalid_reg,
      m_axis_tvalid_reg_1 => wr_en0,
      m_axis_tvalid_reg_2 => m_axis_tvalid_reg_0,
      \mux_sel_reg[0]_0\ => \mux_sel_reg[0]\,
      \mux_sel_reg[1]_0\ => \mux_sel_reg[1]\,
      \mux_sel_reg[2]_0\ => \mux_sel_reg[2]\,
      \mux_sel_reg[2]_1\ => \mux_sel_reg[2]_0\,
      \mux_sel_reg[2]_2\ => \mux_sel_reg[2]_1\,
      \mux_sel_reg[2]_3\ => \mux_sel_reg[2]_2\,
      \mux_sel_reg[2]_4\ => \mux_sel_reg[2]_3\,
      \mux_sel_reg[2]_5\ => \mux_sel_reg[2]_4\,
      \mux_sel_reg[2]_6\ => \mux_sel_reg[2]_5\,
      \mux_sel_reg[2]_7\ => \mux_sel_reg[2]_6\,
      \mux_sel_reg[2]_8\ => use_8bit_r_reg_0,
      req_we_reg_0 => req_we_reg,
      tlast_reg_0(0) => tlast_reg(0),
      tlast_reg_1 => tlast_reg_0,
      \upsize_buf_reg[0][7]_0\(7 downto 0) => \upsize_buf_reg[0][7]\(7 downto 0),
      \upsize_buf_reg[2][7]_0\(7 downto 0) => \upsize_buf_reg[2][7]\(7 downto 0),
      \upsize_buf_reg[7][7]_0\(7 downto 0) => \upsize_buf_reg[7][7]\(7 downto 0),
      wr_en => fifo_wr_we,
      \xfer_cnt_reg[3]_0\ => \xfer_cnt_reg[3]\,
      \xfer_cnt_reg[6]_0\ => \xfer_cnt_reg[6]\,
      \xfer_cnt_reg[6]_1\ => \^sr\(0)
    );
U_fifo_axi_data: entity work.system_rp_oscilloscope_0_fifo_axi_data
     port map (
      din(63 downto 0) => fifo_wr_data(63 downto 0),
      dout(63 downto 0) => m_axi_osc2_wdata(63 downto 0),
      empty => NLW_U_fifo_axi_data_empty_UNCONNECTED,
      full => NLW_U_fifo_axi_data_full_UNCONNECTED,
      rd_clk => m_axi_osc2_aclk,
      rd_data_count(9 downto 0) => fifo_rd_cnt(9 downto 0),
      rd_en => \^rd_en\,
      rd_rst_busy => NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED,
      rst => fifo_rst,
      wr_clk => m_axi_osc2_aclk,
      wr_data_count(9 downto 0) => NLW_U_fifo_axi_data_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en0,
      wr_rst_busy => NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED
    );
ctl_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => trig_out2,
      Q => ctl_start_r,
      R => '0'
    );
use_8bit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => use_8bit_r_reg_0,
      Q => use_8bit_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_rp_dma_s2mm__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_osc1_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    req_buf_addr_sel_p1_reg : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    \state_cs_reg[0]\ : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    busy_reg : out STD_LOGIC;
    m_axi_osc1_awvalid : out STD_LOGIC;
    fifo_dis_reg : out STD_LOGIC;
    osc1_dma_intr : out STD_LOGIC;
    next_buf_full_reg : out STD_LOGIC;
    mode_reg : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trig_out : out STD_LOGIC;
    external_trig_val_1 : out STD_LOGIC;
    \state_cs_reg[1]\ : out STD_LOGIC;
    \state_cs_reg[0]_0\ : out STD_LOGIC;
    \state_cs_reg[2]\ : out STD_LOGIC;
    \xfer_cnt_reg[3]\ : out STD_LOGIC;
    \mux_sel_reg[1]\ : out STD_LOGIC;
    \s_axi_reg_araddr[6]\ : out STD_LOGIC;
    intr : out STD_LOGIC;
    \s_axi_reg_araddr[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \req_xfer_cnt_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg : out STD_LOGIC;
    \mux_sel_reg[2]\ : out STD_LOGIC;
    \mux_sel_reg[2]_0\ : out STD_LOGIC;
    \mux_sel_reg[2]_1\ : out STD_LOGIC;
    \mux_sel_reg[2]_2\ : out STD_LOGIC;
    \mux_sel_reg[2]_3\ : out STD_LOGIC;
    \mux_sel_reg[2]_4\ : out STD_LOGIC;
    \mux_sel_reg[2]_5\ : out STD_LOGIC;
    \mux_sel_reg[2]_6\ : out STD_LOGIC;
    intr_cnt0 : out STD_LOGIC;
    \cfg_trig_pre_samp_reg[29]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    \xfer_cnt_reg[6]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \mux_sel_reg[0]\ : out STD_LOGIC;
    \reg_rd_data_reg[7]_i_6\ : out STD_LOGIC;
    \reg_rd_data_reg[9]_i_6\ : out STD_LOGIC;
    \reg_rd_data_reg[11]_i_6\ : out STD_LOGIC;
    \cfg_dma_dst_addr1_reg[16]\ : out STD_LOGIC;
    \cfg_dma_dst_addr1_reg[17]\ : out STD_LOGIC;
    \reg_rd_data_reg[6]_i_6\ : out STD_LOGIC;
    \reg_ctrl_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rd_data_reg[12]_i_6\ : out STD_LOGIC;
    \reg_rd_data_reg[13]_i_6\ : out STD_LOGIC;
    \reg_rd_data_reg[14]_i_6\ : out STD_LOGIC;
    \req_addr_reg[15]\ : out STD_LOGIC;
    missed_samps_ch1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    missed_samps_ch2 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_osc1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tlast_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    use_8bit_r_reg_0 : in STD_LOGIC;
    \state_cs_reg[0]_1\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg_0 : in STD_LOGIC;
    m_axi_awvalid_reg : in STD_LOGIC;
    fifo_dis_reg_0 : in STD_LOGIC;
    mode_reg_0 : in STD_LOGIC;
    first_rst_reg : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    req_we_reg : in STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    cfg_dma_ctrl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    external_trig_val : in STD_LOGIC;
    bit_start : in STD_LOGIC;
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    osc2_dma_intr : in STD_LOGIC;
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    trig_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC;
    clk_cnt_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_2\ : in STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    \trig_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 0 to 0 );
    tlast_reg_0 : in STD_LOGIC;
    acq_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    intr_reg : in STD_LOGIC;
    sts_acquire_reg : in STD_LOGIC;
    sts_acquire_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sts_acquire_reg_1 : in STD_LOGIC;
    osc1_reg_wr_we : in STD_LOGIC;
    buf_sel_ch2 : in STD_LOGIC;
    \reg_rd_data_reg[2]_i_3\ : in STD_LOGIC;
    \reg_rd_data[2]_i_8\ : in STD_LOGIC;
    \next_buf_full1_carry__1_i_10\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_rd_data[2]_i_8_0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_rd_data_reg[0]_i_2\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data_reg[15]_i_9_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_rd_data[0]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_i_8\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_2\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_i_6\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_6\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data[16]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[18]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2_0\ : in STD_LOGIC;
    intr_cnt_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[25]_i_2\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_2\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3\ : in STD_LOGIC;
    \reg_rd_data[31]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[5]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_3\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3\ : in STD_LOGIC;
    \reg_rd_data[8]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_2\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3\ : in STD_LOGIC;
    \reg_rd_data[10]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_5\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_1\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4\ : in STD_LOGIC;
    \reg_rd_data[15]_i_4_0\ : in STD_LOGIC;
    \reg_rd_data[16]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5_0\ : in STD_LOGIC;
    \reg_rd_data[17]_i_5_1\ : in STD_LOGIC;
    \reg_rd_data[19]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[20]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[21]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[22]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[23]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[24]_i_2_1\ : in STD_LOGIC;
    \reg_rd_data[25]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[26]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[27]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[28]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[29]_i_2_0\ : in STD_LOGIC;
    \reg_rd_data[30]_i_2_0\ : in STD_LOGIC;
    \reg_ctrl_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    acq_tlast : in STD_LOGIC;
    \upsize_buf_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \upsize_buf_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_rp_dma_s2mm__xdcDup__1\ : entity is "rp_dma_s2mm";
end \system_rp_oscilloscope_0_rp_dma_s2mm__xdcDup__1\;

architecture STRUCTURE of \system_rp_oscilloscope_0_rp_dma_s2mm__xdcDup__1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ctl_start_r : STD_LOGIC;
  signal \^fifo_dis_reg\ : STD_LOGIC;
  signal fifo_rd_cnt : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal fifo_rst : STD_LOGIC;
  signal fifo_wr_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fifo_wr_we : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal req_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trig_out1 : STD_LOGIC;
  signal use_8bit_r : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal NLW_U_fifo_axi_data_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_data : label is "fifo_axi_data,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_data : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_data : label is "fifo_generator_v13_2_5,Vivado 2020.1";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  fifo_dis_reg <= \^fifo_dis_reg\;
  rd_en <= \^rd_en\;
U_dma_s2mm_ctrl: entity work.\system_rp_oscilloscope_0_rp_dma_s2mm_ctrl__xdcDup__1\
     port map (
      D(21 downto 0) => D(21 downto 0),
      E(0) => \^e\(0),
      Q(7 downto 0) => req_data(7 downto 0),
      bit_start => bit_start,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      buf_sel_ch2 => buf_sel_ch2,
      busy_reg => busy_reg,
      busy_reg_0 => busy_reg_0,
      cfg_dma_ctrl_reg(0) => cfg_dma_ctrl_reg(0),
      \cfg_dma_dst_addr1_reg[16]\ => \cfg_dma_dst_addr1_reg[16]\,
      \cfg_dma_dst_addr1_reg[17]\ => \cfg_dma_dst_addr1_reg[17]\,
      \cfg_trig_mask_reg[1]\ => external_trig_val_1,
      \cfg_trig_pre_samp_reg[29]\ => \cfg_trig_pre_samp_reg[29]\,
      clear => clear,
      clk_cnt_reg(13 downto 0) => clk_cnt_reg(13 downto 0),
      ctl_start_r => ctl_start_r,
      ctl_start_r_reg => \^sr\(0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      external_trig_val => external_trig_val,
      fifo_dis_reg_0 => wr_en,
      fifo_dis_reg_1 => \^fifo_dis_reg\,
      fifo_dis_reg_2 => fifo_dis_reg_0,
      first_rst => first_rst,
      first_rst_reg_0 => first_rst_reg,
      full_immed0 => full_immed0,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      intr => intr,
      intr_cnt0 => intr_cnt0,
      intr_cnt_reg(6 downto 0) => intr_cnt_reg(6 downto 0),
      intr_reg => intr_reg,
      \intr_reg__0_0\ => osc1_dma_intr,
      m_axi_awvalid_reg_0 => m_axi_awvalid_reg,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      m_axi_osc1_awlen(7 downto 0) => m_axi_osc1_awlen(7 downto 0),
      m_axi_osc1_awready => m_axi_osc1_awready,
      m_axi_osc1_awvalid => m_axi_osc1_awvalid,
      m_axi_osc1_wready => m_axi_osc1_wready,
      m_axi_wlast_reg => m_axi_wlast_reg,
      m_axi_wlast_reg_0 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg => m_axi_wvalid_reg,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg_0,
      missed_samps_ch1(29 downto 0) => missed_samps_ch1(29 downto 0),
      missed_samps_ch2(29 downto 0) => missed_samps_ch2(29 downto 0),
      mode_reg_0 => mode_reg,
      mode_reg_1 => mode_reg_0,
      \next_buf_full1_carry__1_i_10_0\(16 downto 0) => \next_buf_full1_carry__1_i_10\(16 downto 0),
      next_buf_full_reg_0 => next_buf_full_reg,
      osc1_reg_wr_we => osc1_reg_wr_we,
      osc2_dma_intr => osc2_dma_intr,
      rd_data_count(9 downto 0) => fifo_rd_cnt(9 downto 0),
      rd_en => \^rd_en\,
      \reg_ctrl_reg[31]_0\(31 downto 0) => \reg_ctrl_reg[31]\(31 downto 0),
      \reg_ctrl_reg[9]_0\(1 downto 0) => \reg_ctrl_reg[9]\(1 downto 0),
      \reg_rd_data[0]_i_5_0\ => \reg_rd_data[0]_i_5\,
      \reg_rd_data[10]_i_3_0\ => \reg_rd_data[10]_i_3\,
      \reg_rd_data[10]_i_3_1\ => \reg_rd_data[10]_i_3_0\,
      \reg_rd_data[15]_i_4_0\ => \reg_rd_data[15]_i_4\,
      \reg_rd_data[15]_i_4_1\ => \reg_rd_data[15]_i_4_0\,
      \reg_rd_data[16]_i_3_0\ => \reg_rd_data[16]_i_3\,
      \reg_rd_data[16]_i_3_1\ => \reg_rd_data[16]_i_3_0\,
      \reg_rd_data[17]_i_5_0\(17 downto 0) => \reg_rd_data[17]_i_5\(17 downto 0),
      \reg_rd_data[17]_i_5_1\ => \reg_rd_data[17]_i_5_0\,
      \reg_rd_data[17]_i_5_2\ => \reg_rd_data[17]_i_5_1\,
      \reg_rd_data[18]_i_2_0\ => \reg_rd_data[18]_i_2\,
      \reg_rd_data[18]_i_2_1\ => \reg_rd_data[18]_i_2_0\,
      \reg_rd_data[18]_i_2_2\ => \reg_rd_data[18]_i_2_1\,
      \reg_rd_data[19]_i_2_0\ => \reg_rd_data[19]_i_2\,
      \reg_rd_data[19]_i_2_1\ => \reg_rd_data[19]_i_2_0\,
      \reg_rd_data[19]_i_2_2\ => \reg_rd_data[19]_i_2_1\,
      \reg_rd_data[20]_i_2_0\ => \reg_rd_data[20]_i_2\,
      \reg_rd_data[20]_i_2_1\ => \reg_rd_data[20]_i_2_0\,
      \reg_rd_data[20]_i_2_2\ => \reg_rd_data[20]_i_2_1\,
      \reg_rd_data[21]_i_2_0\ => \reg_rd_data[21]_i_2\,
      \reg_rd_data[21]_i_2_1\ => \reg_rd_data[21]_i_2_0\,
      \reg_rd_data[21]_i_2_2\ => \reg_rd_data[21]_i_2_1\,
      \reg_rd_data[22]_i_2_0\ => \reg_rd_data[22]_i_2\,
      \reg_rd_data[22]_i_2_1\ => \reg_rd_data[22]_i_2_0\,
      \reg_rd_data[22]_i_2_2\ => \reg_rd_data[22]_i_2_1\,
      \reg_rd_data[23]_i_2_0\ => \reg_rd_data[23]_i_2\,
      \reg_rd_data[23]_i_2_1\ => \reg_rd_data[23]_i_2_0\,
      \reg_rd_data[23]_i_2_2\ => \reg_rd_data[23]_i_2_1\,
      \reg_rd_data[24]_i_2_0\ => \reg_rd_data[24]_i_2\,
      \reg_rd_data[24]_i_2_1\ => \reg_rd_data[24]_i_2_0\,
      \reg_rd_data[24]_i_2_2\ => \reg_rd_data[24]_i_2_1\,
      \reg_rd_data[25]_i_2_0\ => \reg_rd_data[25]_i_2\,
      \reg_rd_data[25]_i_2_1\ => \reg_rd_data[25]_i_2_0\,
      \reg_rd_data[26]_i_2_0\ => \reg_rd_data[26]_i_2\,
      \reg_rd_data[26]_i_2_1\ => \reg_rd_data[26]_i_2_0\,
      \reg_rd_data[27]_i_2_0\ => \reg_rd_data[27]_i_2\,
      \reg_rd_data[27]_i_2_1\ => \reg_rd_data[27]_i_2_0\,
      \reg_rd_data[28]_i_2_0\ => \reg_rd_data[28]_i_2\,
      \reg_rd_data[28]_i_2_1\ => \reg_rd_data[28]_i_2_0\,
      \reg_rd_data[29]_i_2_0\ => \reg_rd_data[29]_i_2\,
      \reg_rd_data[29]_i_2_1\ => \reg_rd_data[29]_i_2_0\,
      \reg_rd_data[2]_i_8_0\ => \reg_rd_data[2]_i_8\,
      \reg_rd_data[2]_i_8_1\ => \reg_rd_data[2]_i_8_0\,
      \reg_rd_data[30]_i_2_0\ => \reg_rd_data[30]_i_2\,
      \reg_rd_data[30]_i_2_1\ => \reg_rd_data[30]_i_2_0\,
      \reg_rd_data[31]_i_3_0\ => \reg_rd_data[31]_i_3\,
      \reg_rd_data[31]_i_3_1\ => \reg_rd_data[31]_i_3_0\,
      \reg_rd_data[8]_i_3_0\ => \reg_rd_data[8]_i_3\,
      \reg_rd_data[8]_i_3_1\ => \reg_rd_data[8]_i_3_0\,
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data_reg[0]_0\,
      \reg_rd_data_reg[0]_1\ => \reg_rd_data_reg[0]_1\,
      \reg_rd_data_reg[0]_i_2_0\ => \reg_rd_data_reg[0]_i_2\,
      \reg_rd_data_reg[10]\ => \reg_rd_data_reg[10]\,
      \reg_rd_data_reg[10]_0\ => \reg_rd_data_reg[10]_0\,
      \reg_rd_data_reg[10]_1\ => \reg_rd_data_reg[10]_1\,
      \reg_rd_data_reg[10]_2\ => \reg_rd_data_reg[10]_2\,
      \reg_rd_data_reg[11]_i_3_0\ => \reg_rd_data_reg[11]_i_3\,
      \reg_rd_data_reg[11]_i_3_1\ => \reg_rd_data_reg[11]_i_3_0\,
      \reg_rd_data_reg[11]_i_5_0\ => \reg_rd_data_reg[11]_i_5\,
      \reg_rd_data_reg[11]_i_6_0\ => \reg_rd_data_reg[11]_i_6\,
      \reg_rd_data_reg[12]_i_3_0\ => \reg_rd_data_reg[12]_i_3\,
      \reg_rd_data_reg[12]_i_3_1\ => \reg_rd_data_reg[12]_i_3_0\,
      \reg_rd_data_reg[12]_i_5_0\ => \reg_rd_data_reg[12]_i_5\,
      \reg_rd_data_reg[12]_i_6_0\ => \reg_rd_data_reg[12]_i_6\,
      \reg_rd_data_reg[13]_i_3_0\ => \reg_rd_data_reg[13]_i_3\,
      \reg_rd_data_reg[13]_i_3_1\ => \reg_rd_data_reg[13]_i_3_0\,
      \reg_rd_data_reg[13]_i_5_0\ => \reg_rd_data_reg[13]_i_5\,
      \reg_rd_data_reg[13]_i_6_0\ => \reg_rd_data_reg[13]_i_6\,
      \reg_rd_data_reg[14]_i_3_0\ => \reg_rd_data_reg[14]_i_3\,
      \reg_rd_data_reg[14]_i_3_1\ => \reg_rd_data_reg[14]_i_3_0\,
      \reg_rd_data_reg[14]_i_5_0\ => \reg_rd_data_reg[14]_i_5\,
      \reg_rd_data_reg[14]_i_6_0\ => \reg_rd_data_reg[14]_i_6\,
      \reg_rd_data_reg[15]\ => \reg_rd_data_reg[15]\,
      \reg_rd_data_reg[15]_0\ => \reg_rd_data_reg[15]_0\,
      \reg_rd_data_reg[15]_1\ => \reg_rd_data_reg[15]_1\,
      \reg_rd_data_reg[15]_i_9_0\(15 downto 0) => \reg_rd_data_reg[15]_i_9\(15 downto 0),
      \reg_rd_data_reg[15]_i_9_1\(15 downto 0) => \reg_rd_data_reg[15]_i_9_0\(15 downto 0),
      \reg_rd_data_reg[16]\ => \reg_rd_data_reg[16]\,
      \reg_rd_data_reg[17]\ => \reg_rd_data_reg[17]\,
      \reg_rd_data_reg[18]\ => \reg_rd_data_reg[18]\,
      \reg_rd_data_reg[19]\ => \reg_rd_data_reg[19]\,
      \reg_rd_data_reg[1]\ => \reg_rd_data_reg[1]\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data_reg[1]_0\,
      \reg_rd_data_reg[1]_1\ => \reg_rd_data_reg[1]_1\,
      \reg_rd_data_reg[1]_2\ => \reg_rd_data_reg[1]_2\,
      \reg_rd_data_reg[1]_3\ => \reg_rd_data_reg[1]_3\,
      \reg_rd_data_reg[20]\ => \reg_rd_data_reg[20]\,
      \reg_rd_data_reg[21]\ => \reg_rd_data_reg[21]\,
      \reg_rd_data_reg[22]\ => \reg_rd_data_reg[22]\,
      \reg_rd_data_reg[23]\ => \reg_rd_data_reg[23]\,
      \reg_rd_data_reg[24]\ => \reg_rd_data_reg[24]\,
      \reg_rd_data_reg[25]\ => \reg_rd_data_reg[25]\,
      \reg_rd_data_reg[26]\ => \reg_rd_data_reg[26]\,
      \reg_rd_data_reg[27]\ => \reg_rd_data_reg[27]\,
      \reg_rd_data_reg[28]\ => \reg_rd_data_reg[28]\,
      \reg_rd_data_reg[29]\ => \reg_rd_data_reg[29]\,
      \reg_rd_data_reg[2]\ => \reg_rd_data_reg[2]\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data_reg[2]_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data_reg[2]_1\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data_reg[2]_2\,
      \reg_rd_data_reg[2]_i_3_0\ => \reg_rd_data_reg[2]_i_3\,
      \reg_rd_data_reg[30]\ => \reg_rd_data_reg[30]\,
      \reg_rd_data_reg[31]\ => \reg_rd_data_reg[31]\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data_reg[31]_0\,
      \reg_rd_data_reg[31]_1\ => \reg_rd_data_reg[31]_1\,
      \reg_rd_data_reg[31]_2\ => \reg_rd_data_reg[31]_2\,
      \reg_rd_data_reg[3]\ => \reg_rd_data_reg[3]\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data_reg[3]_0\,
      \reg_rd_data_reg[3]_1\ => \reg_rd_data_reg[3]_1\,
      \reg_rd_data_reg[3]_2\ => \reg_rd_data_reg[3]_2\,
      \reg_rd_data_reg[3]_i_3_0\ => \reg_rd_data_reg[3]_i_3\,
      \reg_rd_data_reg[3]_i_8_0\ => \reg_rd_data_reg[3]_i_8\,
      \reg_rd_data_reg[4]\ => \reg_rd_data_reg[4]\,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data_reg[4]_0\,
      \reg_rd_data_reg[4]_1\ => \reg_rd_data_reg[4]_1\,
      \reg_rd_data_reg[4]_i_2_0\ => \reg_rd_data_reg[4]_i_2\,
      \reg_rd_data_reg[4]_i_6_0\ => \reg_rd_data_reg[4]_i_6\,
      \reg_rd_data_reg[5]\ => \reg_rd_data_reg[5]\,
      \reg_rd_data_reg[5]_0\ => \reg_rd_data_reg[5]_0\,
      \reg_rd_data_reg[5]_1\ => \reg_rd_data_reg[5]_1\,
      \reg_rd_data_reg[5]_i_2_0\ => \reg_rd_data_reg[5]_i_2\,
      \reg_rd_data_reg[5]_i_2_1\ => \reg_rd_data_reg[5]_i_2_0\,
      \reg_rd_data_reg[5]_i_6_0\ => \reg_rd_data_reg[5]_i_6\,
      \reg_rd_data_reg[6]_i_3_0\ => \reg_rd_data_reg[6]_i_3\,
      \reg_rd_data_reg[6]_i_3_1\ => \reg_rd_data_reg[6]_i_3_0\,
      \reg_rd_data_reg[6]_i_5_0\ => \reg_rd_data_reg[6]_i_5\,
      \reg_rd_data_reg[6]_i_6_0\ => \reg_rd_data_reg[6]_i_6\,
      \reg_rd_data_reg[7]_i_3_0\ => \reg_rd_data_reg[7]_i_3\,
      \reg_rd_data_reg[7]_i_3_1\ => \reg_rd_data_reg[7]_i_3_0\,
      \reg_rd_data_reg[7]_i_5_0\ => \reg_rd_data_reg[7]_i_5\,
      \reg_rd_data_reg[7]_i_6_0\ => \reg_rd_data_reg[7]_i_6\,
      \reg_rd_data_reg[8]\ => \reg_rd_data_reg[8]\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data_reg[8]_0\,
      \reg_rd_data_reg[8]_1\ => \reg_rd_data_reg[8]_1\,
      \reg_rd_data_reg[8]_2\ => \reg_rd_data_reg[8]_2\,
      \reg_rd_data_reg[8]_3\ => \reg_rd_data_reg[8]_3\,
      \reg_rd_data_reg[9]_i_3_0\ => \reg_rd_data_reg[9]_i_3\,
      \reg_rd_data_reg[9]_i_3_1\ => \reg_rd_data_reg[9]_i_3_0\,
      \reg_rd_data_reg[9]_i_5_0\ => \reg_rd_data_reg[9]_i_5\,
      \reg_rd_data_reg[9]_i_6_0\ => \reg_rd_data_reg[9]_i_6\,
      \req_addr_reg[15]_0\ => \req_addr_reg[15]\,
      \req_addr_reg[31]_0\(31 downto 0) => Q(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      \req_buf_addr_reg[31]_1\(31 downto 0) => \req_buf_addr_reg[31]_0\(31 downto 0),
      req_buf_addr_sel_p1_reg_0 => req_buf_addr_sel_p1_reg,
      \req_xfer_cnt_reg[0]\ => \req_xfer_cnt_reg[0]\,
      rst => fifo_rst,
      \s_axi_reg_araddr[2]\ => \s_axi_reg_araddr[2]\,
      \s_axi_reg_araddr[3]\ => \s_axi_reg_araddr[3]\,
      \s_axi_reg_araddr[6]\ => \s_axi_reg_araddr[6]\,
      \s_axi_reg_araddr[7]\ => \s_axi_reg_araddr[7]\,
      \state_cs_reg[0]_0\ => \state_cs_reg[0]\,
      \state_cs_reg[0]_1\ => \state_cs_reg[0]_0\,
      \state_cs_reg[0]_2\ => \state_cs_reg[0]_1\,
      \state_cs_reg[1]_0\ => \state_cs_reg[1]\,
      \state_cs_reg[2]_0\ => \state_cs_reg[2]\,
      sts_acquire_reg => sts_acquire_reg,
      sts_acquire_reg_0(7 downto 0) => sts_acquire_reg_0(7 downto 0),
      sts_acquire_reg_1 => sts_acquire_reg_1,
      trig_cnt_reg(13 downto 0) => trig_cnt_reg(13 downto 0),
      \trig_cnt_reg[0]\(5 downto 0) => \trig_cnt_reg[0]\(5 downto 0),
      trig_ip(0) => trig_ip(0),
      trig_out => trig_out,
      trig_out1 => trig_out1,
      use_8bit_r => use_8bit_r,
      wr_en => fifo_wr_we,
      \xfer_cnt_reg[6]\ => use_8bit_r_reg_0
    );
U_dma_s2mm_upsize: entity work.system_rp_oscilloscope_0_rp_dma_s2mm_upsize_21
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => req_data(7 downto 0),
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => acq_tlast,
      din(63 downto 0) => fifo_wr_data(63 downto 0),
      \gic0.gc0.count_reg[3]\ => \^fifo_dis_reg\,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axis_tvalid_reg_0 => m_axis_tvalid_reg,
      m_axis_tvalid_reg_1 => wr_en0,
      m_axis_tvalid_reg_2 => m_axis_tvalid_reg_0,
      \mux_sel_reg[0]_0\ => \mux_sel_reg[0]\,
      \mux_sel_reg[1]_0\ => \mux_sel_reg[1]\,
      \mux_sel_reg[2]_0\ => \mux_sel_reg[2]\,
      \mux_sel_reg[2]_1\ => \mux_sel_reg[2]_0\,
      \mux_sel_reg[2]_2\ => \mux_sel_reg[2]_1\,
      \mux_sel_reg[2]_3\ => \mux_sel_reg[2]_2\,
      \mux_sel_reg[2]_4\ => \mux_sel_reg[2]_3\,
      \mux_sel_reg[2]_5\ => \mux_sel_reg[2]_4\,
      \mux_sel_reg[2]_6\ => \mux_sel_reg[2]_5\,
      \mux_sel_reg[2]_7\ => \mux_sel_reg[2]_6\,
      \mux_sel_reg[2]_8\ => use_8bit_r_reg_0,
      req_we_reg_0 => req_we_reg,
      tlast_reg_0(0) => tlast_reg(0),
      tlast_reg_1 => tlast_reg_0,
      \upsize_buf_reg[0][7]_0\(7 downto 0) => \upsize_buf_reg[0][7]\(7 downto 0),
      \upsize_buf_reg[2][7]_0\(7 downto 0) => \upsize_buf_reg[2][7]\(7 downto 0),
      \upsize_buf_reg[7][7]_0\(7 downto 0) => \upsize_buf_reg[7][7]\(7 downto 0),
      wr_en => fifo_wr_we,
      \xfer_cnt_reg[3]_0\ => \xfer_cnt_reg[3]\,
      \xfer_cnt_reg[6]_0\ => \xfer_cnt_reg[6]\,
      \xfer_cnt_reg[6]_1\ => \^sr\(0)
    );
U_fifo_axi_data: entity work.\system_rp_oscilloscope_0_fifo_axi_data__xdcDup__1\
     port map (
      din(63 downto 0) => fifo_wr_data(63 downto 0),
      dout(63 downto 0) => m_axi_osc1_wdata(63 downto 0),
      empty => NLW_U_fifo_axi_data_empty_UNCONNECTED,
      full => NLW_U_fifo_axi_data_full_UNCONNECTED,
      rd_clk => m_axi_osc1_aclk,
      rd_data_count(9 downto 0) => fifo_rd_cnt(9 downto 0),
      rd_en => \^rd_en\,
      rd_rst_busy => NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED,
      rst => fifo_rst,
      wr_clk => m_axi_osc1_aclk,
      wr_data_count(9 downto 0) => NLW_U_fifo_axi_data_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en0,
      wr_rst_busy => NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED
    );
ctl_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => trig_out1,
      Q => ctl_start_r,
      R => '0'
    );
use_8bit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => use_8bit_r_reg_0,
      Q => use_8bit_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_osc_top is
  port (
    cfg_filt_bypass : out STD_LOGIC;
    dec_tvalid : out STD_LOGIC;
    trig_detect_reg : out STD_LOGIC;
    acq_tvalid : out STD_LOGIC;
    acq_tlast : out STD_LOGIC;
    empty : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_osc1_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    buf_sel_ch1 : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    cfg_8bit_dat : out STD_LOGIC;
    osc1_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sts_trig_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_cs : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    dat_ctrl_busy : out STD_LOGIC;
    m_axi_osc1_awvalid : out STD_LOGIC;
    fifo_dis : out STD_LOGIC;
    next_buf_full_reg : out STD_LOGIC;
    dma_mode : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    fifo_wr_we : out STD_LOGIC;
    cfg_trig_edge : out STD_LOGIC;
    cfg_avg_en : out STD_LOGIC;
    state_cs_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    trig_out : out STD_LOGIC;
    \reg_ctrl_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_cs_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \event_op_reset_i_5__0\ : out STD_LOGIC;
    \xfer_cnt_reg[3]\ : out STD_LOGIC;
    \req_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_reg_araddr[4]\ : out STD_LOGIC;
    bram_rddata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_reg_araddr[4]_0\ : out STD_LOGIC;
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_1\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    intr : out STD_LOGIC;
    \s_axi_reg_araddr[2]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_2\ : out STD_LOGIC;
    ctl_trg : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    m_axi_osc1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ctl_start_r_reg : out STD_LOGIC;
    tlast_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[6]\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]_0\ : out STD_LOGIC;
    loopback_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \req_xfer_cnt_reg[0]\ : out STD_LOGIC;
    m_axis_tvalid_reg : out STD_LOGIC;
    osc1_trig_op : out STD_LOGIC;
    \xfer_cnt_reg[6]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \s_axi_reg_araddr[5]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_1\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_2\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]_1\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]_2\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_3\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_trig_high_level_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_osc1_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sts_trig_reg_0 : in STD_LOGIC;
    \state_cs_reg[0]\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg : in STD_LOGIC;
    m_axi_awvalid_reg : in STD_LOGIC;
    fifo_dis_reg : in STD_LOGIC;
    mode_reg : in STD_LOGIC;
    first_rst_reg : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    req_we_reg : in STD_LOGIC;
    cfg_trig_edge_reg_0 : in STD_LOGIC;
    cfg_avg_en_reg_0 : in STD_LOGIC;
    cfg_8bit_dat_reg_0 : in STD_LOGIC;
    cfg_filt_bypass_reg_0 : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    cfg_dma_ctrl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    external_trig_val : in STD_LOGIC;
    bit_start : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_reg_rdata[0]\ : in STD_LOGIC;
    \s_axi_reg_rdata[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_reg_rdata[0]_0\ : in STD_LOGIC;
    \cfg_dec_rshift[3]_i_2_0\ : in STD_LOGIC;
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    osc2_dma_intr : in STD_LOGIC;
    trig_detect_reg_0 : in STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    bb_mult : in STD_LOGIC;
    \cfg_calib_offset_reg[0]_0\ : in STD_LOGIC;
    buf_sel_ch2 : in STD_LOGIC;
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_osc_top : entity is "osc_top";
end system_rp_oscilloscope_0_osc_top;

architecture STRUCTURE of system_rp_oscilloscope_0_osc_top is
  signal U_dma_s2mm_n_119 : STD_LOGIC;
  signal U_dma_s2mm_n_120 : STD_LOGIC;
  signal U_dma_s2mm_n_123 : STD_LOGIC;
  signal U_dma_s2mm_n_124 : STD_LOGIC;
  signal U_dma_s2mm_n_125 : STD_LOGIC;
  signal U_dma_s2mm_n_126 : STD_LOGIC;
  signal U_dma_s2mm_n_127 : STD_LOGIC;
  signal U_dma_s2mm_n_128 : STD_LOGIC;
  signal U_dma_s2mm_n_129 : STD_LOGIC;
  signal U_dma_s2mm_n_130 : STD_LOGIC;
  signal U_dma_s2mm_n_131 : STD_LOGIC;
  signal U_dma_s2mm_n_132 : STD_LOGIC;
  signal U_dma_s2mm_n_133 : STD_LOGIC;
  signal U_dma_s2mm_n_134 : STD_LOGIC;
  signal U_dma_s2mm_n_135 : STD_LOGIC;
  signal U_dma_s2mm_n_136 : STD_LOGIC;
  signal U_dma_s2mm_n_137 : STD_LOGIC;
  signal U_dma_s2mm_n_138 : STD_LOGIC;
  signal U_dma_s2mm_n_139 : STD_LOGIC;
  signal U_dma_s2mm_n_140 : STD_LOGIC;
  signal U_dma_s2mm_n_141 : STD_LOGIC;
  signal U_dma_s2mm_n_142 : STD_LOGIC;
  signal U_dma_s2mm_n_143 : STD_LOGIC;
  signal U_dma_s2mm_n_144 : STD_LOGIC;
  signal U_dma_s2mm_n_148 : STD_LOGIC;
  signal U_dma_s2mm_n_149 : STD_LOGIC;
  signal U_dma_s2mm_n_150 : STD_LOGIC;
  signal U_dma_s2mm_n_151 : STD_LOGIC;
  signal U_dma_s2mm_n_152 : STD_LOGIC;
  signal U_dma_s2mm_n_153 : STD_LOGIC;
  signal U_dma_s2mm_n_154 : STD_LOGIC;
  signal U_dma_s2mm_n_155 : STD_LOGIC;
  signal U_dma_s2mm_n_157 : STD_LOGIC;
  signal U_dma_s2mm_n_158 : STD_LOGIC;
  signal U_dma_s2mm_n_162 : STD_LOGIC;
  signal U_dma_s2mm_n_163 : STD_LOGIC;
  signal U_dma_s2mm_n_164 : STD_LOGIC;
  signal U_dma_s2mm_n_165 : STD_LOGIC;
  signal U_dma_s2mm_n_166 : STD_LOGIC;
  signal U_dma_s2mm_n_167 : STD_LOGIC;
  signal U_dma_s2mm_n_168 : STD_LOGIC;
  signal U_dma_s2mm_n_171 : STD_LOGIC;
  signal U_dma_s2mm_n_172 : STD_LOGIC;
  signal U_dma_s2mm_n_173 : STD_LOGIC;
  signal U_dma_s2mm_n_174 : STD_LOGIC;
  signal U_osc_acq_n_19 : STD_LOGIC;
  signal U_osc_acq_n_24 : STD_LOGIC;
  signal U_osc_acq_n_25 : STD_LOGIC;
  signal U_osc_acq_n_26 : STD_LOGIC;
  signal U_osc_acq_n_27 : STD_LOGIC;
  signal U_osc_acq_n_28 : STD_LOGIC;
  signal U_osc_acq_n_29 : STD_LOGIC;
  signal U_osc_acq_n_30 : STD_LOGIC;
  signal U_osc_acq_n_31 : STD_LOGIC;
  signal U_osc_acq_n_32 : STD_LOGIC;
  signal U_osc_acq_n_33 : STD_LOGIC;
  signal U_osc_acq_n_34 : STD_LOGIC;
  signal U_osc_acq_n_35 : STD_LOGIC;
  signal U_osc_acq_n_36 : STD_LOGIC;
  signal U_osc_acq_n_37 : STD_LOGIC;
  signal U_osc_acq_n_38 : STD_LOGIC;
  signal U_osc_acq_n_39 : STD_LOGIC;
  signal U_osc_acq_n_40 : STD_LOGIC;
  signal U_osc_acq_n_41 : STD_LOGIC;
  signal U_osc_acq_n_42 : STD_LOGIC;
  signal U_osc_acq_n_43 : STD_LOGIC;
  signal U_osc_acq_n_44 : STD_LOGIC;
  signal U_osc_acq_n_45 : STD_LOGIC;
  signal U_osc_acq_n_46 : STD_LOGIC;
  signal U_osc_acq_n_47 : STD_LOGIC;
  signal U_osc_acq_n_48 : STD_LOGIC;
  signal U_osc_acq_n_49 : STD_LOGIC;
  signal U_osc_acq_n_50 : STD_LOGIC;
  signal U_osc_acq_n_51 : STD_LOGIC;
  signal U_osc_acq_n_52 : STD_LOGIC;
  signal U_osc_acq_n_53 : STD_LOGIC;
  signal U_osc_acq_n_54 : STD_LOGIC;
  signal U_osc_acq_n_55 : STD_LOGIC;
  signal U_osc_acq_n_56 : STD_LOGIC;
  signal U_osc_acq_n_57 : STD_LOGIC;
  signal U_osc_acq_n_58 : STD_LOGIC;
  signal U_osc_acq_n_59 : STD_LOGIC;
  signal U_osc_acq_n_60 : STD_LOGIC;
  signal U_osc_acq_n_61 : STD_LOGIC;
  signal U_osc_acq_n_62 : STD_LOGIC;
  signal U_osc_acq_n_63 : STD_LOGIC;
  signal U_osc_acq_n_64 : STD_LOGIC;
  signal U_osc_acq_n_65 : STD_LOGIC;
  signal U_osc_acq_n_66 : STD_LOGIC;
  signal U_osc_acq_n_67 : STD_LOGIC;
  signal U_osc_acq_n_68 : STD_LOGIC;
  signal U_osc_acq_n_69 : STD_LOGIC;
  signal U_osc_acq_n_70 : STD_LOGIC;
  signal U_osc_acq_n_79 : STD_LOGIC;
  signal U_osc_acq_n_80 : STD_LOGIC;
  signal U_osc_acq_n_81 : STD_LOGIC;
  signal U_osc_acq_n_82 : STD_LOGIC;
  signal U_osc_calib_n_0 : STD_LOGIC;
  signal U_osc_calib_n_1 : STD_LOGIC;
  signal U_osc_calib_n_10 : STD_LOGIC;
  signal U_osc_calib_n_11 : STD_LOGIC;
  signal U_osc_calib_n_12 : STD_LOGIC;
  signal U_osc_calib_n_13 : STD_LOGIC;
  signal U_osc_calib_n_14 : STD_LOGIC;
  signal U_osc_calib_n_15 : STD_LOGIC;
  signal U_osc_calib_n_16 : STD_LOGIC;
  signal U_osc_calib_n_17 : STD_LOGIC;
  signal U_osc_calib_n_18 : STD_LOGIC;
  signal U_osc_calib_n_19 : STD_LOGIC;
  signal U_osc_calib_n_2 : STD_LOGIC;
  signal U_osc_calib_n_20 : STD_LOGIC;
  signal U_osc_calib_n_21 : STD_LOGIC;
  signal U_osc_calib_n_22 : STD_LOGIC;
  signal U_osc_calib_n_23 : STD_LOGIC;
  signal U_osc_calib_n_24 : STD_LOGIC;
  signal U_osc_calib_n_25 : STD_LOGIC;
  signal U_osc_calib_n_26 : STD_LOGIC;
  signal U_osc_calib_n_27 : STD_LOGIC;
  signal U_osc_calib_n_28 : STD_LOGIC;
  signal U_osc_calib_n_29 : STD_LOGIC;
  signal U_osc_calib_n_3 : STD_LOGIC;
  signal U_osc_calib_n_30 : STD_LOGIC;
  signal U_osc_calib_n_31 : STD_LOGIC;
  signal U_osc_calib_n_32 : STD_LOGIC;
  signal U_osc_calib_n_33 : STD_LOGIC;
  signal U_osc_calib_n_34 : STD_LOGIC;
  signal U_osc_calib_n_35 : STD_LOGIC;
  signal U_osc_calib_n_36 : STD_LOGIC;
  signal U_osc_calib_n_37 : STD_LOGIC;
  signal U_osc_calib_n_38 : STD_LOGIC;
  signal U_osc_calib_n_39 : STD_LOGIC;
  signal U_osc_calib_n_4 : STD_LOGIC;
  signal U_osc_calib_n_40 : STD_LOGIC;
  signal U_osc_calib_n_41 : STD_LOGIC;
  signal U_osc_calib_n_42 : STD_LOGIC;
  signal U_osc_calib_n_43 : STD_LOGIC;
  signal U_osc_calib_n_44 : STD_LOGIC;
  signal U_osc_calib_n_45 : STD_LOGIC;
  signal U_osc_calib_n_46 : STD_LOGIC;
  signal U_osc_calib_n_47 : STD_LOGIC;
  signal U_osc_calib_n_5 : STD_LOGIC;
  signal U_osc_calib_n_6 : STD_LOGIC;
  signal U_osc_calib_n_7 : STD_LOGIC;
  signal U_osc_calib_n_8 : STD_LOGIC;
  signal U_osc_calib_n_9 : STD_LOGIC;
  signal U_osc_decimator_n_27 : STD_LOGIC;
  signal U_osc_decimator_n_28 : STD_LOGIC;
  signal U_osc_decimator_n_29 : STD_LOGIC;
  signal U_osc_decimator_n_3 : STD_LOGIC;
  signal U_osc_decimator_n_30 : STD_LOGIC;
  signal U_osc_decimator_n_31 : STD_LOGIC;
  signal U_osc_decimator_n_32 : STD_LOGIC;
  signal U_osc_decimator_n_33 : STD_LOGIC;
  signal U_osc_decimator_n_34 : STD_LOGIC;
  signal U_osc_decimator_n_35 : STD_LOGIC;
  signal U_osc_decimator_n_36 : STD_LOGIC;
  signal U_osc_decimator_n_37 : STD_LOGIC;
  signal U_osc_decimator_n_38 : STD_LOGIC;
  signal U_osc_decimator_n_39 : STD_LOGIC;
  signal U_osc_decimator_n_4 : STD_LOGIC;
  signal U_osc_decimator_n_40 : STD_LOGIC;
  signal U_osc_decimator_n_41 : STD_LOGIC;
  signal U_osc_decimator_n_42 : STD_LOGIC;
  signal U_osc_decimator_n_43 : STD_LOGIC;
  signal U_osc_decimator_n_44 : STD_LOGIC;
  signal U_osc_decimator_n_45 : STD_LOGIC;
  signal U_osc_decimator_n_46 : STD_LOGIC;
  signal U_osc_decimator_n_47 : STD_LOGIC;
  signal U_osc_decimator_n_48 : STD_LOGIC;
  signal U_osc_decimator_n_49 : STD_LOGIC;
  signal U_osc_decimator_n_5 : STD_LOGIC;
  signal U_osc_decimator_n_50 : STD_LOGIC;
  signal U_osc_decimator_n_51 : STD_LOGIC;
  signal U_osc_decimator_n_52 : STD_LOGIC;
  signal U_osc_decimator_n_53 : STD_LOGIC;
  signal U_osc_decimator_n_54 : STD_LOGIC;
  signal U_osc_decimator_n_6 : STD_LOGIC;
  signal U_osc_decimator_n_7 : STD_LOGIC;
  signal U_osc_trigger_n_0 : STD_LOGIC;
  signal U_osc_trigger_n_1 : STD_LOGIC;
  signal U_osc_trigger_n_10 : STD_LOGIC;
  signal U_osc_trigger_n_11 : STD_LOGIC;
  signal U_osc_trigger_n_12 : STD_LOGIC;
  signal U_osc_trigger_n_13 : STD_LOGIC;
  signal U_osc_trigger_n_14 : STD_LOGIC;
  signal U_osc_trigger_n_15 : STD_LOGIC;
  signal U_osc_trigger_n_2 : STD_LOGIC;
  signal U_osc_trigger_n_3 : STD_LOGIC;
  signal U_osc_trigger_n_4 : STD_LOGIC;
  signal U_osc_trigger_n_5 : STD_LOGIC;
  signal U_osc_trigger_n_6 : STD_LOGIC;
  signal U_osc_trigger_n_7 : STD_LOGIC;
  signal U_osc_trigger_n_8 : STD_LOGIC;
  signal U_osc_trigger_n_9 : STD_LOGIC;
  signal acq_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^acq_tlast\ : STD_LOGIC;
  signal \^acq_tvalid\ : STD_LOGIC;
  signal \^cfg_8bit_dat\ : STD_LOGIC;
  signal \^cfg_avg_en\ : STD_LOGIC;
  signal cfg_calib_gain : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_calib_gain0 : STD_LOGIC;
  signal cfg_calib_offset : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_calib_offset0 : STD_LOGIC;
  signal cfg_dec_factor : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cfg_dec_factor0 : STD_LOGIC;
  signal cfg_dec_rshift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_dec_rshift0 : STD_LOGIC;
  signal cfg_dma_buf_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_buf_size0 : STD_LOGIC;
  signal \cfg_dma_buf_size[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_dma_dst_addr1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_dst_addr10 : STD_LOGIC;
  signal cfg_dma_dst_addr2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_dst_addr20 : STD_LOGIC;
  signal cfg_event_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cfg_event_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_event_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_event_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \^cfg_filt_bypass\ : STD_LOGIC;
  signal cfg_filt_coeff_bb0 : STD_LOGIC;
  signal cfg_filt_coeff_kk0 : STD_LOGIC;
  signal \cfg_filt_coeff_kk[24]_i_2_n_0\ : STD_LOGIC;
  signal cfg_filt_coeff_pp0 : STD_LOGIC;
  signal cfg_loopback0 : STD_LOGIC;
  signal \cfg_loopback[7]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[10]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[11]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[12]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[13]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[14]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[15]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[8]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cfg_trig_edge\ : STD_LOGIC;
  signal cfg_trig_high_level : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_trig_high_level0 : STD_LOGIC;
  signal \cfg_trig_high_level[15]_i_2__0_n_0\ : STD_LOGIC;
  signal cfg_trig_low_level : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_trig_low_level0 : STD_LOGIC;
  signal cfg_trig_mask : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_trig_mask0 : STD_LOGIC;
  signal cfg_trig_post_samp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_trig_post_samp0 : STD_LOGIC;
  signal \cfg_trig_post_samp[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_trig_pre_samp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_trig_pre_samp0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \clk_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal clk_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dec_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dec_tvalid\ : STD_LOGIC;
  signal dec_valid : STD_LOGIC;
  signal \^dma_mode\ : STD_LOGIC;
  signal event_num_reset_i_1_n_0 : STD_LOGIC;
  signal event_num_reset_i_2_n_0 : STD_LOGIC;
  signal event_num_reset_reg_n_0 : STD_LOGIC;
  signal event_num_start : STD_LOGIC;
  signal event_num_start_i_1_n_0 : STD_LOGIC;
  signal event_num_start_i_2_n_0 : STD_LOGIC;
  signal event_num_stop : STD_LOGIC;
  signal event_num_stop_i_1_n_0 : STD_LOGIC;
  signal event_num_stop_i_2_n_0 : STD_LOGIC;
  signal event_num_trig : STD_LOGIC;
  signal event_num_trig_i_1_n_0 : STD_LOGIC;
  signal event_num_trig_i_2_n_0 : STD_LOGIC;
  signal event_op_reset_i_2_n_0 : STD_LOGIC;
  signal \event_op_reset_i_4__0_n_0\ : STD_LOGIC;
  signal \^event_op_reset_i_5__0\ : STD_LOGIC;
  signal event_op_start_i_1_n_0 : STD_LOGIC;
  signal event_op_stop_i_1_n_0 : STD_LOGIC;
  signal event_op_trig_i_1_n_0 : STD_LOGIC;
  signal external_trig_val_1 : STD_LOGIC;
  signal filt_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_dfilt_n_1 : STD_LOGIC;
  signal i_dfilt_n_4 : STD_LOGIC;
  signal intr_cnt0 : STD_LOGIC;
  signal \intr_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal intr_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \intr_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal intr_reg : STD_LOGIC;
  signal \^loopback_sel\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axis_tvalid0 : STD_LOGIC;
  signal missed_samps_ch1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal missed_samps_ch2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal osc1_dma_intr : STD_LOGIC;
  signal osc1_reg_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal osc1_reg_wr_we : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ramp_sig[0]_i_2_n_0\ : STD_LOGIC;
  signal ramp_sig_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ramp_sig_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_17_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_20_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_22_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_16_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]_1\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]_2\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]_2\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[5]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[6]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]_0\ : STD_LOGIC;
  signal \trig_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal trig_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trig_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal trig_tvalid : STD_LOGIC;
  signal \NLW_clk_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_intr_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ramp_sig_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trig_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_8bit_dat_i_2__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of cfg_avg_en_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cfg_dma_buf_size[31]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \cfg_dma_dst_addr2[31]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \cfg_event_sel[2]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of cfg_filt_bypass_i_2 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \cfg_filt_coeff_kk[24]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cfg_filt_coeff_kk[24]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \cfg_loopback[7]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of cfg_trig_edge_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \cfg_trig_high_level[15]_i_2__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cfg_trig_low_level[15]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \cfg_trig_low_level[15]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \cfg_trig_post_samp[31]_i_2\ : label is "soft_lutpair180";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of event_num_reset_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of event_num_start_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of event_num_stop_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of event_num_trig_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \event_op_reset_i_4__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \event_op_reset_i_6__0\ : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_rd_data[0]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \reg_rd_data[10]_i_9\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \reg_rd_data[11]_i_12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \reg_rd_data[12]_i_12\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \reg_rd_data[13]_i_12\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \reg_rd_data[14]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \reg_rd_data[15]_i_10\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \reg_rd_data[16]_i_9\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \reg_rd_data[17]_i_11\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \reg_rd_data[18]_i_6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \reg_rd_data[19]_i_6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \reg_rd_data[20]_i_6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \reg_rd_data[21]_i_6\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \reg_rd_data[22]_i_6\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \reg_rd_data[23]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \reg_rd_data[24]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \reg_rd_data[25]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \reg_rd_data[26]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \reg_rd_data[27]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \reg_rd_data[28]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \reg_rd_data[29]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_12\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_6\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \reg_rd_data[30]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \reg_rd_data[31]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \reg_rd_data[31]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \reg_rd_data[3]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \reg_rd_data[4]_i_9\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \reg_rd_data[5]_i_9\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \reg_rd_data[6]_i_12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \reg_rd_data[7]_i_12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \reg_rd_data[8]_i_9\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \reg_rd_data[9]_i_12\ : label is "soft_lutpair184";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  acq_tlast <= \^acq_tlast\;
  acq_tvalid <= \^acq_tvalid\;
  cfg_8bit_dat <= \^cfg_8bit_dat\;
  cfg_avg_en <= \^cfg_avg_en\;
  cfg_filt_bypass <= \^cfg_filt_bypass\;
  cfg_trig_edge <= \^cfg_trig_edge\;
  dec_tvalid <= \^dec_tvalid\;
  dma_mode <= \^dma_mode\;
  \event_op_reset_i_5__0\ <= \^event_op_reset_i_5__0\;
  loopback_sel(7 downto 0) <= \^loopback_sel\(7 downto 0);
  \s_axi_reg_araddr[2]\ <= \^s_axi_reg_araddr[2]\;
  \s_axi_reg_araddr[2]_0\ <= \^s_axi_reg_araddr[2]_0\;
  \s_axi_reg_araddr[2]_1\ <= \^s_axi_reg_araddr[2]_1\;
  \s_axi_reg_araddr[2]_2\ <= \^s_axi_reg_araddr[2]_2\;
  \s_axi_reg_araddr[4]_2\ <= \^s_axi_reg_araddr[4]_2\;
  \s_axi_reg_araddr[5]\ <= \^s_axi_reg_araddr[5]\;
  \s_axi_reg_araddr[6]\ <= \^s_axi_reg_araddr[6]\;
  \s_axi_reg_araddr[7]\ <= \^s_axi_reg_araddr[7]\;
  \s_axi_reg_araddr[7]_0\ <= \^s_axi_reg_araddr[7]_0\;
U_dma_s2mm: entity work.\system_rp_oscilloscope_0_rp_dma_s2mm__xdcDup__1\
     port map (
      D(21) => U_dma_s2mm_n_123,
      D(20) => U_dma_s2mm_n_124,
      D(19) => U_dma_s2mm_n_125,
      D(18) => U_dma_s2mm_n_126,
      D(17) => U_dma_s2mm_n_127,
      D(16) => U_dma_s2mm_n_128,
      D(15) => U_dma_s2mm_n_129,
      D(14) => U_dma_s2mm_n_130,
      D(13) => U_dma_s2mm_n_131,
      D(12) => U_dma_s2mm_n_132,
      D(11) => U_dma_s2mm_n_133,
      D(10) => U_dma_s2mm_n_134,
      D(9) => U_dma_s2mm_n_135,
      D(8) => U_dma_s2mm_n_136,
      D(7) => U_dma_s2mm_n_137,
      D(6) => U_dma_s2mm_n_138,
      D(5) => U_dma_s2mm_n_139,
      D(4) => U_dma_s2mm_n_140,
      D(3) => U_dma_s2mm_n_141,
      D(2) => U_dma_s2mm_n_142,
      D(1) => U_dma_s2mm_n_143,
      D(0) => U_dma_s2mm_n_144,
      E(0) => fifo_wr_we,
      Q(31 downto 0) => \req_addr_reg[31]\(31 downto 0),
      SR(0) => ctl_start_r_reg,
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => \^acq_tlast\,
      bit_start => bit_start,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      buf_sel_ch2 => buf_sel_ch2,
      busy_reg => dat_ctrl_busy,
      busy_reg_0 => busy_reg,
      cfg_dma_ctrl_reg(0) => cfg_dma_ctrl_reg(0),
      \cfg_dma_dst_addr1_reg[16]\ => U_dma_s2mm_n_166,
      \cfg_dma_dst_addr1_reg[17]\ => U_dma_s2mm_n_167,
      \cfg_trig_pre_samp_reg[29]\ => U_dma_s2mm_n_157,
      clear => clear,
      clk_cnt_reg(13 downto 0) => clk_cnt_reg(31 downto 18),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      external_trig_val => external_trig_val,
      external_trig_val_1 => external_trig_val_1,
      fifo_dis_reg => fifo_dis,
      fifo_dis_reg_0 => fifo_dis_reg,
      first_rst => first_rst,
      first_rst_reg => first_rst_reg,
      full_immed0 => full_immed0,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      intr => intr,
      intr_cnt0 => intr_cnt0,
      intr_cnt_reg(6 downto 0) => intr_cnt_reg(31 downto 25),
      intr_reg => intr_reg,
      m_axi_awvalid_reg => m_axi_awvalid_reg,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      m_axi_osc1_awlen(7 downto 0) => m_axi_osc1_awlen(7 downto 0),
      m_axi_osc1_awready => m_axi_osc1_awready,
      m_axi_osc1_awvalid => m_axi_osc1_awvalid,
      m_axi_osc1_wdata(63 downto 0) => m_axi_osc1_wdata(63 downto 0),
      m_axi_osc1_wready => m_axi_osc1_wready,
      m_axi_wlast_reg => m_axi_wlast_reg,
      m_axi_wlast_reg_0 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg => m_axi_wvalid_reg,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg_0,
      m_axis_tvalid_reg => m_axis_tvalid_reg,
      m_axis_tvalid_reg_0 => m_axis_tvalid_reg_0,
      missed_samps_ch1(29 downto 0) => missed_samps_ch1(29 downto 0),
      missed_samps_ch2(29 downto 0) => missed_samps_ch2(29 downto 0),
      mode_reg => \^dma_mode\,
      mode_reg_0 => mode_reg,
      \mux_sel_reg[0]\ => U_dma_s2mm_n_162,
      \mux_sel_reg[1]\ => U_dma_s2mm_n_119,
      \mux_sel_reg[2]\ => U_dma_s2mm_n_148,
      \mux_sel_reg[2]_0\ => U_dma_s2mm_n_149,
      \mux_sel_reg[2]_1\ => U_dma_s2mm_n_150,
      \mux_sel_reg[2]_2\ => U_dma_s2mm_n_151,
      \mux_sel_reg[2]_3\ => U_dma_s2mm_n_152,
      \mux_sel_reg[2]_4\ => U_dma_s2mm_n_153,
      \mux_sel_reg[2]_5\ => U_dma_s2mm_n_154,
      \mux_sel_reg[2]_6\ => U_dma_s2mm_n_155,
      \next_buf_full1_carry__1_i_10\(16 downto 0) => cfg_dma_buf_size(16 downto 0),
      next_buf_full_reg => next_buf_full_reg,
      osc1_dma_intr => osc1_dma_intr,
      osc1_reg_wr_we => osc1_reg_wr_we,
      osc2_dma_intr => osc2_dma_intr,
      rd_en => rd_en,
      \reg_ctrl_reg[31]\(31 downto 0) => D(31 downto 0),
      \reg_ctrl_reg[9]\(1 downto 0) => \reg_ctrl_reg[9]\(1 downto 0),
      \reg_rd_data[0]_i_5\ => \^cfg_filt_bypass\,
      \reg_rd_data[10]_i_3\ => \reg_rd_data[10]_i_12_n_0\,
      \reg_rd_data[10]_i_3_0\ => \reg_rd_data[10]_i_10_n_0\,
      \reg_rd_data[15]_i_4\ => \reg_rd_data[15]_i_11_n_0\,
      \reg_rd_data[15]_i_4_0\ => \reg_rd_data[15]_i_13_n_0\,
      \reg_rd_data[16]_i_3\ => \reg_rd_data[16]_i_10_n_0\,
      \reg_rd_data[16]_i_3_0\ => \reg_rd_data[16]_i_9_n_0\,
      \reg_rd_data[17]_i_5\(17 downto 0) => p_4_in(17 downto 0),
      \reg_rd_data[17]_i_5_0\ => \reg_rd_data[17]_i_12_n_0\,
      \reg_rd_data[17]_i_5_1\ => \reg_rd_data[17]_i_11_n_0\,
      \reg_rd_data[18]_i_2\ => \reg_rd_data[18]_i_6_n_0\,
      \reg_rd_data[18]_i_2_0\ => \reg_rd_data[18]_i_7_n_0\,
      \reg_rd_data[18]_i_2_1\ => \reg_rd_data[18]_i_8_n_0\,
      \reg_rd_data[19]_i_2\ => \reg_rd_data[19]_i_7_n_0\,
      \reg_rd_data[19]_i_2_0\ => \reg_rd_data[19]_i_8_n_0\,
      \reg_rd_data[19]_i_2_1\ => \reg_rd_data[19]_i_6_n_0\,
      \reg_rd_data[20]_i_2\ => \reg_rd_data[20]_i_7_n_0\,
      \reg_rd_data[20]_i_2_0\ => \reg_rd_data[20]_i_8_n_0\,
      \reg_rd_data[20]_i_2_1\ => \reg_rd_data[20]_i_6_n_0\,
      \reg_rd_data[21]_i_2\ => \reg_rd_data[21]_i_7_n_0\,
      \reg_rd_data[21]_i_2_0\ => \reg_rd_data[21]_i_8_n_0\,
      \reg_rd_data[21]_i_2_1\ => \reg_rd_data[21]_i_6_n_0\,
      \reg_rd_data[22]_i_2\ => \reg_rd_data[22]_i_7_n_0\,
      \reg_rd_data[22]_i_2_0\ => \reg_rd_data[22]_i_8_n_0\,
      \reg_rd_data[22]_i_2_1\ => \reg_rd_data[22]_i_6_n_0\,
      \reg_rd_data[23]_i_2\ => \reg_rd_data[23]_i_7_n_0\,
      \reg_rd_data[23]_i_2_0\ => \reg_rd_data[23]_i_8_n_0\,
      \reg_rd_data[23]_i_2_1\ => \reg_rd_data[23]_i_6_n_0\,
      \reg_rd_data[24]_i_2\ => \reg_rd_data[24]_i_7_n_0\,
      \reg_rd_data[24]_i_2_0\ => \reg_rd_data[24]_i_8_n_0\,
      \reg_rd_data[24]_i_2_1\ => \reg_rd_data[24]_i_6_n_0\,
      \reg_rd_data[25]_i_2\ => \reg_rd_data[25]_i_7_n_0\,
      \reg_rd_data[25]_i_2_0\ => \reg_rd_data[25]_i_6_n_0\,
      \reg_rd_data[26]_i_2\ => \reg_rd_data[26]_i_7_n_0\,
      \reg_rd_data[26]_i_2_0\ => \reg_rd_data[26]_i_6_n_0\,
      \reg_rd_data[27]_i_2\ => \reg_rd_data[27]_i_7_n_0\,
      \reg_rd_data[27]_i_2_0\ => \reg_rd_data[27]_i_6_n_0\,
      \reg_rd_data[28]_i_2\ => \reg_rd_data[28]_i_7_n_0\,
      \reg_rd_data[28]_i_2_0\ => \reg_rd_data[28]_i_6_n_0\,
      \reg_rd_data[29]_i_2\ => \reg_rd_data[29]_i_7_n_0\,
      \reg_rd_data[29]_i_2_0\ => \reg_rd_data[29]_i_6_n_0\,
      \reg_rd_data[2]_i_8\ => \reg_rd_data[31]_i_11_n_0\,
      \reg_rd_data[2]_i_8_0\ => \reg_rd_data[2]_i_22_n_0\,
      \reg_rd_data[30]_i_2\ => \reg_rd_data[30]_i_7_n_0\,
      \reg_rd_data[30]_i_2_0\ => \reg_rd_data[30]_i_6_n_0\,
      \reg_rd_data[31]_i_3\ => \reg_rd_data[31]_i_14_n_0\,
      \reg_rd_data[31]_i_3_0\ => \reg_rd_data[31]_i_13_n_0\,
      \reg_rd_data[8]_i_3\ => \reg_rd_data[8]_i_12_n_0\,
      \reg_rd_data[8]_i_3_0\ => \reg_rd_data[8]_i_10_n_0\,
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]_i_3_n_0\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data[0]_i_4_n_0\,
      \reg_rd_data_reg[0]_1\ => U_osc_acq_n_24,
      \reg_rd_data_reg[0]_i_2\ => \reg_rd_data[0]_i_11_n_0\,
      \reg_rd_data_reg[10]\ => \reg_rd_data[10]_i_2_n_0\,
      \reg_rd_data_reg[10]_0\ => U_osc_acq_n_48,
      \reg_rd_data_reg[10]_1\ => \reg_rd_data[10]_i_5_n_0\,
      \reg_rd_data_reg[10]_2\ => \reg_rd_data[10]_i_7_n_0\,
      \reg_rd_data_reg[11]_i_3\ => \reg_rd_data[11]_i_9_n_0\,
      \reg_rd_data_reg[11]_i_3_0\ => \reg_rd_data[11]_i_11_n_0\,
      \reg_rd_data_reg[11]_i_5\ => \reg_rd_data[11]_i_13_n_0\,
      \reg_rd_data_reg[11]_i_6\ => U_dma_s2mm_n_165,
      \reg_rd_data_reg[12]_i_3\ => \reg_rd_data[12]_i_11_n_0\,
      \reg_rd_data_reg[12]_i_3_0\ => \reg_rd_data[12]_i_9_n_0\,
      \reg_rd_data_reg[12]_i_5\ => \reg_rd_data[12]_i_13_n_0\,
      \reg_rd_data_reg[12]_i_6\ => U_dma_s2mm_n_171,
      \reg_rd_data_reg[13]_i_3\ => \reg_rd_data[13]_i_9_n_0\,
      \reg_rd_data_reg[13]_i_3_0\ => \reg_rd_data[13]_i_11_n_0\,
      \reg_rd_data_reg[13]_i_5\ => \reg_rd_data[13]_i_13_n_0\,
      \reg_rd_data_reg[13]_i_6\ => U_dma_s2mm_n_172,
      \reg_rd_data_reg[14]_i_3\ => \reg_rd_data[14]_i_9_n_0\,
      \reg_rd_data_reg[14]_i_3_0\ => \reg_rd_data[14]_i_11_n_0\,
      \reg_rd_data_reg[14]_i_5\ => \reg_rd_data[14]_i_13_n_0\,
      \reg_rd_data_reg[14]_i_6\ => U_dma_s2mm_n_173,
      \reg_rd_data_reg[15]\ => \reg_rd_data[17]_i_3_n_0\,
      \reg_rd_data_reg[15]_0\ => \reg_rd_data[31]_i_7_n_0\,
      \reg_rd_data_reg[15]_1\ => \reg_rd_data[15]_i_8_n_0\,
      \reg_rd_data_reg[15]_i_9\(15 downto 0) => cfg_calib_offset(15 downto 0),
      \reg_rd_data_reg[15]_i_9_0\(15 downto 0) => cfg_calib_gain(15 downto 0),
      \reg_rd_data_reg[16]\ => \reg_rd_data[16]_i_6_n_0\,
      \reg_rd_data_reg[17]\ => \reg_rd_data[17]_i_9_n_0\,
      \reg_rd_data_reg[18]\ => U_osc_acq_n_37,
      \reg_rd_data_reg[19]\ => U_osc_acq_n_36,
      \reg_rd_data_reg[1]\ => \reg_rd_data[2]_i_5_n_0\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data[1]_i_2_n_0\,
      \reg_rd_data_reg[1]_1\ => U_osc_acq_n_81,
      \reg_rd_data_reg[1]_2\ => \reg_rd_data[1]_i_5__0_n_0\,
      \reg_rd_data_reg[1]_3\ => \reg_rd_data[1]_i_8_n_0\,
      \reg_rd_data_reg[20]\ => U_osc_acq_n_35,
      \reg_rd_data_reg[21]\ => U_osc_acq_n_34,
      \reg_rd_data_reg[22]\ => U_osc_acq_n_33,
      \reg_rd_data_reg[23]\ => U_osc_acq_n_32,
      \reg_rd_data_reg[24]\ => U_osc_acq_n_31,
      \reg_rd_data_reg[25]\ => U_osc_acq_n_30,
      \reg_rd_data_reg[26]\ => U_osc_acq_n_29,
      \reg_rd_data_reg[27]\ => U_osc_acq_n_28,
      \reg_rd_data_reg[28]\ => U_osc_acq_n_27,
      \reg_rd_data_reg[29]\ => U_osc_acq_n_26,
      \reg_rd_data_reg[2]\ => \reg_rd_data[2]_i_4_n_0\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data[2]_i_2_n_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data[2]_i_6_n_0\,
      \reg_rd_data_reg[2]_2\ => U_osc_acq_n_80,
      \reg_rd_data_reg[2]_i_3\ => \reg_rd_data[2]_i_17_n_0\,
      \reg_rd_data_reg[30]\ => U_osc_acq_n_25,
      \reg_rd_data_reg[31]\ => \reg_rd_data[31]_i_2_n_0\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data[31]_i_4_n_0\,
      \reg_rd_data_reg[31]_1\ => \reg_rd_data[31]_i_5_n_0\,
      \reg_rd_data_reg[31]_2\ => U_osc_acq_n_79,
      \reg_rd_data_reg[3]\ => \reg_rd_data[17]_i_4_n_0\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data[3]_i_2_n_0\,
      \reg_rd_data_reg[3]_1\ => U_osc_acq_n_52,
      \reg_rd_data_reg[3]_2\ => \reg_rd_data[3]_i_5__0_n_0\,
      \reg_rd_data_reg[3]_i_3\ => \reg_rd_data[3]_i_13_n_0\,
      \reg_rd_data_reg[3]_i_8\ => \reg_rd_data[3]_i_16_n_0\,
      \reg_rd_data_reg[4]\ => U_osc_acq_n_51,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data[4]_i_4_n_0\,
      \reg_rd_data_reg[4]_1\ => \reg_rd_data[4]_i_5_n_0\,
      \reg_rd_data_reg[4]_i_2\ => \reg_rd_data[4]_i_11_n_0\,
      \reg_rd_data_reg[4]_i_6\ => \reg_rd_data[4]_i_15_n_0\,
      \reg_rd_data_reg[5]\ => U_osc_acq_n_50,
      \reg_rd_data_reg[5]_0\ => \reg_rd_data[5]_i_4_n_0\,
      \reg_rd_data_reg[5]_1\ => \reg_rd_data[5]_i_5_n_0\,
      \reg_rd_data_reg[5]_i_2\ => \reg_rd_data[5]_i_11_n_0\,
      \reg_rd_data_reg[5]_i_2_0\ => \reg_rd_data[5]_i_13_n_0\,
      \reg_rd_data_reg[5]_i_6\ => \reg_rd_data[5]_i_15_n_0\,
      \reg_rd_data_reg[6]_i_3\ => \reg_rd_data[6]_i_11_n_0\,
      \reg_rd_data_reg[6]_i_3_0\ => \reg_rd_data[6]_i_9_n_0\,
      \reg_rd_data_reg[6]_i_5\ => \reg_rd_data[6]_i_13_n_0\,
      \reg_rd_data_reg[6]_i_6\ => U_dma_s2mm_n_168,
      \reg_rd_data_reg[7]_i_3\ => \reg_rd_data[7]_i_9_n_0\,
      \reg_rd_data_reg[7]_i_3_0\ => \reg_rd_data[7]_i_11_n_0\,
      \reg_rd_data_reg[7]_i_5\ => \reg_rd_data[7]_i_13_n_0\,
      \reg_rd_data_reg[7]_i_6\ => U_dma_s2mm_n_163,
      \reg_rd_data_reg[8]\ => \reg_rd_data[15]_i_2__0_n_0\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data[8]_i_2_n_0\,
      \reg_rd_data_reg[8]_1\ => U_osc_acq_n_49,
      \reg_rd_data_reg[8]_2\ => \reg_rd_data[8]_i_5_n_0\,
      \reg_rd_data_reg[8]_3\ => \reg_rd_data[8]_i_7_n_0\,
      \reg_rd_data_reg[9]_i_3\ => \reg_rd_data[9]_i_9_n_0\,
      \reg_rd_data_reg[9]_i_3_0\ => \reg_rd_data[9]_i_11_n_0\,
      \reg_rd_data_reg[9]_i_5\ => \reg_rd_data[9]_i_13_n_0\,
      \reg_rd_data_reg[9]_i_6\ => U_dma_s2mm_n_164,
      \req_addr_reg[15]\ => U_dma_s2mm_n_174,
      \req_buf_addr_reg[31]\(31 downto 0) => cfg_dma_dst_addr2(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => cfg_dma_dst_addr1(31 downto 0),
      req_buf_addr_sel_p1_reg => buf_sel_ch1,
      req_we_reg => req_we_reg,
      \req_xfer_cnt_reg[0]\ => \req_xfer_cnt_reg[0]\,
      \s_axi_reg_araddr[2]\ => \^s_axi_reg_araddr[2]\,
      \s_axi_reg_araddr[3]\ => \s_axi_reg_araddr[3]\,
      \s_axi_reg_araddr[6]\ => U_dma_s2mm_n_120,
      \s_axi_reg_araddr[7]\ => U_dma_s2mm_n_158,
      \state_cs_reg[0]\ => state_cs,
      \state_cs_reg[0]_0\ => state_cs_1(0),
      \state_cs_reg[0]_1\ => \state_cs_reg[0]\,
      \state_cs_reg[1]\ => state_cs_1(1),
      \state_cs_reg[2]\ => state_cs_1(2),
      sts_acquire_reg => U_osc_acq_n_54,
      sts_acquire_reg_0(7) => cfg_trig_pre_samp(31),
      sts_acquire_reg_0(6) => cfg_trig_pre_samp(29),
      sts_acquire_reg_0(5 downto 4) => cfg_trig_pre_samp(25 downto 24),
      sts_acquire_reg_0(3) => cfg_trig_pre_samp(18),
      sts_acquire_reg_0(2) => cfg_trig_pre_samp(14),
      sts_acquire_reg_0(1) => cfg_trig_pre_samp(7),
      sts_acquire_reg_0(0) => cfg_trig_pre_samp(1),
      sts_acquire_reg_1 => U_osc_acq_n_53,
      tlast_reg(0) => tlast_reg(0),
      tlast_reg_0 => \^acq_tvalid\,
      trig_cnt_reg(13 downto 0) => trig_cnt_reg(31 downto 18),
      \trig_cnt_reg[0]\(5 downto 0) => cfg_trig_mask(5 downto 0),
      trig_ip(0) => trig_ip(5),
      trig_out => trig_out,
      \upsize_buf_reg[0][7]\(7 downto 0) => data1(7 downto 0),
      \upsize_buf_reg[2][7]\(7) => U_osc_acq_n_63,
      \upsize_buf_reg[2][7]\(6) => U_osc_acq_n_64,
      \upsize_buf_reg[2][7]\(5) => U_osc_acq_n_65,
      \upsize_buf_reg[2][7]\(4) => U_osc_acq_n_66,
      \upsize_buf_reg[2][7]\(3) => U_osc_acq_n_67,
      \upsize_buf_reg[2][7]\(2) => U_osc_acq_n_68,
      \upsize_buf_reg[2][7]\(1) => U_osc_acq_n_69,
      \upsize_buf_reg[2][7]\(0) => U_osc_acq_n_70,
      \upsize_buf_reg[7][7]\(7) => U_osc_acq_n_55,
      \upsize_buf_reg[7][7]\(6) => U_osc_acq_n_56,
      \upsize_buf_reg[7][7]\(5) => U_osc_acq_n_57,
      \upsize_buf_reg[7][7]\(4) => U_osc_acq_n_58,
      \upsize_buf_reg[7][7]\(3) => U_osc_acq_n_59,
      \upsize_buf_reg[7][7]\(2) => U_osc_acq_n_60,
      \upsize_buf_reg[7][7]\(1) => U_osc_acq_n_61,
      \upsize_buf_reg[7][7]\(0) => U_osc_acq_n_62,
      use_8bit_r_reg_0 => \^cfg_8bit_dat\,
      wr_en => wr_en,
      \xfer_cnt_reg[3]\ => \xfer_cnt_reg[3]\,
      \xfer_cnt_reg[6]\ => \xfer_cnt_reg[6]\
    );
U_osc_acq: entity work.system_rp_oscilloscope_0_osc_acquire_13
     port map (
      D(9) => U_osc_acq_n_38,
      D(8) => U_osc_acq_n_39,
      D(7) => U_osc_acq_n_40,
      D(6) => U_osc_acq_n_41,
      D(5) => U_osc_acq_n_42,
      D(4) => U_osc_acq_n_43,
      D(3) => U_osc_acq_n_44,
      D(2) => U_osc_acq_n_45,
      D(1) => U_osc_acq_n_46,
      D(0) => U_osc_acq_n_47,
      \FSM_sequential_state_cs_reg[0]_0\ => state_cs_0(0),
      \FSM_sequential_state_cs_reg[1]_0\ => state_cs_0(1),
      \FSM_sequential_state_cs_reg[2]_0\ => state_cs_0(2),
      Q(31 downto 0) => cfg_trig_pre_samp(31 downto 0),
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => \^acq_tlast\,
      acq_tvalid => \^acq_tvalid\,
      cfg_event_sel(0) => cfg_event_sel(0),
      \cfg_event_sel_reg[0]\ => U_osc_acq_n_24,
      \cfg_trig_mask_reg[4]\ => U_osc_acq_n_51,
      \cfg_trig_mask_reg[5]\ => U_osc_acq_n_50,
      \cfg_trig_pre_samp_reg[10]\ => U_osc_acq_n_48,
      \cfg_trig_pre_samp_reg[17]\ => U_osc_acq_n_53,
      \cfg_trig_pre_samp_reg[18]\ => U_osc_acq_n_37,
      \cfg_trig_pre_samp_reg[19]\ => U_osc_acq_n_36,
      \cfg_trig_pre_samp_reg[20]\ => U_osc_acq_n_35,
      \cfg_trig_pre_samp_reg[21]\ => U_osc_acq_n_34,
      \cfg_trig_pre_samp_reg[22]\ => U_osc_acq_n_33,
      \cfg_trig_pre_samp_reg[23]\ => U_osc_acq_n_32,
      \cfg_trig_pre_samp_reg[23]_0\ => U_osc_acq_n_54,
      \cfg_trig_pre_samp_reg[24]\ => U_osc_acq_n_31,
      \cfg_trig_pre_samp_reg[25]\ => U_osc_acq_n_30,
      \cfg_trig_pre_samp_reg[26]\ => U_osc_acq_n_29,
      \cfg_trig_pre_samp_reg[27]\ => U_osc_acq_n_28,
      \cfg_trig_pre_samp_reg[28]\ => U_osc_acq_n_27,
      \cfg_trig_pre_samp_reg[29]\ => U_osc_acq_n_26,
      \cfg_trig_pre_samp_reg[30]\ => U_osc_acq_n_25,
      \cfg_trig_pre_samp_reg[31]\ => U_osc_acq_n_79,
      \cfg_trig_pre_samp_reg[8]\ => U_osc_acq_n_49,
      clear => clear,
      dma_mode => \^dma_mode\,
      event_num_reset_reg => U_osc_acq_n_19,
      event_num_start => event_num_start,
      event_num_stop => event_num_stop,
      event_num_trig => event_num_trig,
      event_num_trig_reg => ctl_trg,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      \m_axis_tdata_reg[0]_0\ => U_osc_trigger_n_15,
      \m_axis_tdata_reg[10]_0\ => U_osc_trigger_n_5,
      \m_axis_tdata_reg[11]_0\ => U_osc_trigger_n_4,
      \m_axis_tdata_reg[12]_0\ => U_osc_trigger_n_3,
      \m_axis_tdata_reg[13]_0\ => U_osc_trigger_n_2,
      \m_axis_tdata_reg[14]_0\ => U_osc_trigger_n_1,
      \m_axis_tdata_reg[15]_0\(7) => U_osc_acq_n_55,
      \m_axis_tdata_reg[15]_0\(6) => U_osc_acq_n_56,
      \m_axis_tdata_reg[15]_0\(5) => U_osc_acq_n_57,
      \m_axis_tdata_reg[15]_0\(4) => U_osc_acq_n_58,
      \m_axis_tdata_reg[15]_0\(3) => U_osc_acq_n_59,
      \m_axis_tdata_reg[15]_0\(2) => U_osc_acq_n_60,
      \m_axis_tdata_reg[15]_0\(1) => U_osc_acq_n_61,
      \m_axis_tdata_reg[15]_0\(0) => U_osc_acq_n_62,
      \m_axis_tdata_reg[15]_1\(7) => U_osc_acq_n_63,
      \m_axis_tdata_reg[15]_1\(6) => U_osc_acq_n_64,
      \m_axis_tdata_reg[15]_1\(5) => U_osc_acq_n_65,
      \m_axis_tdata_reg[15]_1\(4) => U_osc_acq_n_66,
      \m_axis_tdata_reg[15]_1\(3) => U_osc_acq_n_67,
      \m_axis_tdata_reg[15]_1\(2) => U_osc_acq_n_68,
      \m_axis_tdata_reg[15]_1\(1) => U_osc_acq_n_69,
      \m_axis_tdata_reg[15]_1\(0) => U_osc_acq_n_70,
      \m_axis_tdata_reg[15]_2\(7 downto 0) => data1(7 downto 0),
      \m_axis_tdata_reg[15]_3\ => U_osc_trigger_n_0,
      \m_axis_tdata_reg[1]_0\ => U_osc_trigger_n_14,
      \m_axis_tdata_reg[2]_0\ => U_osc_trigger_n_13,
      \m_axis_tdata_reg[3]_0\ => U_osc_trigger_n_12,
      \m_axis_tdata_reg[4]_0\ => U_osc_trigger_n_11,
      \m_axis_tdata_reg[5]_0\ => U_osc_trigger_n_10,
      \m_axis_tdata_reg[6]_0\ => U_osc_trigger_n_9,
      \m_axis_tdata_reg[7]_0\ => U_osc_trigger_n_8,
      \m_axis_tdata_reg[8]_0\ => U_osc_trigger_n_7,
      \m_axis_tdata_reg[9]_0\ => U_osc_trigger_n_6,
      m_axis_tvalid0 => m_axis_tvalid0,
      \reg_rd_data[31]_i_3\(31 downto 0) => cfg_trig_post_samp(31 downto 0),
      \reg_rd_data_reg[11]\ => U_dma_s2mm_n_165,
      \reg_rd_data_reg[11]_0\ => \reg_rd_data[11]_i_4_n_0\,
      \reg_rd_data_reg[12]\ => U_dma_s2mm_n_171,
      \reg_rd_data_reg[12]_0\ => \reg_rd_data[12]_i_4_n_0\,
      \reg_rd_data_reg[13]\ => U_dma_s2mm_n_172,
      \reg_rd_data_reg[13]_0\ => \reg_rd_data[13]_i_4_n_0\,
      \reg_rd_data_reg[14]\ => U_dma_s2mm_n_173,
      \reg_rd_data_reg[14]_0\ => \reg_rd_data[14]_i_4_n_0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data[15]_i_2__0_n_0\,
      \reg_rd_data_reg[15]_0\ => U_dma_s2mm_n_174,
      \reg_rd_data_reg[15]_1\ => \reg_rd_data[15]_i_5_n_0\,
      \reg_rd_data_reg[15]_2\ => \reg_rd_data[15]_i_6_n_0\,
      \reg_rd_data_reg[16]\ => U_dma_s2mm_n_166,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data[16]_i_4_n_0\,
      \reg_rd_data_reg[17]\ => \reg_rd_data[17]_i_3_n_0\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data[2]_i_4_n_0\,
      \reg_rd_data_reg[17]_1\ => \reg_rd_data[31]_i_11_n_0\,
      \reg_rd_data_reg[17]_2\ => \reg_rd_data[17]_i_4_n_0\,
      \reg_rd_data_reg[17]_3\ => \reg_rd_data[31]_i_2_n_0\,
      \reg_rd_data_reg[17]_4\ => U_dma_s2mm_n_167,
      \reg_rd_data_reg[17]_5\ => \reg_rd_data[17]_i_6_n_0\,
      \reg_rd_data_reg[1]\ => \reg_rd_data[1]_i_11__0_n_0\,
      \reg_rd_data_reg[2]_i_3\ => \reg_rd_data[2]_i_20_n_0\,
      \reg_rd_data_reg[5]\(5 downto 0) => cfg_trig_mask(5 downto 0),
      \reg_rd_data_reg[6]\ => U_dma_s2mm_n_168,
      \reg_rd_data_reg[6]_0\ => \reg_rd_data[6]_i_4_n_0\,
      \reg_rd_data_reg[7]\ => U_dma_s2mm_n_163,
      \reg_rd_data_reg[7]_0\ => \reg_rd_data[7]_i_4_n_0\,
      \reg_rd_data_reg[9]\ => U_dma_s2mm_n_164,
      \reg_rd_data_reg[9]_0\ => \reg_rd_data[9]_i_4_n_0\,
      sts_acquire_reg_0 => U_osc_acq_n_82,
      sts_acquire_reg_1 => U_dma_s2mm_n_157,
      sts_start_reg_0 => U_osc_acq_n_80,
      sts_start_reg_1 => U_osc_acq_n_81,
      \sts_trig_post_cnt_reg[0]_0\ => event_num_reset_reg_n_0,
      \sts_trig_pre_cnt_reg[3]_0\ => U_osc_acq_n_52,
      sts_trig_reg_0(0) => sts_trig_reg(0),
      sts_trig_reg_1 => sts_trig_reg_0,
      trig_ip(5 downto 0) => trig_ip(5 downto 0),
      trig_tvalid => trig_tvalid,
      \upsize_buf_reg[0][7]\ => \^cfg_8bit_dat\,
      \upsize_buf_reg[2][0]\ => U_dma_s2mm_n_162,
      \upsize_buf_reg[7][0]\ => U_dma_s2mm_n_119,
      \upsize_buf_reg[7][0]_0\ => U_dma_s2mm_n_155,
      \upsize_buf_reg[7][1]\ => U_dma_s2mm_n_154,
      \upsize_buf_reg[7][2]\ => U_dma_s2mm_n_153,
      \upsize_buf_reg[7][3]\ => U_dma_s2mm_n_152,
      \upsize_buf_reg[7][4]\ => U_dma_s2mm_n_151,
      \upsize_buf_reg[7][5]\ => U_dma_s2mm_n_150,
      \upsize_buf_reg[7][6]\ => U_dma_s2mm_n_149,
      \upsize_buf_reg[7][7]\ => U_dma_s2mm_n_148
    );
U_osc_calib: entity work.system_rp_oscilloscope_0_osc_calib_14
     port map (
      CO(0) => dec_valid,
      D(15 downto 0) => filt_tdata(15 downto 0),
      O(3) => U_osc_calib_n_16,
      O(2) => U_osc_calib_n_17,
      O(1) => U_osc_calib_n_18,
      O(0) => U_osc_calib_n_19,
      Q(1) => \cfg_loopback_reg_n_0_[8]\,
      Q(0) => \^loopback_sel\(0),
      S(3) => U_osc_decimator_n_27,
      S(2) => U_osc_decimator_n_28,
      S(1) => U_osc_decimator_n_29,
      S(0) => U_osc_decimator_n_30,
      \adc_data_ch1_signed_reg[15]\ => U_osc_calib_n_15,
      \adc_sum_reg[11]\(3) => U_osc_decimator_n_35,
      \adc_sum_reg[11]\(2) => U_osc_decimator_n_36,
      \adc_sum_reg[11]\(1) => U_osc_decimator_n_37,
      \adc_sum_reg[11]\(0) => U_osc_decimator_n_38,
      \adc_sum_reg[15]\(3) => U_osc_decimator_n_39,
      \adc_sum_reg[15]\(2) => U_osc_decimator_n_40,
      \adc_sum_reg[15]\(1) => U_osc_decimator_n_41,
      \adc_sum_reg[15]\(0) => U_osc_decimator_n_42,
      \adc_sum_reg[19]\(3) => U_osc_decimator_n_43,
      \adc_sum_reg[19]\(2) => U_osc_decimator_n_44,
      \adc_sum_reg[19]\(1) => U_osc_decimator_n_45,
      \adc_sum_reg[19]\(0) => U_osc_decimator_n_46,
      \adc_sum_reg[23]\(3) => U_osc_decimator_n_47,
      \adc_sum_reg[23]\(2) => U_osc_decimator_n_48,
      \adc_sum_reg[23]\(1) => U_osc_decimator_n_49,
      \adc_sum_reg[23]\(0) => U_osc_decimator_n_50,
      \adc_sum_reg[27]\(3) => U_osc_decimator_n_51,
      \adc_sum_reg[27]\(2) => U_osc_decimator_n_52,
      \adc_sum_reg[27]\(1) => U_osc_decimator_n_53,
      \adc_sum_reg[27]\(0) => U_osc_decimator_n_54,
      \adc_sum_reg[31]\(13 downto 0) => Q(13 downto 0),
      \adc_sum_reg[31]_0\(3) => U_osc_decimator_n_4,
      \adc_sum_reg[31]_0\(2) => U_osc_decimator_n_5,
      \adc_sum_reg[31]_0\(1) => U_osc_decimator_n_6,
      \adc_sum_reg[31]_0\(0) => U_osc_decimator_n_7,
      \adc_sum_reg[7]\(3) => U_osc_decimator_n_31,
      \adc_sum_reg[7]\(2) => U_osc_decimator_n_32,
      \adc_sum_reg[7]\(1) => U_osc_decimator_n_33,
      \adc_sum_reg[7]\(0) => U_osc_decimator_n_34,
      \cfg_loopback_reg[8]\(3) => U_osc_calib_n_28,
      \cfg_loopback_reg[8]\(2) => U_osc_calib_n_29,
      \cfg_loopback_reg[8]\(1) => U_osc_calib_n_30,
      \cfg_loopback_reg[8]\(0) => U_osc_calib_n_31,
      \cfg_loopback_reg[8]_0\(3) => U_osc_calib_n_32,
      \cfg_loopback_reg[8]_0\(2) => U_osc_calib_n_33,
      \cfg_loopback_reg[8]_0\(1) => U_osc_calib_n_34,
      \cfg_loopback_reg[8]_0\(0) => U_osc_calib_n_35,
      \cfg_loopback_reg[8]_1\(3) => U_osc_calib_n_36,
      \cfg_loopback_reg[8]_1\(2) => U_osc_calib_n_37,
      \cfg_loopback_reg[8]_1\(1) => U_osc_calib_n_38,
      \cfg_loopback_reg[8]_1\(0) => U_osc_calib_n_39,
      \cfg_loopback_reg[8]_2\(3) => U_osc_calib_n_40,
      \cfg_loopback_reg[8]_2\(2) => U_osc_calib_n_41,
      \cfg_loopback_reg[8]_2\(1) => U_osc_calib_n_42,
      \cfg_loopback_reg[8]_2\(0) => U_osc_calib_n_43,
      \cfg_loopback_reg[8]_3\(3) => U_osc_calib_n_44,
      \cfg_loopback_reg[8]_3\(2) => U_osc_calib_n_45,
      \cfg_loopback_reg[8]_3\(1) => U_osc_calib_n_46,
      \cfg_loopback_reg[8]_3\(0) => U_osc_calib_n_47,
      gain_calc_r_reg_0(15 downto 0) => cfg_calib_gain(15 downto 0),
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      \m_axis_tdata_reg[11]_0\(3) => U_osc_calib_n_24,
      \m_axis_tdata_reg[11]_0\(2) => U_osc_calib_n_25,
      \m_axis_tdata_reg[11]_0\(1) => U_osc_calib_n_26,
      \m_axis_tdata_reg[11]_0\(0) => U_osc_calib_n_27,
      \m_axis_tdata_reg[7]_0\(3) => U_osc_calib_n_20,
      \m_axis_tdata_reg[7]_0\(2) => U_osc_calib_n_21,
      \m_axis_tdata_reg[7]_0\(1) => U_osc_calib_n_22,
      \m_axis_tdata_reg[7]_0\(0) => U_osc_calib_n_23,
      \offset_reg_reg[15]_0\(15 downto 0) => cfg_calib_offset(15 downto 0),
      ramp_sig_reg(15 downto 0) => ramp_sig_reg(15 downto 0),
      ramp_sig_reg_0_sp_1 => U_osc_calib_n_0,
      ramp_sig_reg_10_sp_1 => U_osc_calib_n_10,
      ramp_sig_reg_11_sp_1 => U_osc_calib_n_11,
      ramp_sig_reg_12_sp_1 => U_osc_calib_n_12,
      ramp_sig_reg_13_sp_1 => U_osc_calib_n_13,
      ramp_sig_reg_14_sp_1 => U_osc_calib_n_14,
      ramp_sig_reg_1_sp_1 => U_osc_calib_n_1,
      ramp_sig_reg_2_sp_1 => U_osc_calib_n_2,
      ramp_sig_reg_3_sp_1 => U_osc_calib_n_3,
      ramp_sig_reg_4_sp_1 => U_osc_calib_n_4,
      ramp_sig_reg_5_sp_1 => U_osc_calib_n_5,
      ramp_sig_reg_6_sp_1 => U_osc_calib_n_6,
      ramp_sig_reg_7_sp_1 => U_osc_calib_n_7,
      ramp_sig_reg_8_sp_1 => U_osc_calib_n_8,
      ramp_sig_reg_9_sp_1 => U_osc_calib_n_9
    );
U_osc_decimator: entity work.system_rp_oscilloscope_0_osc_decimator_15
     port map (
      CO(0) => dec_valid,
      O(3) => U_osc_calib_n_16,
      O(2) => U_osc_calib_n_17,
      O(1) => U_osc_calib_n_18,
      O(0) => U_osc_calib_n_19,
      Q(16 downto 0) => cfg_dec_factor(16 downto 0),
      S(3) => U_osc_decimator_n_27,
      S(2) => U_osc_decimator_n_28,
      S(1) => U_osc_decimator_n_29,
      S(0) => U_osc_decimator_n_30,
      \adc_dec_cnt_reg[16]_0\ => event_num_reset_reg_n_0,
      \adc_sum_reg[11]_0\(3) => U_osc_decimator_n_35,
      \adc_sum_reg[11]_0\(2) => U_osc_decimator_n_36,
      \adc_sum_reg[11]_0\(1) => U_osc_decimator_n_37,
      \adc_sum_reg[11]_0\(0) => U_osc_decimator_n_38,
      \adc_sum_reg[11]_1\(3) => U_osc_calib_n_24,
      \adc_sum_reg[11]_1\(2) => U_osc_calib_n_25,
      \adc_sum_reg[11]_1\(1) => U_osc_calib_n_26,
      \adc_sum_reg[11]_1\(0) => U_osc_calib_n_27,
      \adc_sum_reg[11]_2\ => U_osc_calib_n_8,
      \adc_sum_reg[11]_3\ => U_osc_calib_n_9,
      \adc_sum_reg[11]_4\ => U_osc_calib_n_10,
      \adc_sum_reg[11]_5\ => U_osc_calib_n_11,
      \adc_sum_reg[15]_0\(3) => U_osc_decimator_n_39,
      \adc_sum_reg[15]_0\(2) => U_osc_decimator_n_40,
      \adc_sum_reg[15]_0\(1) => U_osc_decimator_n_41,
      \adc_sum_reg[15]_0\(0) => U_osc_decimator_n_42,
      \adc_sum_reg[15]_1\(3) => U_osc_calib_n_28,
      \adc_sum_reg[15]_1\(2) => U_osc_calib_n_29,
      \adc_sum_reg[15]_1\(1) => U_osc_calib_n_30,
      \adc_sum_reg[15]_1\(0) => U_osc_calib_n_31,
      \adc_sum_reg[15]_2\ => U_osc_calib_n_12,
      \adc_sum_reg[15]_3\ => U_osc_calib_n_13,
      \adc_sum_reg[15]_4\ => U_osc_calib_n_14,
      \adc_sum_reg[15]_5\ => U_osc_calib_n_15,
      \adc_sum_reg[19]_0\(3) => U_osc_decimator_n_43,
      \adc_sum_reg[19]_0\(2) => U_osc_decimator_n_44,
      \adc_sum_reg[19]_0\(1) => U_osc_decimator_n_45,
      \adc_sum_reg[19]_0\(0) => U_osc_decimator_n_46,
      \adc_sum_reg[19]_1\(3) => U_osc_calib_n_32,
      \adc_sum_reg[19]_1\(2) => U_osc_calib_n_33,
      \adc_sum_reg[19]_1\(1) => U_osc_calib_n_34,
      \adc_sum_reg[19]_1\(0) => U_osc_calib_n_35,
      \adc_sum_reg[23]_0\(3) => U_osc_decimator_n_47,
      \adc_sum_reg[23]_0\(2) => U_osc_decimator_n_48,
      \adc_sum_reg[23]_0\(1) => U_osc_decimator_n_49,
      \adc_sum_reg[23]_0\(0) => U_osc_decimator_n_50,
      \adc_sum_reg[23]_1\(3) => U_osc_calib_n_36,
      \adc_sum_reg[23]_1\(2) => U_osc_calib_n_37,
      \adc_sum_reg[23]_1\(1) => U_osc_calib_n_38,
      \adc_sum_reg[23]_1\(0) => U_osc_calib_n_39,
      \adc_sum_reg[27]_0\(3) => U_osc_decimator_n_51,
      \adc_sum_reg[27]_0\(2) => U_osc_decimator_n_52,
      \adc_sum_reg[27]_0\(1) => U_osc_decimator_n_53,
      \adc_sum_reg[27]_0\(0) => U_osc_decimator_n_54,
      \adc_sum_reg[27]_1\(3) => U_osc_calib_n_40,
      \adc_sum_reg[27]_1\(2) => U_osc_calib_n_41,
      \adc_sum_reg[27]_1\(1) => U_osc_calib_n_42,
      \adc_sum_reg[27]_1\(0) => U_osc_calib_n_43,
      \adc_sum_reg[31]_0\(3) => U_osc_decimator_n_4,
      \adc_sum_reg[31]_0\(2) => U_osc_decimator_n_5,
      \adc_sum_reg[31]_0\(1) => U_osc_decimator_n_6,
      \adc_sum_reg[31]_0\(0) => U_osc_decimator_n_7,
      \adc_sum_reg[31]_1\ => U_osc_acq_n_19,
      \adc_sum_reg[31]_2\(3) => U_osc_calib_n_44,
      \adc_sum_reg[31]_2\(2) => U_osc_calib_n_45,
      \adc_sum_reg[31]_2\(1) => U_osc_calib_n_46,
      \adc_sum_reg[31]_2\(0) => U_osc_calib_n_47,
      \adc_sum_reg[3]_0\ => U_osc_calib_n_0,
      \adc_sum_reg[3]_1\ => U_osc_calib_n_1,
      \adc_sum_reg[3]_2\ => U_osc_calib_n_2,
      \adc_sum_reg[3]_3\ => U_osc_calib_n_3,
      \adc_sum_reg[7]_0\(3) => U_osc_decimator_n_31,
      \adc_sum_reg[7]_0\(2) => U_osc_decimator_n_32,
      \adc_sum_reg[7]_0\(1) => U_osc_decimator_n_33,
      \adc_sum_reg[7]_0\(0) => U_osc_decimator_n_34,
      \adc_sum_reg[7]_1\(3) => U_osc_calib_n_20,
      \adc_sum_reg[7]_1\(2) => U_osc_calib_n_21,
      \adc_sum_reg[7]_1\(1) => U_osc_calib_n_22,
      \adc_sum_reg[7]_1\(0) => U_osc_calib_n_23,
      \adc_sum_reg[7]_2\ => U_osc_calib_n_4,
      \adc_sum_reg[7]_3\ => U_osc_calib_n_5,
      \adc_sum_reg[7]_4\ => U_osc_calib_n_6,
      \adc_sum_reg[7]_5\ => U_osc_calib_n_7,
      \cfg_trig_high_level_reg[15]\(0) => \cfg_trig_high_level_reg[15]_0\(0),
      clear => clear,
      dec_tvalid => \^dec_tvalid\,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      \m_axis_tdata_reg[15]_0\(15 downto 0) => dec_tdata(15 downto 0),
      \m_axis_tdata_reg[15]_1\(0) => CO(0),
      \m_axis_tdata_reg[15]_2\(0) => \m_axis_tdata_reg[15]\(0),
      m_axis_tvalid_reg_0 => U_osc_decimator_n_3,
      m_axis_tvalid_reg_1 => \^cfg_avg_en\,
      trig_detect_reg => trig_detect_reg_0,
      trig_detect_reg_0 => \^cfg_trig_edge\,
      trig_detect_reg_i_3_0(15 downto 0) => cfg_trig_high_level(15 downto 0),
      trig_detect_reg_i_5_0(15 downto 0) => cfg_trig_low_level(15 downto 0)
    );
U_osc_trigger: entity work.system_rp_oscilloscope_0_osc_trigger_16
     port map (
      dec_tvalid => \^dec_tvalid\,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      \m_axis_tdata_reg[0]\ => U_osc_trigger_n_15,
      \m_axis_tdata_reg[10]\ => U_osc_trigger_n_5,
      \m_axis_tdata_reg[11]\ => U_osc_trigger_n_4,
      \m_axis_tdata_reg[12]\ => U_osc_trigger_n_3,
      \m_axis_tdata_reg[13]\ => U_osc_trigger_n_2,
      \m_axis_tdata_reg[14]\ => U_osc_trigger_n_1,
      \m_axis_tdata_reg[15]\ => U_osc_trigger_n_0,
      \m_axis_tdata_reg[15]_0\(15 downto 0) => dec_tdata(15 downto 0),
      \m_axis_tdata_reg[1]\ => U_osc_trigger_n_14,
      \m_axis_tdata_reg[2]\ => U_osc_trigger_n_13,
      \m_axis_tdata_reg[3]\ => U_osc_trigger_n_12,
      \m_axis_tdata_reg[4]\ => U_osc_trigger_n_11,
      \m_axis_tdata_reg[5]\ => U_osc_trigger_n_10,
      \m_axis_tdata_reg[6]\ => U_osc_trigger_n_9,
      \m_axis_tdata_reg[7]\ => U_osc_trigger_n_8,
      \m_axis_tdata_reg[8]\ => U_osc_trigger_n_7,
      \m_axis_tdata_reg[9]\ => U_osc_trigger_n_6,
      m_axis_tvalid0 => m_axis_tvalid0,
      m_axis_tvalid_reg_0 => U_osc_acq_n_82,
      osc1_trig_op => osc1_trig_op,
      osc1_trig_op_0 => \^cfg_trig_edge\,
      trig_detect_reg_0 => trig_detect_reg,
      trig_detect_reg_1 => U_osc_decimator_n_3,
      trig_tvalid => trig_tvalid
    );
U_reg_ctrl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(31),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(31),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(31)
    );
U_reg_ctrl_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(22),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(22),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(22)
    );
U_reg_ctrl_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(21),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(21),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(21)
    );
U_reg_ctrl_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(20),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(20),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(20)
    );
U_reg_ctrl_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(19),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(19),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(19)
    );
U_reg_ctrl_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(18),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(18),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(18)
    );
U_reg_ctrl_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(17),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(17),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(17)
    );
U_reg_ctrl_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(16),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(16),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(16)
    );
U_reg_ctrl_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(15),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(15),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(15)
    );
U_reg_ctrl_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(14),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(14),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(14)
    );
U_reg_ctrl_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(13),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(13),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(13)
    );
U_reg_ctrl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(30),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(30),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(30)
    );
U_reg_ctrl_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(12),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(12),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(12)
    );
U_reg_ctrl_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(11),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(11),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(11)
    );
U_reg_ctrl_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(10),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(10),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(10)
    );
U_reg_ctrl_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(9),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(9),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(9)
    );
U_reg_ctrl_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(8),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(8),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(8)
    );
U_reg_ctrl_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(7),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(7),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(7)
    );
U_reg_ctrl_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(6),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(6),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(6)
    );
U_reg_ctrl_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(5),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(5),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(5)
    );
U_reg_ctrl_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(4),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(4),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(4)
    );
U_reg_ctrl_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(3),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(3),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(3)
    );
U_reg_ctrl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(29),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(29),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(29)
    );
U_reg_ctrl_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(2),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(2),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(2)
    );
U_reg_ctrl_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(1),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(1),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(1)
    );
U_reg_ctrl_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(0),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(0),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(0)
    );
U_reg_ctrl_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(28),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(28),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(28)
    );
U_reg_ctrl_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(27),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(27),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(27)
    );
U_reg_ctrl_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(26),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(26),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(26)
    );
U_reg_ctrl_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(25),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(25),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(25)
    );
U_reg_ctrl_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(24),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(24),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(24)
    );
U_reg_ctrl_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => osc1_reg_rd_data(23),
      I1 => \s_axi_reg_rdata[0]\,
      I2 => \s_axi_reg_rdata[31]\(23),
      I3 => \s_axi_reg_rdata[0]_0\,
      O => bram_rddata_a(23)
    );
\cfg_8bit_dat_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(5),
      O => \s_axi_reg_araddr[4]\
    );
cfg_8bit_dat_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => cfg_8bit_dat_reg_0,
      Q => \^cfg_8bit_dat\,
      R => clear
    );
cfg_avg_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(5),
      O => \s_axi_reg_araddr[7]_1\
    );
cfg_avg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => cfg_avg_en_reg_0,
      Q => \^cfg_avg_en\,
      R => clear
    );
\cfg_calib_gain[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^s_axi_reg_araddr[2]\,
      I1 => bram_addr_a(6),
      I2 => \^s_axi_reg_araddr[5]\,
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(7),
      I5 => \^event_op_reset_i_5__0\,
      O => cfg_calib_gain0
    );
\cfg_calib_gain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(0),
      Q => cfg_calib_gain(0),
      R => clear
    );
\cfg_calib_gain_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(10),
      Q => cfg_calib_gain(10),
      R => clear
    );
\cfg_calib_gain_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(11),
      Q => cfg_calib_gain(11),
      R => clear
    );
\cfg_calib_gain_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(12),
      Q => cfg_calib_gain(12),
      R => clear
    );
\cfg_calib_gain_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(13),
      Q => cfg_calib_gain(13),
      R => clear
    );
\cfg_calib_gain_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(14),
      Q => cfg_calib_gain(14),
      R => clear
    );
\cfg_calib_gain_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(15),
      Q => cfg_calib_gain(15),
      S => clear
    );
\cfg_calib_gain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(1),
      Q => cfg_calib_gain(1),
      R => clear
    );
\cfg_calib_gain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(2),
      Q => cfg_calib_gain(2),
      R => clear
    );
\cfg_calib_gain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(3),
      Q => cfg_calib_gain(3),
      R => clear
    );
\cfg_calib_gain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(4),
      Q => cfg_calib_gain(4),
      R => clear
    );
\cfg_calib_gain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(5),
      Q => cfg_calib_gain(5),
      R => clear
    );
\cfg_calib_gain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(6),
      Q => cfg_calib_gain(6),
      R => clear
    );
\cfg_calib_gain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(7),
      Q => cfg_calib_gain(7),
      R => clear
    );
\cfg_calib_gain_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(8),
      Q => cfg_calib_gain(8),
      R => clear
    );
\cfg_calib_gain_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_gain0,
      D => D(9),
      Q => cfg_calib_gain(9),
      R => clear
    );
\cfg_calib_offset[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => \^s_axi_reg_araddr[2]_0\,
      I2 => \^s_axi_reg_araddr[7]\,
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(0),
      I5 => \cfg_calib_offset_reg[0]_0\,
      O => cfg_calib_offset0
    );
\cfg_calib_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(0),
      Q => cfg_calib_offset(0),
      R => clear
    );
\cfg_calib_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(10),
      Q => cfg_calib_offset(10),
      R => clear
    );
\cfg_calib_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(11),
      Q => cfg_calib_offset(11),
      R => clear
    );
\cfg_calib_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(12),
      Q => cfg_calib_offset(12),
      R => clear
    );
\cfg_calib_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(13),
      Q => cfg_calib_offset(13),
      R => clear
    );
\cfg_calib_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(14),
      Q => cfg_calib_offset(14),
      R => clear
    );
\cfg_calib_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(15),
      Q => cfg_calib_offset(15),
      R => clear
    );
\cfg_calib_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(1),
      Q => cfg_calib_offset(1),
      R => clear
    );
\cfg_calib_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(2),
      Q => cfg_calib_offset(2),
      R => clear
    );
\cfg_calib_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(3),
      Q => cfg_calib_offset(3),
      R => clear
    );
\cfg_calib_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(4),
      Q => cfg_calib_offset(4),
      R => clear
    );
\cfg_calib_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(5),
      Q => cfg_calib_offset(5),
      R => clear
    );
\cfg_calib_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(6),
      Q => cfg_calib_offset(6),
      R => clear
    );
\cfg_calib_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(7),
      Q => cfg_calib_offset(7),
      R => clear
    );
\cfg_calib_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(8),
      Q => cfg_calib_offset(8),
      R => clear
    );
\cfg_calib_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_calib_offset0,
      D => D(9),
      Q => cfg_calib_offset(9),
      R => clear
    );
\cfg_dec_factor[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => i_dfilt_n_4,
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(5),
      I4 => \^s_axi_reg_araddr[7]_0\,
      I5 => \^event_op_reset_i_5__0\,
      O => cfg_dec_factor0
    );
\cfg_dec_factor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(0),
      Q => cfg_dec_factor(0),
      R => clear
    );
\cfg_dec_factor_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(10),
      Q => cfg_dec_factor(10),
      R => clear
    );
\cfg_dec_factor_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(11),
      Q => cfg_dec_factor(11),
      R => clear
    );
\cfg_dec_factor_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(12),
      Q => cfg_dec_factor(12),
      R => clear
    );
\cfg_dec_factor_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(13),
      Q => cfg_dec_factor(13),
      R => clear
    );
\cfg_dec_factor_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(14),
      Q => cfg_dec_factor(14),
      R => clear
    );
\cfg_dec_factor_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(15),
      Q => cfg_dec_factor(15),
      R => clear
    );
\cfg_dec_factor_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(16),
      Q => cfg_dec_factor(16),
      R => clear
    );
\cfg_dec_factor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(1),
      Q => cfg_dec_factor(1),
      R => clear
    );
\cfg_dec_factor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(2),
      Q => cfg_dec_factor(2),
      R => clear
    );
\cfg_dec_factor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(3),
      Q => cfg_dec_factor(3),
      R => clear
    );
\cfg_dec_factor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(4),
      Q => cfg_dec_factor(4),
      R => clear
    );
\cfg_dec_factor_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(5),
      Q => cfg_dec_factor(5),
      R => clear
    );
\cfg_dec_factor_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(6),
      Q => cfg_dec_factor(6),
      R => clear
    );
\cfg_dec_factor_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(7),
      Q => cfg_dec_factor(7),
      R => clear
    );
\cfg_dec_factor_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(8),
      Q => cfg_dec_factor(8),
      R => clear
    );
\cfg_dec_factor_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_factor0,
      D => D(9),
      Q => cfg_dec_factor(9),
      R => clear
    );
\cfg_dec_rshift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^event_op_reset_i_5__0\,
      I1 => \^s_axi_reg_araddr[7]_0\,
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(3),
      I5 => \^s_axi_reg_araddr[5]\,
      O => cfg_dec_rshift0
    );
\cfg_dec_rshift[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => osc1_reg_wr_we,
      O => \^s_axi_reg_araddr[5]\
    );
\cfg_dec_rshift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_rshift0,
      D => D(0),
      Q => cfg_dec_rshift(0),
      R => clear
    );
\cfg_dec_rshift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_rshift0,
      D => D(1),
      Q => cfg_dec_rshift(1),
      R => clear
    );
\cfg_dec_rshift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_rshift0,
      D => D(2),
      Q => cfg_dec_rshift(2),
      R => clear
    );
\cfg_dec_rshift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dec_rshift0,
      D => D(3),
      Q => cfg_dec_rshift(3),
      R => clear
    );
\cfg_dma_buf_size[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(6),
      I2 => \^event_op_reset_i_5__0\,
      I3 => \cfg_dma_buf_size[31]_i_2_n_0\,
      I4 => bram_addr_a(4),
      I5 => i_dfilt_n_4,
      O => cfg_dma_buf_size0
    );
\cfg_dma_buf_size[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(7),
      O => \cfg_dma_buf_size[31]_i_2_n_0\
    );
\cfg_dma_buf_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(0),
      Q => cfg_dma_buf_size(0),
      R => clear
    );
\cfg_dma_buf_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(10),
      Q => cfg_dma_buf_size(10),
      R => clear
    );
\cfg_dma_buf_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(11),
      Q => cfg_dma_buf_size(11),
      R => clear
    );
\cfg_dma_buf_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(12),
      Q => cfg_dma_buf_size(12),
      R => clear
    );
\cfg_dma_buf_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(13),
      Q => cfg_dma_buf_size(13),
      R => clear
    );
\cfg_dma_buf_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(14),
      Q => cfg_dma_buf_size(14),
      R => clear
    );
\cfg_dma_buf_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(15),
      Q => cfg_dma_buf_size(15),
      R => clear
    );
\cfg_dma_buf_size_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(16),
      Q => cfg_dma_buf_size(16),
      R => clear
    );
\cfg_dma_buf_size_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(17),
      Q => cfg_dma_buf_size(17),
      R => clear
    );
\cfg_dma_buf_size_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(18),
      Q => cfg_dma_buf_size(18),
      R => clear
    );
\cfg_dma_buf_size_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(19),
      Q => cfg_dma_buf_size(19),
      R => clear
    );
\cfg_dma_buf_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(1),
      Q => cfg_dma_buf_size(1),
      R => clear
    );
\cfg_dma_buf_size_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(20),
      Q => cfg_dma_buf_size(20),
      R => clear
    );
\cfg_dma_buf_size_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(21),
      Q => cfg_dma_buf_size(21),
      R => clear
    );
\cfg_dma_buf_size_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(22),
      Q => cfg_dma_buf_size(22),
      R => clear
    );
\cfg_dma_buf_size_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(23),
      Q => cfg_dma_buf_size(23),
      R => clear
    );
\cfg_dma_buf_size_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(24),
      Q => cfg_dma_buf_size(24),
      R => clear
    );
\cfg_dma_buf_size_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(25),
      Q => cfg_dma_buf_size(25),
      R => clear
    );
\cfg_dma_buf_size_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(26),
      Q => cfg_dma_buf_size(26),
      R => clear
    );
\cfg_dma_buf_size_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(27),
      Q => cfg_dma_buf_size(27),
      R => clear
    );
\cfg_dma_buf_size_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(28),
      Q => cfg_dma_buf_size(28),
      R => clear
    );
\cfg_dma_buf_size_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(29),
      Q => cfg_dma_buf_size(29),
      R => clear
    );
\cfg_dma_buf_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(2),
      Q => cfg_dma_buf_size(2),
      R => clear
    );
\cfg_dma_buf_size_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(30),
      Q => cfg_dma_buf_size(30),
      R => clear
    );
\cfg_dma_buf_size_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(31),
      Q => cfg_dma_buf_size(31),
      R => clear
    );
\cfg_dma_buf_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(3),
      Q => cfg_dma_buf_size(3),
      R => clear
    );
\cfg_dma_buf_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(4),
      Q => cfg_dma_buf_size(4),
      R => clear
    );
\cfg_dma_buf_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(5),
      Q => cfg_dma_buf_size(5),
      R => clear
    );
\cfg_dma_buf_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(6),
      Q => cfg_dma_buf_size(6),
      R => clear
    );
\cfg_dma_buf_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(7),
      Q => cfg_dma_buf_size(7),
      R => clear
    );
\cfg_dma_buf_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(8),
      Q => cfg_dma_buf_size(8),
      R => clear
    );
\cfg_dma_buf_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_buf_size0,
      D => D(9),
      Q => cfg_dma_buf_size(9),
      R => clear
    );
\cfg_dma_dst_addr1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => U_dma_s2mm_n_158,
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(5),
      I3 => \^s_axi_reg_araddr[4]_2\,
      I4 => bram_addr_a(6),
      I5 => bram_addr_a(3),
      O => cfg_dma_dst_addr10
    );
\cfg_dma_dst_addr1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(0),
      Q => cfg_dma_dst_addr1(0),
      R => clear
    );
\cfg_dma_dst_addr1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(10),
      Q => cfg_dma_dst_addr1(10),
      R => clear
    );
\cfg_dma_dst_addr1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(11),
      Q => cfg_dma_dst_addr1(11),
      R => clear
    );
\cfg_dma_dst_addr1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(12),
      Q => cfg_dma_dst_addr1(12),
      R => clear
    );
\cfg_dma_dst_addr1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(13),
      Q => cfg_dma_dst_addr1(13),
      R => clear
    );
\cfg_dma_dst_addr1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(14),
      Q => cfg_dma_dst_addr1(14),
      R => clear
    );
\cfg_dma_dst_addr1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(15),
      Q => cfg_dma_dst_addr1(15),
      R => clear
    );
\cfg_dma_dst_addr1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(16),
      Q => cfg_dma_dst_addr1(16),
      R => clear
    );
\cfg_dma_dst_addr1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(17),
      Q => cfg_dma_dst_addr1(17),
      R => clear
    );
\cfg_dma_dst_addr1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(18),
      Q => cfg_dma_dst_addr1(18),
      R => clear
    );
\cfg_dma_dst_addr1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(19),
      Q => cfg_dma_dst_addr1(19),
      R => clear
    );
\cfg_dma_dst_addr1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(1),
      Q => cfg_dma_dst_addr1(1),
      R => clear
    );
\cfg_dma_dst_addr1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(20),
      Q => cfg_dma_dst_addr1(20),
      R => clear
    );
\cfg_dma_dst_addr1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(21),
      Q => cfg_dma_dst_addr1(21),
      R => clear
    );
\cfg_dma_dst_addr1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(22),
      Q => cfg_dma_dst_addr1(22),
      R => clear
    );
\cfg_dma_dst_addr1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(23),
      Q => cfg_dma_dst_addr1(23),
      R => clear
    );
\cfg_dma_dst_addr1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(24),
      Q => cfg_dma_dst_addr1(24),
      R => clear
    );
\cfg_dma_dst_addr1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(25),
      Q => cfg_dma_dst_addr1(25),
      R => clear
    );
\cfg_dma_dst_addr1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(26),
      Q => cfg_dma_dst_addr1(26),
      R => clear
    );
\cfg_dma_dst_addr1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(27),
      Q => cfg_dma_dst_addr1(27),
      R => clear
    );
\cfg_dma_dst_addr1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(28),
      Q => cfg_dma_dst_addr1(28),
      R => clear
    );
\cfg_dma_dst_addr1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(29),
      Q => cfg_dma_dst_addr1(29),
      R => clear
    );
\cfg_dma_dst_addr1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(2),
      Q => cfg_dma_dst_addr1(2),
      R => clear
    );
\cfg_dma_dst_addr1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(30),
      Q => cfg_dma_dst_addr1(30),
      R => clear
    );
\cfg_dma_dst_addr1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(31),
      Q => cfg_dma_dst_addr1(31),
      R => clear
    );
\cfg_dma_dst_addr1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(3),
      Q => cfg_dma_dst_addr1(3),
      R => clear
    );
\cfg_dma_dst_addr1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(4),
      Q => cfg_dma_dst_addr1(4),
      R => clear
    );
\cfg_dma_dst_addr1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(5),
      Q => cfg_dma_dst_addr1(5),
      R => clear
    );
\cfg_dma_dst_addr1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(6),
      Q => cfg_dma_dst_addr1(6),
      R => clear
    );
\cfg_dma_dst_addr1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(7),
      Q => cfg_dma_dst_addr1(7),
      R => clear
    );
\cfg_dma_dst_addr1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(8),
      Q => cfg_dma_dst_addr1(8),
      R => clear
    );
\cfg_dma_dst_addr1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr10,
      D => D(9),
      Q => cfg_dma_dst_addr1(9),
      R => clear
    );
\cfg_dma_dst_addr2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^s_axi_reg_araddr[5]\,
      I1 => bram_addr_a(3),
      I2 => \^s_axi_reg_araddr[2]_1\,
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(1),
      I5 => \cfg_loopback[7]_i_2_n_0\,
      O => cfg_dma_dst_addr20
    );
\cfg_dma_dst_addr2[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(0),
      O => \^s_axi_reg_araddr[2]_1\
    );
\cfg_dma_dst_addr2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(0),
      Q => cfg_dma_dst_addr2(0),
      R => clear
    );
\cfg_dma_dst_addr2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(10),
      Q => cfg_dma_dst_addr2(10),
      R => clear
    );
\cfg_dma_dst_addr2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(11),
      Q => cfg_dma_dst_addr2(11),
      R => clear
    );
\cfg_dma_dst_addr2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(12),
      Q => cfg_dma_dst_addr2(12),
      R => clear
    );
\cfg_dma_dst_addr2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(13),
      Q => cfg_dma_dst_addr2(13),
      R => clear
    );
\cfg_dma_dst_addr2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(14),
      Q => cfg_dma_dst_addr2(14),
      R => clear
    );
\cfg_dma_dst_addr2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(15),
      Q => cfg_dma_dst_addr2(15),
      R => clear
    );
\cfg_dma_dst_addr2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(16),
      Q => cfg_dma_dst_addr2(16),
      R => clear
    );
\cfg_dma_dst_addr2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(17),
      Q => cfg_dma_dst_addr2(17),
      R => clear
    );
\cfg_dma_dst_addr2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(18),
      Q => cfg_dma_dst_addr2(18),
      R => clear
    );
\cfg_dma_dst_addr2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(19),
      Q => cfg_dma_dst_addr2(19),
      R => clear
    );
\cfg_dma_dst_addr2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(1),
      Q => cfg_dma_dst_addr2(1),
      R => clear
    );
\cfg_dma_dst_addr2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(20),
      Q => cfg_dma_dst_addr2(20),
      R => clear
    );
\cfg_dma_dst_addr2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(21),
      Q => cfg_dma_dst_addr2(21),
      R => clear
    );
\cfg_dma_dst_addr2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(22),
      Q => cfg_dma_dst_addr2(22),
      R => clear
    );
\cfg_dma_dst_addr2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(23),
      Q => cfg_dma_dst_addr2(23),
      R => clear
    );
\cfg_dma_dst_addr2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(24),
      Q => cfg_dma_dst_addr2(24),
      R => clear
    );
\cfg_dma_dst_addr2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(25),
      Q => cfg_dma_dst_addr2(25),
      R => clear
    );
\cfg_dma_dst_addr2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(26),
      Q => cfg_dma_dst_addr2(26),
      R => clear
    );
\cfg_dma_dst_addr2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(27),
      Q => cfg_dma_dst_addr2(27),
      R => clear
    );
\cfg_dma_dst_addr2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(28),
      Q => cfg_dma_dst_addr2(28),
      R => clear
    );
\cfg_dma_dst_addr2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(29),
      Q => cfg_dma_dst_addr2(29),
      R => clear
    );
\cfg_dma_dst_addr2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(2),
      Q => cfg_dma_dst_addr2(2),
      R => clear
    );
\cfg_dma_dst_addr2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(30),
      Q => cfg_dma_dst_addr2(30),
      R => clear
    );
\cfg_dma_dst_addr2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(31),
      Q => cfg_dma_dst_addr2(31),
      R => clear
    );
\cfg_dma_dst_addr2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(3),
      Q => cfg_dma_dst_addr2(3),
      R => clear
    );
\cfg_dma_dst_addr2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(4),
      Q => cfg_dma_dst_addr2(4),
      R => clear
    );
\cfg_dma_dst_addr2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(5),
      Q => cfg_dma_dst_addr2(5),
      R => clear
    );
\cfg_dma_dst_addr2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(6),
      Q => cfg_dma_dst_addr2(6),
      R => clear
    );
\cfg_dma_dst_addr2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(7),
      Q => cfg_dma_dst_addr2(7),
      R => clear
    );
\cfg_dma_dst_addr2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(8),
      Q => cfg_dma_dst_addr2(8),
      R => clear
    );
\cfg_dma_dst_addr2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_dma_dst_addr20,
      D => D(9),
      Q => cfg_dma_dst_addr2(9),
      R => clear
    );
\cfg_event_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => D(0),
      I1 => \^s_axi_reg_araddr[6]\,
      I2 => \event_op_reset_i_4__0_n_0\,
      I3 => \^s_axi_reg_araddr[2]_0\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(0),
      O => \cfg_event_sel[0]_i_1_n_0\
    );
\cfg_event_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => D(1),
      I1 => \^s_axi_reg_araddr[6]\,
      I2 => \event_op_reset_i_4__0_n_0\,
      I3 => \^s_axi_reg_araddr[2]_0\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(1),
      O => \cfg_event_sel[1]_i_1_n_0\
    );
\cfg_event_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => D(2),
      I1 => \^s_axi_reg_araddr[6]\,
      I2 => \event_op_reset_i_4__0_n_0\,
      I3 => \^s_axi_reg_araddr[2]_0\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(2),
      O => \cfg_event_sel[2]_i_1_n_0\
    );
\cfg_event_sel[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(1),
      I3 => bram_addr_a(0),
      O => \^s_axi_reg_araddr[6]\
    );
\cfg_event_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \cfg_event_sel[0]_i_1_n_0\,
      Q => cfg_event_sel(0),
      R => clear
    );
\cfg_event_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \cfg_event_sel[1]_i_1_n_0\,
      Q => cfg_event_sel(1),
      R => clear
    );
\cfg_event_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \cfg_event_sel[2]_i_1_n_0\,
      Q => cfg_event_sel(2),
      R => clear
    );
cfg_filt_bypass_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(3),
      O => \s_axi_reg_araddr[4]_3\
    );
cfg_filt_bypass_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => cfg_filt_bypass_reg_0,
      Q => \^cfg_filt_bypass\,
      S => clear
    );
\cfg_filt_coeff_aa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(0),
      Q => p_4_in(0),
      R => clear
    );
\cfg_filt_coeff_aa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(10),
      Q => p_4_in(10),
      R => clear
    );
\cfg_filt_coeff_aa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(11),
      Q => p_4_in(11),
      R => clear
    );
\cfg_filt_coeff_aa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(12),
      Q => p_4_in(12),
      R => clear
    );
\cfg_filt_coeff_aa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(13),
      Q => p_4_in(13),
      R => clear
    );
\cfg_filt_coeff_aa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(14),
      Q => p_4_in(14),
      R => clear
    );
\cfg_filt_coeff_aa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(15),
      Q => p_4_in(15),
      R => clear
    );
\cfg_filt_coeff_aa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(16),
      Q => p_4_in(16),
      R => clear
    );
\cfg_filt_coeff_aa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(17),
      Q => p_4_in(17),
      R => clear
    );
\cfg_filt_coeff_aa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(1),
      Q => p_4_in(1),
      R => clear
    );
\cfg_filt_coeff_aa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(2),
      Q => p_4_in(2),
      R => clear
    );
\cfg_filt_coeff_aa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(3),
      Q => p_4_in(3),
      R => clear
    );
\cfg_filt_coeff_aa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(4),
      Q => p_4_in(4),
      R => clear
    );
\cfg_filt_coeff_aa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(5),
      Q => p_4_in(5),
      R => clear
    );
\cfg_filt_coeff_aa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(6),
      Q => p_4_in(6),
      R => clear
    );
\cfg_filt_coeff_aa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(7),
      Q => p_4_in(7),
      R => clear
    );
\cfg_filt_coeff_aa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(8),
      Q => p_4_in(8),
      R => clear
    );
\cfg_filt_coeff_aa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => i_dfilt_n_1,
      D => D(9),
      Q => p_4_in(9),
      R => clear
    );
\cfg_filt_coeff_bb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(0),
      Q => p_3_in(0),
      R => clear
    );
\cfg_filt_coeff_bb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(10),
      Q => p_3_in(10),
      R => clear
    );
\cfg_filt_coeff_bb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(11),
      Q => p_3_in(11),
      R => clear
    );
\cfg_filt_coeff_bb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(12),
      Q => p_3_in(12),
      R => clear
    );
\cfg_filt_coeff_bb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(13),
      Q => p_3_in(13),
      R => clear
    );
\cfg_filt_coeff_bb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(14),
      Q => p_3_in(14),
      R => clear
    );
\cfg_filt_coeff_bb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(15),
      Q => p_3_in(15),
      R => clear
    );
\cfg_filt_coeff_bb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(16),
      Q => p_3_in(16),
      R => clear
    );
\cfg_filt_coeff_bb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(17),
      Q => p_3_in(17),
      R => clear
    );
\cfg_filt_coeff_bb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(18),
      Q => p_3_in(18),
      R => clear
    );
\cfg_filt_coeff_bb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(19),
      Q => p_3_in(19),
      R => clear
    );
\cfg_filt_coeff_bb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(1),
      Q => p_3_in(1),
      R => clear
    );
\cfg_filt_coeff_bb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(20),
      Q => p_3_in(20),
      R => clear
    );
\cfg_filt_coeff_bb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(21),
      Q => p_3_in(21),
      R => clear
    );
\cfg_filt_coeff_bb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(22),
      Q => p_3_in(22),
      R => clear
    );
\cfg_filt_coeff_bb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(23),
      Q => p_3_in(23),
      R => clear
    );
\cfg_filt_coeff_bb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(24),
      Q => p_3_in(24),
      R => clear
    );
\cfg_filt_coeff_bb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(2),
      Q => p_3_in(2),
      R => clear
    );
\cfg_filt_coeff_bb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(3),
      Q => p_3_in(3),
      R => clear
    );
\cfg_filt_coeff_bb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(4),
      Q => p_3_in(4),
      R => clear
    );
\cfg_filt_coeff_bb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(5),
      Q => p_3_in(5),
      R => clear
    );
\cfg_filt_coeff_bb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(6),
      Q => p_3_in(6),
      R => clear
    );
\cfg_filt_coeff_bb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(7),
      Q => p_3_in(7),
      R => clear
    );
\cfg_filt_coeff_bb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(8),
      Q => p_3_in(8),
      R => clear
    );
\cfg_filt_coeff_bb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_bb0,
      D => D(9),
      Q => p_3_in(9),
      R => clear
    );
\cfg_filt_coeff_kk[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(4),
      I3 => \cfg_filt_coeff_kk[24]_i_2_n_0\,
      I4 => bram_addr_a(1),
      I5 => \^s_axi_reg_araddr[2]_2\,
      O => cfg_filt_coeff_kk0
    );
\cfg_filt_coeff_kk[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(5),
      O => \cfg_filt_coeff_kk[24]_i_2_n_0\
    );
\cfg_filt_coeff_kk[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => osc1_reg_wr_we,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(2),
      O => \^s_axi_reg_araddr[2]_2\
    );
\cfg_filt_coeff_kk_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(0),
      Q => p_2_in(0),
      S => clear
    );
\cfg_filt_coeff_kk_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(10),
      Q => p_2_in(10),
      S => clear
    );
\cfg_filt_coeff_kk_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(11),
      Q => p_2_in(11),
      S => clear
    );
\cfg_filt_coeff_kk_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(12),
      Q => p_2_in(12),
      S => clear
    );
\cfg_filt_coeff_kk_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(13),
      Q => p_2_in(13),
      S => clear
    );
\cfg_filt_coeff_kk_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(14),
      Q => p_2_in(14),
      S => clear
    );
\cfg_filt_coeff_kk_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(15),
      Q => p_2_in(15),
      S => clear
    );
\cfg_filt_coeff_kk_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(16),
      Q => p_2_in(16),
      S => clear
    );
\cfg_filt_coeff_kk_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(17),
      Q => p_2_in(17),
      S => clear
    );
\cfg_filt_coeff_kk_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(18),
      Q => p_2_in(18),
      S => clear
    );
\cfg_filt_coeff_kk_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(19),
      Q => p_2_in(19),
      S => clear
    );
\cfg_filt_coeff_kk_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(1),
      Q => p_2_in(1),
      S => clear
    );
\cfg_filt_coeff_kk_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(20),
      Q => p_2_in(20),
      S => clear
    );
\cfg_filt_coeff_kk_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(21),
      Q => p_2_in(21),
      S => clear
    );
\cfg_filt_coeff_kk_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(22),
      Q => p_2_in(22),
      S => clear
    );
\cfg_filt_coeff_kk_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(23),
      Q => p_2_in(23),
      S => clear
    );
\cfg_filt_coeff_kk_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(24),
      Q => p_2_in(24),
      R => clear
    );
\cfg_filt_coeff_kk_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(2),
      Q => p_2_in(2),
      S => clear
    );
\cfg_filt_coeff_kk_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(3),
      Q => p_2_in(3),
      S => clear
    );
\cfg_filt_coeff_kk_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(4),
      Q => p_2_in(4),
      S => clear
    );
\cfg_filt_coeff_kk_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(5),
      Q => p_2_in(5),
      S => clear
    );
\cfg_filt_coeff_kk_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(6),
      Q => p_2_in(6),
      S => clear
    );
\cfg_filt_coeff_kk_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(7),
      Q => p_2_in(7),
      S => clear
    );
\cfg_filt_coeff_kk_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(8),
      Q => p_2_in(8),
      S => clear
    );
\cfg_filt_coeff_kk_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_kk0,
      D => D(9),
      Q => p_2_in(9),
      S => clear
    );
\cfg_filt_coeff_pp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(0),
      Q => p_1_in(0),
      R => clear
    );
\cfg_filt_coeff_pp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(10),
      Q => p_1_in(10),
      R => clear
    );
\cfg_filt_coeff_pp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(11),
      Q => p_1_in(11),
      R => clear
    );
\cfg_filt_coeff_pp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(12),
      Q => p_1_in(12),
      R => clear
    );
\cfg_filt_coeff_pp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(13),
      Q => p_1_in(13),
      R => clear
    );
\cfg_filt_coeff_pp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(14),
      Q => p_1_in(14),
      R => clear
    );
\cfg_filt_coeff_pp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(15),
      Q => p_1_in(15),
      R => clear
    );
\cfg_filt_coeff_pp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(16),
      Q => p_1_in(16),
      R => clear
    );
\cfg_filt_coeff_pp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(17),
      Q => p_1_in(17),
      R => clear
    );
\cfg_filt_coeff_pp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(18),
      Q => p_1_in(18),
      R => clear
    );
\cfg_filt_coeff_pp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(19),
      Q => p_1_in(19),
      R => clear
    );
\cfg_filt_coeff_pp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(1),
      Q => p_1_in(1),
      R => clear
    );
\cfg_filt_coeff_pp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(20),
      Q => p_1_in(20),
      R => clear
    );
\cfg_filt_coeff_pp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(21),
      Q => p_1_in(21),
      R => clear
    );
\cfg_filt_coeff_pp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(22),
      Q => p_1_in(22),
      R => clear
    );
\cfg_filt_coeff_pp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(23),
      Q => p_1_in(23),
      R => clear
    );
\cfg_filt_coeff_pp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(24),
      Q => p_1_in(24),
      R => clear
    );
\cfg_filt_coeff_pp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(2),
      Q => p_1_in(2),
      R => clear
    );
\cfg_filt_coeff_pp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(3),
      Q => p_1_in(3),
      R => clear
    );
\cfg_filt_coeff_pp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(4),
      Q => p_1_in(4),
      R => clear
    );
\cfg_filt_coeff_pp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(5),
      Q => p_1_in(5),
      R => clear
    );
\cfg_filt_coeff_pp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(6),
      Q => p_1_in(6),
      R => clear
    );
\cfg_filt_coeff_pp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(7),
      Q => p_1_in(7),
      R => clear
    );
\cfg_filt_coeff_pp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(8),
      Q => p_1_in(8),
      R => clear
    );
\cfg_filt_coeff_pp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_filt_coeff_pp0,
      D => D(9),
      Q => p_1_in(9),
      R => clear
    );
\cfg_loopback[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => i_dfilt_n_4,
      I1 => bram_addr_a(3),
      I2 => \cfg_loopback[7]_i_2_n_0\,
      I3 => \^event_op_reset_i_5__0\,
      I4 => bram_addr_a(6),
      I5 => bram_addr_a(5),
      O => cfg_loopback0
    );
\cfg_loopback[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(7),
      O => \cfg_loopback[7]_i_2_n_0\
    );
\cfg_loopback_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(0),
      Q => \^loopback_sel\(0),
      R => clear
    );
\cfg_loopback_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(10),
      Q => \cfg_loopback_reg_n_0_[10]\,
      R => clear
    );
\cfg_loopback_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(11),
      Q => \cfg_loopback_reg_n_0_[11]\,
      R => clear
    );
\cfg_loopback_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(12),
      Q => \cfg_loopback_reg_n_0_[12]\,
      R => clear
    );
\cfg_loopback_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(13),
      Q => \cfg_loopback_reg_n_0_[13]\,
      R => clear
    );
\cfg_loopback_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(14),
      Q => \cfg_loopback_reg_n_0_[14]\,
      R => clear
    );
\cfg_loopback_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(15),
      Q => \cfg_loopback_reg_n_0_[15]\,
      R => clear
    );
\cfg_loopback_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(1),
      Q => \^loopback_sel\(1),
      R => clear
    );
\cfg_loopback_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(2),
      Q => \^loopback_sel\(2),
      R => clear
    );
\cfg_loopback_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(3),
      Q => \^loopback_sel\(3),
      R => clear
    );
\cfg_loopback_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(4),
      Q => \^loopback_sel\(4),
      R => clear
    );
\cfg_loopback_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(5),
      Q => \^loopback_sel\(5),
      R => clear
    );
\cfg_loopback_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(6),
      Q => \^loopback_sel\(6),
      R => clear
    );
\cfg_loopback_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(7),
      Q => \^loopback_sel\(7),
      R => clear
    );
\cfg_loopback_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(8),
      Q => \cfg_loopback_reg_n_0_[8]\,
      R => clear
    );
\cfg_loopback_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_loopback0,
      D => D(9),
      Q => \cfg_loopback_reg_n_0_[9]\,
      R => clear
    );
cfg_trig_edge_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(4),
      O => \s_axi_reg_araddr[7]_2\
    );
cfg_trig_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => cfg_trig_edge_reg_0,
      Q => \^cfg_trig_edge\,
      R => clear
    );
\cfg_trig_high_level[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \cfg_trig_high_level[15]_i_2__0_n_0\,
      I1 => \^s_axi_reg_araddr[7]\,
      I2 => \^s_axi_reg_araddr[2]_0\,
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(0),
      I5 => bram_addr_a(3),
      O => cfg_trig_high_level0
    );
\cfg_trig_high_level[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(6),
      O => \cfg_trig_high_level[15]_i_2__0_n_0\
    );
\cfg_trig_high_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(0),
      Q => cfg_trig_high_level(0),
      R => clear
    );
\cfg_trig_high_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(10),
      Q => cfg_trig_high_level(10),
      R => clear
    );
\cfg_trig_high_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(11),
      Q => cfg_trig_high_level(11),
      R => clear
    );
\cfg_trig_high_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(12),
      Q => cfg_trig_high_level(12),
      R => clear
    );
\cfg_trig_high_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(13),
      Q => cfg_trig_high_level(13),
      R => clear
    );
\cfg_trig_high_level_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(14),
      Q => cfg_trig_high_level(14),
      R => clear
    );
\cfg_trig_high_level_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(15),
      Q => cfg_trig_high_level(15),
      R => clear
    );
\cfg_trig_high_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(1),
      Q => cfg_trig_high_level(1),
      R => clear
    );
\cfg_trig_high_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(2),
      Q => cfg_trig_high_level(2),
      R => clear
    );
\cfg_trig_high_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(3),
      Q => cfg_trig_high_level(3),
      R => clear
    );
\cfg_trig_high_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(4),
      Q => cfg_trig_high_level(4),
      R => clear
    );
\cfg_trig_high_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(5),
      Q => cfg_trig_high_level(5),
      R => clear
    );
\cfg_trig_high_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(6),
      Q => cfg_trig_high_level(6),
      R => clear
    );
\cfg_trig_high_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(7),
      Q => cfg_trig_high_level(7),
      R => clear
    );
\cfg_trig_high_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(8),
      Q => cfg_trig_high_level(8),
      R => clear
    );
\cfg_trig_high_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_high_level0,
      D => D(9),
      Q => cfg_trig_high_level(9),
      R => clear
    );
\cfg_trig_low_level[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => i_dfilt_n_4,
      I1 => bram_addr_a(3),
      I2 => \^s_axi_reg_araddr[7]\,
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(5),
      I5 => \^s_axi_reg_araddr[4]_2\,
      O => cfg_trig_low_level0
    );
\cfg_trig_low_level[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(7),
      O => \^s_axi_reg_araddr[7]\
    );
\cfg_trig_low_level[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(4),
      O => \^s_axi_reg_araddr[4]_2\
    );
\cfg_trig_low_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(0),
      Q => cfg_trig_low_level(0),
      R => clear
    );
\cfg_trig_low_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(10),
      Q => cfg_trig_low_level(10),
      R => clear
    );
\cfg_trig_low_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(11),
      Q => cfg_trig_low_level(11),
      R => clear
    );
\cfg_trig_low_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(12),
      Q => cfg_trig_low_level(12),
      R => clear
    );
\cfg_trig_low_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(13),
      Q => cfg_trig_low_level(13),
      R => clear
    );
\cfg_trig_low_level_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(14),
      Q => cfg_trig_low_level(14),
      R => clear
    );
\cfg_trig_low_level_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(15),
      Q => cfg_trig_low_level(15),
      R => clear
    );
\cfg_trig_low_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(1),
      Q => cfg_trig_low_level(1),
      R => clear
    );
\cfg_trig_low_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(2),
      Q => cfg_trig_low_level(2),
      R => clear
    );
\cfg_trig_low_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(3),
      Q => cfg_trig_low_level(3),
      R => clear
    );
\cfg_trig_low_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(4),
      Q => cfg_trig_low_level(4),
      R => clear
    );
\cfg_trig_low_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(5),
      Q => cfg_trig_low_level(5),
      R => clear
    );
\cfg_trig_low_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(6),
      Q => cfg_trig_low_level(6),
      R => clear
    );
\cfg_trig_low_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(7),
      Q => cfg_trig_low_level(7),
      R => clear
    );
\cfg_trig_low_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(8),
      Q => cfg_trig_low_level(8),
      R => clear
    );
\cfg_trig_low_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_low_level0,
      D => D(9),
      Q => cfg_trig_low_level(9),
      R => clear
    );
\cfg_trig_mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^s_axi_reg_araddr[7]_0\,
      I1 => \^event_op_reset_i_5__0\,
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(3),
      I5 => i_dfilt_n_4,
      O => cfg_trig_mask0
    );
\cfg_trig_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(0),
      Q => cfg_trig_mask(0),
      R => clear
    );
\cfg_trig_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(1),
      Q => cfg_trig_mask(1),
      R => clear
    );
\cfg_trig_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(2),
      Q => cfg_trig_mask(2),
      R => clear
    );
\cfg_trig_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(3),
      Q => cfg_trig_mask(3),
      R => clear
    );
\cfg_trig_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(4),
      Q => cfg_trig_mask(4),
      R => clear
    );
\cfg_trig_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_mask0,
      D => D(5),
      Q => cfg_trig_mask(5),
      R => clear
    );
\cfg_trig_post_samp[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \cfg_trig_post_samp[31]_i_2_n_0\,
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(0),
      I4 => U_dma_s2mm_n_158,
      O => cfg_trig_post_samp0
    );
\cfg_trig_post_samp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(3),
      O => \cfg_trig_post_samp[31]_i_2_n_0\
    );
\cfg_trig_post_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(0),
      Q => cfg_trig_post_samp(0),
      R => clear
    );
\cfg_trig_post_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(10),
      Q => cfg_trig_post_samp(10),
      R => clear
    );
\cfg_trig_post_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(11),
      Q => cfg_trig_post_samp(11),
      R => clear
    );
\cfg_trig_post_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(12),
      Q => cfg_trig_post_samp(12),
      R => clear
    );
\cfg_trig_post_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(13),
      Q => cfg_trig_post_samp(13),
      R => clear
    );
\cfg_trig_post_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(14),
      Q => cfg_trig_post_samp(14),
      R => clear
    );
\cfg_trig_post_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(15),
      Q => cfg_trig_post_samp(15),
      R => clear
    );
\cfg_trig_post_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(16),
      Q => cfg_trig_post_samp(16),
      R => clear
    );
\cfg_trig_post_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(17),
      Q => cfg_trig_post_samp(17),
      R => clear
    );
\cfg_trig_post_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(18),
      Q => cfg_trig_post_samp(18),
      R => clear
    );
\cfg_trig_post_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(19),
      Q => cfg_trig_post_samp(19),
      R => clear
    );
\cfg_trig_post_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(1),
      Q => cfg_trig_post_samp(1),
      R => clear
    );
\cfg_trig_post_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(20),
      Q => cfg_trig_post_samp(20),
      R => clear
    );
\cfg_trig_post_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(21),
      Q => cfg_trig_post_samp(21),
      R => clear
    );
\cfg_trig_post_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(22),
      Q => cfg_trig_post_samp(22),
      R => clear
    );
\cfg_trig_post_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(23),
      Q => cfg_trig_post_samp(23),
      R => clear
    );
\cfg_trig_post_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(24),
      Q => cfg_trig_post_samp(24),
      R => clear
    );
\cfg_trig_post_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(25),
      Q => cfg_trig_post_samp(25),
      R => clear
    );
\cfg_trig_post_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(26),
      Q => cfg_trig_post_samp(26),
      R => clear
    );
\cfg_trig_post_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(27),
      Q => cfg_trig_post_samp(27),
      R => clear
    );
\cfg_trig_post_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(28),
      Q => cfg_trig_post_samp(28),
      R => clear
    );
\cfg_trig_post_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(29),
      Q => cfg_trig_post_samp(29),
      R => clear
    );
\cfg_trig_post_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(2),
      Q => cfg_trig_post_samp(2),
      R => clear
    );
\cfg_trig_post_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(30),
      Q => cfg_trig_post_samp(30),
      R => clear
    );
\cfg_trig_post_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(31),
      Q => cfg_trig_post_samp(31),
      R => clear
    );
\cfg_trig_post_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(3),
      Q => cfg_trig_post_samp(3),
      R => clear
    );
\cfg_trig_post_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(4),
      Q => cfg_trig_post_samp(4),
      R => clear
    );
\cfg_trig_post_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(5),
      Q => cfg_trig_post_samp(5),
      R => clear
    );
\cfg_trig_post_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(6),
      Q => cfg_trig_post_samp(6),
      R => clear
    );
\cfg_trig_post_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(7),
      Q => cfg_trig_post_samp(7),
      R => clear
    );
\cfg_trig_post_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(8),
      Q => cfg_trig_post_samp(8),
      R => clear
    );
\cfg_trig_post_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_post_samp0,
      D => D(9),
      Q => cfg_trig_post_samp(9),
      R => clear
    );
\cfg_trig_pre_samp[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^event_op_reset_i_5__0\,
      I1 => \^s_axi_reg_araddr[7]_0\,
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(3),
      I5 => i_dfilt_n_4,
      O => cfg_trig_pre_samp0
    );
\cfg_trig_pre_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(0),
      Q => cfg_trig_pre_samp(0),
      R => clear
    );
\cfg_trig_pre_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(10),
      Q => cfg_trig_pre_samp(10),
      R => clear
    );
\cfg_trig_pre_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(11),
      Q => cfg_trig_pre_samp(11),
      R => clear
    );
\cfg_trig_pre_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(12),
      Q => cfg_trig_pre_samp(12),
      R => clear
    );
\cfg_trig_pre_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(13),
      Q => cfg_trig_pre_samp(13),
      R => clear
    );
\cfg_trig_pre_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(14),
      Q => cfg_trig_pre_samp(14),
      R => clear
    );
\cfg_trig_pre_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(15),
      Q => cfg_trig_pre_samp(15),
      R => clear
    );
\cfg_trig_pre_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(16),
      Q => cfg_trig_pre_samp(16),
      R => clear
    );
\cfg_trig_pre_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(17),
      Q => cfg_trig_pre_samp(17),
      R => clear
    );
\cfg_trig_pre_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(18),
      Q => cfg_trig_pre_samp(18),
      R => clear
    );
\cfg_trig_pre_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(19),
      Q => cfg_trig_pre_samp(19),
      R => clear
    );
\cfg_trig_pre_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(1),
      Q => cfg_trig_pre_samp(1),
      R => clear
    );
\cfg_trig_pre_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(20),
      Q => cfg_trig_pre_samp(20),
      R => clear
    );
\cfg_trig_pre_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(21),
      Q => cfg_trig_pre_samp(21),
      R => clear
    );
\cfg_trig_pre_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(22),
      Q => cfg_trig_pre_samp(22),
      R => clear
    );
\cfg_trig_pre_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(23),
      Q => cfg_trig_pre_samp(23),
      R => clear
    );
\cfg_trig_pre_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(24),
      Q => cfg_trig_pre_samp(24),
      R => clear
    );
\cfg_trig_pre_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(25),
      Q => cfg_trig_pre_samp(25),
      R => clear
    );
\cfg_trig_pre_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(26),
      Q => cfg_trig_pre_samp(26),
      R => clear
    );
\cfg_trig_pre_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(27),
      Q => cfg_trig_pre_samp(27),
      R => clear
    );
\cfg_trig_pre_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(28),
      Q => cfg_trig_pre_samp(28),
      R => clear
    );
\cfg_trig_pre_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(29),
      Q => cfg_trig_pre_samp(29),
      R => clear
    );
\cfg_trig_pre_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(2),
      Q => cfg_trig_pre_samp(2),
      R => clear
    );
\cfg_trig_pre_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(30),
      Q => cfg_trig_pre_samp(30),
      R => clear
    );
\cfg_trig_pre_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(31),
      Q => cfg_trig_pre_samp(31),
      R => clear
    );
\cfg_trig_pre_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(3),
      Q => cfg_trig_pre_samp(3),
      R => clear
    );
\cfg_trig_pre_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(4),
      Q => cfg_trig_pre_samp(4),
      R => clear
    );
\cfg_trig_pre_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(5),
      Q => cfg_trig_pre_samp(5),
      R => clear
    );
\cfg_trig_pre_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(6),
      Q => cfg_trig_pre_samp(6),
      R => clear
    );
\cfg_trig_pre_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(7),
      Q => cfg_trig_pre_samp(7),
      R => clear
    );
\cfg_trig_pre_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(8),
      Q => cfg_trig_pre_samp(8),
      R => clear
    );
\cfg_trig_pre_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => cfg_trig_pre_samp0,
      D => D(9),
      Q => cfg_trig_pre_samp(9),
      R => clear
    );
\clk_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(0),
      O => \clk_cnt[0]_i_2_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1_n_7\,
      Q => clk_cnt_reg(0),
      R => clear
    );
\clk_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_reg[0]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[0]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[0]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clk_cnt_reg[0]_i_1_n_4\,
      O(2) => \clk_cnt_reg[0]_i_1_n_5\,
      O(1) => \clk_cnt_reg[0]_i_1_n_6\,
      O(0) => \clk_cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => clk_cnt_reg(3 downto 1),
      S(0) => \clk_cnt[0]_i_2_n_0\
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1_n_5\,
      Q => clk_cnt_reg(10),
      R => clear
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1_n_4\,
      Q => clk_cnt_reg(11),
      R => clear
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1_n_7\,
      Q => clk_cnt_reg(12),
      R => clear
    );
\clk_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[8]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[12]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[12]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[12]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[12]_i_1_n_4\,
      O(2) => \clk_cnt_reg[12]_i_1_n_5\,
      O(1) => \clk_cnt_reg[12]_i_1_n_6\,
      O(0) => \clk_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(15 downto 12)
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1_n_6\,
      Q => clk_cnt_reg(13),
      R => clear
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1_n_5\,
      Q => clk_cnt_reg(14),
      R => clear
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1_n_4\,
      Q => clk_cnt_reg(15),
      R => clear
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1_n_7\,
      Q => clk_cnt_reg(16),
      R => clear
    );
\clk_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[12]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[16]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[16]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[16]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[16]_i_1_n_4\,
      O(2) => \clk_cnt_reg[16]_i_1_n_5\,
      O(1) => \clk_cnt_reg[16]_i_1_n_6\,
      O(0) => \clk_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(19 downto 16)
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1_n_6\,
      Q => clk_cnt_reg(17),
      R => clear
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1_n_5\,
      Q => clk_cnt_reg(18),
      R => clear
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1_n_4\,
      Q => clk_cnt_reg(19),
      R => clear
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1_n_6\,
      Q => clk_cnt_reg(1),
      R => clear
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1_n_7\,
      Q => clk_cnt_reg(20),
      R => clear
    );
\clk_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[16]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[20]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[20]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[20]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[20]_i_1_n_4\,
      O(2) => \clk_cnt_reg[20]_i_1_n_5\,
      O(1) => \clk_cnt_reg[20]_i_1_n_6\,
      O(0) => \clk_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(23 downto 20)
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1_n_6\,
      Q => clk_cnt_reg(21),
      R => clear
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1_n_5\,
      Q => clk_cnt_reg(22),
      R => clear
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1_n_4\,
      Q => clk_cnt_reg(23),
      R => clear
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1_n_7\,
      Q => clk_cnt_reg(24),
      R => clear
    );
\clk_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[20]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[24]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[24]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[24]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[24]_i_1_n_4\,
      O(2) => \clk_cnt_reg[24]_i_1_n_5\,
      O(1) => \clk_cnt_reg[24]_i_1_n_6\,
      O(0) => \clk_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(27 downto 24)
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1_n_6\,
      Q => clk_cnt_reg(25),
      R => clear
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1_n_5\,
      Q => clk_cnt_reg(26),
      R => clear
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1_n_4\,
      Q => clk_cnt_reg(27),
      R => clear
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1_n_7\,
      Q => clk_cnt_reg(28),
      R => clear
    );
\clk_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_clk_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[28]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[28]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[28]_i_1_n_4\,
      O(2) => \clk_cnt_reg[28]_i_1_n_5\,
      O(1) => \clk_cnt_reg[28]_i_1_n_6\,
      O(0) => \clk_cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(31 downto 28)
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1_n_6\,
      Q => clk_cnt_reg(29),
      R => clear
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1_n_5\,
      Q => clk_cnt_reg(2),
      R => clear
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1_n_5\,
      Q => clk_cnt_reg(30),
      R => clear
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1_n_4\,
      Q => clk_cnt_reg(31),
      R => clear
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1_n_4\,
      Q => clk_cnt_reg(3),
      R => clear
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1_n_7\,
      Q => clk_cnt_reg(4),
      R => clear
    );
\clk_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[0]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[4]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[4]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[4]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[4]_i_1_n_4\,
      O(2) => \clk_cnt_reg[4]_i_1_n_5\,
      O(1) => \clk_cnt_reg[4]_i_1_n_6\,
      O(0) => \clk_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(7 downto 4)
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1_n_6\,
      Q => clk_cnt_reg(5),
      R => clear
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1_n_5\,
      Q => clk_cnt_reg(6),
      R => clear
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1_n_4\,
      Q => clk_cnt_reg(7),
      R => clear
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1_n_7\,
      Q => clk_cnt_reg(8),
      R => clear
    );
\clk_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[4]_i_1_n_0\,
      CO(3) => \clk_cnt_reg[8]_i_1_n_0\,
      CO(2) => \clk_cnt_reg[8]_i_1_n_1\,
      CO(1) => \clk_cnt_reg[8]_i_1_n_2\,
      CO(0) => \clk_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[8]_i_1_n_4\,
      O(2) => \clk_cnt_reg[8]_i_1_n_5\,
      O(1) => \clk_cnt_reg[8]_i_1_n_6\,
      O(0) => \clk_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => clk_cnt_reg(11 downto 8)
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1_n_6\,
      Q => clk_cnt_reg(9),
      R => clear
    );
event_num_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_reset(4),
      I1 => cfg_event_sel(2),
      I2 => event_num_reset_i_2_n_0,
      O => event_num_reset_i_1_n_0
    );
event_num_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_reset(3),
      I1 => event_ip_reset(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_reset(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_reset(0),
      O => event_num_reset_i_2_n_0
    );
event_num_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_num_reset_i_1_n_0,
      Q => event_num_reset_reg_n_0,
      R => clear
    );
event_num_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_start(4),
      I1 => cfg_event_sel(2),
      I2 => event_num_start_i_2_n_0,
      O => event_num_start_i_1_n_0
    );
event_num_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_start(3),
      I1 => event_ip_start(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_start(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_start(0),
      O => event_num_start_i_2_n_0
    );
event_num_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_num_start_i_1_n_0,
      Q => event_num_start,
      R => clear
    );
event_num_stop_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_stop(4),
      I1 => cfg_event_sel(2),
      I2 => event_num_stop_i_2_n_0,
      O => event_num_stop_i_1_n_0
    );
event_num_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_stop(3),
      I1 => event_ip_stop(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_stop(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_stop(0),
      O => event_num_stop_i_2_n_0
    );
event_num_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_num_stop_i_1_n_0,
      Q => event_num_stop,
      R => clear
    );
event_num_trig_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_trig(4),
      I1 => cfg_event_sel(2),
      I2 => event_num_trig_i_2_n_0,
      O => event_num_trig_i_1_n_0
    );
event_num_trig_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_trig(3),
      I1 => event_ip_trig(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_trig(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_trig(0),
      O => event_num_trig_i_2_n_0
    );
event_num_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_num_trig_i_1_n_0,
      Q => event_num_trig,
      R => clear
    );
event_op_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => D(0),
      I1 => i_dfilt_n_4,
      I2 => bram_addr_a(3),
      I3 => \event_op_reset_i_4__0_n_0\,
      I4 => \^event_op_reset_i_5__0\,
      I5 => \^s_axi_reg_araddr[7]_0\,
      O => event_op_reset_i_2_n_0
    );
\event_op_reset_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(5),
      O => \event_op_reset_i_4__0_n_0\
    );
\event_op_reset_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(6),
      O => \^s_axi_reg_araddr[7]_0\
    );
event_op_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_op_reset_i_2_n_0,
      Q => osc1_event_op(3),
      R => clear
    );
event_op_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => D(1),
      I1 => i_dfilt_n_4,
      I2 => bram_addr_a(3),
      I3 => \event_op_reset_i_4__0_n_0\,
      I4 => \^event_op_reset_i_5__0\,
      I5 => \^s_axi_reg_araddr[7]_0\,
      O => event_op_start_i_1_n_0
    );
event_op_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_op_start_i_1_n_0,
      Q => osc1_event_op(2),
      R => clear
    );
event_op_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => D(2),
      I1 => i_dfilt_n_4,
      I2 => bram_addr_a(3),
      I3 => \event_op_reset_i_4__0_n_0\,
      I4 => \^event_op_reset_i_5__0\,
      I5 => \^s_axi_reg_araddr[7]_0\,
      O => event_op_stop_i_1_n_0
    );
event_op_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_op_stop_i_1_n_0,
      Q => osc1_event_op(1),
      R => clear
    );
event_op_trig_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => D(3),
      I1 => i_dfilt_n_4,
      I2 => bram_addr_a(3),
      I3 => \event_op_reset_i_4__0_n_0\,
      I4 => \^event_op_reset_i_5__0\,
      I5 => \^s_axi_reg_araddr[7]_0\,
      O => event_op_trig_i_1_n_0
    );
event_op_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => event_op_trig_i_1_n_0,
      Q => osc1_event_op(0),
      R => clear
    );
i_dfilt: entity work.system_rp_oscilloscope_0_osc_filter_17
     port map (
      D(24 downto 0) => D(24 downto 0),
      E(0) => cfg_filt_coeff_pp0,
      \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\,
      Q(13 downto 0) => Q(13 downto 0),
      U_reg_ctrl_i_33 => U_dma_s2mm_n_120,
      \adc_data_ch1_signed_reg[15]\(15 downto 0) => filt_tdata(15 downto 0),
      bb_mult_0 => bb_mult,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bypass_reg_reg_0 => \^cfg_filt_bypass\,
      \cfg_dec_rshift[3]_i_2\ => \cfg_dec_rshift[3]_i_2_0\,
      clear => clear,
      \event_op_reset_i_5__0_0\ => \^event_op_reset_i_5__0\,
      kk_mult_0(24 downto 0) => p_2_in(24 downto 0),
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      osc1_reg_wr_we => osc1_reg_wr_we,
      \s_axi_reg_araddr[2]\ => i_dfilt_n_4,
      \s_axi_reg_araddr[2]_0\ => \^s_axi_reg_araddr[2]_0\,
      \s_axi_reg_araddr[4]\ => \s_axi_reg_araddr[4]_0\,
      \s_axi_reg_araddr[4]_0\ => \s_axi_reg_araddr[4]_1\,
      \s_axi_reg_araddr[5]\(0) => i_dfilt_n_1,
      \s_axi_reg_araddr[6]\(0) => cfg_filt_coeff_bb0
    );
\intr_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => intr_cnt_reg(0),
      O => \intr_cnt[0]_i_3_n_0\
    );
\intr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2_n_7\,
      Q => intr_cnt_reg(0),
      R => clear
    );
\intr_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \intr_cnt_reg[0]_i_2_n_0\,
      CO(2) => \intr_cnt_reg[0]_i_2_n_1\,
      CO(1) => \intr_cnt_reg[0]_i_2_n_2\,
      CO(0) => \intr_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \intr_cnt_reg[0]_i_2_n_4\,
      O(2) => \intr_cnt_reg[0]_i_2_n_5\,
      O(1) => \intr_cnt_reg[0]_i_2_n_6\,
      O(0) => \intr_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => intr_cnt_reg(3 downto 1),
      S(0) => \intr_cnt[0]_i_3_n_0\
    );
\intr_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1_n_5\,
      Q => intr_cnt_reg(10),
      R => clear
    );
\intr_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1_n_4\,
      Q => intr_cnt_reg(11),
      R => clear
    );
\intr_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1_n_7\,
      Q => intr_cnt_reg(12),
      R => clear
    );
\intr_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[8]_i_1_n_0\,
      CO(3) => \intr_cnt_reg[12]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[12]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[12]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[12]_i_1_n_4\,
      O(2) => \intr_cnt_reg[12]_i_1_n_5\,
      O(1) => \intr_cnt_reg[12]_i_1_n_6\,
      O(0) => \intr_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(15 downto 12)
    );
\intr_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1_n_6\,
      Q => intr_cnt_reg(13),
      R => clear
    );
\intr_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1_n_5\,
      Q => intr_cnt_reg(14),
      R => clear
    );
\intr_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1_n_4\,
      Q => intr_cnt_reg(15),
      R => clear
    );
\intr_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1_n_7\,
      Q => intr_cnt_reg(16),
      R => clear
    );
\intr_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[12]_i_1_n_0\,
      CO(3) => \intr_cnt_reg[16]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[16]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[16]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[16]_i_1_n_4\,
      O(2) => \intr_cnt_reg[16]_i_1_n_5\,
      O(1) => \intr_cnt_reg[16]_i_1_n_6\,
      O(0) => \intr_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(19 downto 16)
    );
\intr_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1_n_6\,
      Q => intr_cnt_reg(17),
      R => clear
    );
\intr_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1_n_5\,
      Q => intr_cnt_reg(18),
      R => clear
    );
\intr_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1_n_4\,
      Q => intr_cnt_reg(19),
      R => clear
    );
\intr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2_n_6\,
      Q => intr_cnt_reg(1),
      R => clear
    );
\intr_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1_n_7\,
      Q => intr_cnt_reg(20),
      R => clear
    );
\intr_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[16]_i_1_n_0\,
      CO(3) => \intr_cnt_reg[20]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[20]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[20]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[20]_i_1_n_4\,
      O(2) => \intr_cnt_reg[20]_i_1_n_5\,
      O(1) => \intr_cnt_reg[20]_i_1_n_6\,
      O(0) => \intr_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(23 downto 20)
    );
\intr_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1_n_6\,
      Q => intr_cnt_reg(21),
      R => clear
    );
\intr_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1_n_5\,
      Q => intr_cnt_reg(22),
      R => clear
    );
\intr_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1_n_4\,
      Q => intr_cnt_reg(23),
      R => clear
    );
\intr_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1_n_7\,
      Q => intr_cnt_reg(24),
      R => clear
    );
\intr_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[20]_i_1_n_0\,
      CO(3) => \intr_cnt_reg[24]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[24]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[24]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[24]_i_1_n_4\,
      O(2) => \intr_cnt_reg[24]_i_1_n_5\,
      O(1) => \intr_cnt_reg[24]_i_1_n_6\,
      O(0) => \intr_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(27 downto 24)
    );
\intr_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1_n_6\,
      Q => intr_cnt_reg(25),
      R => clear
    );
\intr_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1_n_5\,
      Q => intr_cnt_reg(26),
      R => clear
    );
\intr_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1_n_4\,
      Q => intr_cnt_reg(27),
      R => clear
    );
\intr_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1_n_7\,
      Q => intr_cnt_reg(28),
      R => clear
    );
\intr_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_intr_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \intr_cnt_reg[28]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[28]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[28]_i_1_n_4\,
      O(2) => \intr_cnt_reg[28]_i_1_n_5\,
      O(1) => \intr_cnt_reg[28]_i_1_n_6\,
      O(0) => \intr_cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(31 downto 28)
    );
\intr_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1_n_6\,
      Q => intr_cnt_reg(29),
      R => clear
    );
\intr_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2_n_5\,
      Q => intr_cnt_reg(2),
      R => clear
    );
\intr_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1_n_5\,
      Q => intr_cnt_reg(30),
      R => clear
    );
\intr_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1_n_4\,
      Q => intr_cnt_reg(31),
      R => clear
    );
\intr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2_n_4\,
      Q => intr_cnt_reg(3),
      R => clear
    );
\intr_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1_n_7\,
      Q => intr_cnt_reg(4),
      R => clear
    );
\intr_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[0]_i_2_n_0\,
      CO(3) => \intr_cnt_reg[4]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[4]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[4]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[4]_i_1_n_4\,
      O(2) => \intr_cnt_reg[4]_i_1_n_5\,
      O(1) => \intr_cnt_reg[4]_i_1_n_6\,
      O(0) => \intr_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(7 downto 4)
    );
\intr_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1_n_6\,
      Q => intr_cnt_reg(5),
      R => clear
    );
\intr_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1_n_5\,
      Q => intr_cnt_reg(6),
      R => clear
    );
\intr_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1_n_4\,
      Q => intr_cnt_reg(7),
      R => clear
    );
\intr_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1_n_7\,
      Q => intr_cnt_reg(8),
      R => clear
    );
\intr_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[4]_i_1_n_0\,
      CO(3) => \intr_cnt_reg[8]_i_1_n_0\,
      CO(2) => \intr_cnt_reg[8]_i_1_n_1\,
      CO(1) => \intr_cnt_reg[8]_i_1_n_2\,
      CO(0) => \intr_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[8]_i_1_n_4\,
      O(2) => \intr_cnt_reg[8]_i_1_n_5\,
      O(1) => \intr_cnt_reg[8]_i_1_n_6\,
      O(0) => \intr_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => intr_cnt_reg(11 downto 8)
    );
\intr_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1_n_6\,
      Q => intr_cnt_reg(9),
      R => clear
    );
intr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => osc1_dma_intr,
      Q => intr_reg,
      R => '0'
    );
\ramp_sig[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ramp_sig_reg(0),
      O => \ramp_sig[0]_i_2_n_0\
    );
\ramp_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1_n_7\,
      Q => ramp_sig_reg(0),
      R => clear
    );
\ramp_sig_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ramp_sig_reg[0]_i_1_n_0\,
      CO(2) => \ramp_sig_reg[0]_i_1_n_1\,
      CO(1) => \ramp_sig_reg[0]_i_1_n_2\,
      CO(0) => \ramp_sig_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \ramp_sig_reg[0]_i_1_n_4\,
      O(2) => \ramp_sig_reg[0]_i_1_n_5\,
      O(1) => \ramp_sig_reg[0]_i_1_n_6\,
      O(0) => \ramp_sig_reg[0]_i_1_n_7\,
      S(3 downto 1) => ramp_sig_reg(3 downto 1),
      S(0) => \ramp_sig[0]_i_2_n_0\
    );
\ramp_sig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1_n_5\,
      Q => ramp_sig_reg(10),
      R => clear
    );
\ramp_sig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1_n_4\,
      Q => ramp_sig_reg(11),
      R => clear
    );
\ramp_sig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1_n_7\,
      Q => ramp_sig_reg(12),
      R => clear
    );
\ramp_sig_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[8]_i_1_n_0\,
      CO(3) => \NLW_ramp_sig_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ramp_sig_reg[12]_i_1_n_1\,
      CO(1) => \ramp_sig_reg[12]_i_1_n_2\,
      CO(0) => \ramp_sig_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[12]_i_1_n_4\,
      O(2) => \ramp_sig_reg[12]_i_1_n_5\,
      O(1) => \ramp_sig_reg[12]_i_1_n_6\,
      O(0) => \ramp_sig_reg[12]_i_1_n_7\,
      S(3 downto 0) => ramp_sig_reg(15 downto 12)
    );
\ramp_sig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1_n_6\,
      Q => ramp_sig_reg(13),
      R => clear
    );
\ramp_sig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1_n_5\,
      Q => ramp_sig_reg(14),
      R => clear
    );
\ramp_sig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1_n_4\,
      Q => ramp_sig_reg(15),
      R => clear
    );
\ramp_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1_n_6\,
      Q => ramp_sig_reg(1),
      R => clear
    );
\ramp_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1_n_5\,
      Q => ramp_sig_reg(2),
      R => clear
    );
\ramp_sig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1_n_4\,
      Q => ramp_sig_reg(3),
      R => clear
    );
\ramp_sig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1_n_7\,
      Q => ramp_sig_reg(4),
      R => clear
    );
\ramp_sig_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[0]_i_1_n_0\,
      CO(3) => \ramp_sig_reg[4]_i_1_n_0\,
      CO(2) => \ramp_sig_reg[4]_i_1_n_1\,
      CO(1) => \ramp_sig_reg[4]_i_1_n_2\,
      CO(0) => \ramp_sig_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[4]_i_1_n_4\,
      O(2) => \ramp_sig_reg[4]_i_1_n_5\,
      O(1) => \ramp_sig_reg[4]_i_1_n_6\,
      O(0) => \ramp_sig_reg[4]_i_1_n_7\,
      S(3 downto 0) => ramp_sig_reg(7 downto 4)
    );
\ramp_sig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1_n_6\,
      Q => ramp_sig_reg(5),
      R => clear
    );
\ramp_sig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1_n_5\,
      Q => ramp_sig_reg(6),
      R => clear
    );
\ramp_sig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1_n_4\,
      Q => ramp_sig_reg(7),
      R => clear
    );
\ramp_sig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1_n_7\,
      Q => ramp_sig_reg(8),
      R => clear
    );
\ramp_sig_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[4]_i_1_n_0\,
      CO(3) => \ramp_sig_reg[8]_i_1_n_0\,
      CO(2) => \ramp_sig_reg[8]_i_1_n_1\,
      CO(1) => \ramp_sig_reg[8]_i_1_n_2\,
      CO(0) => \ramp_sig_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[8]_i_1_n_4\,
      O(2) => \ramp_sig_reg[8]_i_1_n_5\,
      O(1) => \ramp_sig_reg[8]_i_1_n_6\,
      O(0) => \ramp_sig_reg[8]_i_1_n_7\,
      S(3 downto 0) => ramp_sig_reg(11 downto 8)
    );
\ramp_sig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1_n_6\,
      Q => ramp_sig_reg(9),
      R => clear
    );
\reg_rd_data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530053F0530F53FF"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_2_in(0),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => \reg_rd_data[2]_i_4_n_0\,
      I4 => p_1_in(0),
      I5 => intr_cnt_reg(0),
      O => \reg_rd_data[0]_i_11_n_0\
    );
\reg_rd_data[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trig_cnt_reg(0),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => clk_cnt_reg(0),
      O => \reg_rd_data[0]_i_4_n_0\
    );
\reg_rd_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dec_rshift(0),
      I1 => \^cfg_avg_en\,
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => \^loopback_sel\(0),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \^cfg_8bit_dat\,
      O => \reg_rd_data[0]_i_7_n_0\
    );
\reg_rd_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_trig_low_level(0),
      I1 => cfg_trig_high_level(0),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => \^cfg_trig_edge\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => cfg_dec_factor(0),
      O => \reg_rd_data[0]_i_8_n_0\
    );
\reg_rd_data[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(7),
      I1 => missed_samps_ch1(8),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(7),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(8),
      O => \reg_rd_data[10]_i_10_n_0\
    );
\reg_rd_data[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(10),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(10),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(10),
      O => \reg_rd_data[10]_i_12_n_0\
    );
\reg_rd_data[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(10),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(10),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[10]_i_2_n_0\
    );
\reg_rd_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[10]_i_9_n_0\,
      I1 => cfg_dec_factor(10),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[10]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[10]_i_5_n_0\
    );
\reg_rd_data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(10),
      I1 => p_2_in(10),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(10),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(10),
      O => \reg_rd_data[10]_i_7_n_0\
    );
\reg_rd_data[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(10),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(10),
      O => \reg_rd_data[10]_i_9_n_0\
    );
\reg_rd_data[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(11),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(11),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(11),
      O => \reg_rd_data[11]_i_11_n_0\
    );
\reg_rd_data[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(11),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(11),
      O => \reg_rd_data[11]_i_12_n_0\
    );
\reg_rd_data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(8),
      I1 => missed_samps_ch1(9),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(8),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(9),
      O => \reg_rd_data[11]_i_13_n_0\
    );
\reg_rd_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(11),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(11),
      I4 => \reg_rd_data[11]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[11]_i_4_n_0\
    );
\reg_rd_data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[11]_i_12_n_0\,
      I1 => cfg_dec_factor(11),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[11]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[11]_i_7_n_0\
    );
\reg_rd_data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(11),
      I1 => p_2_in(11),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(11),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(11),
      O => \reg_rd_data[11]_i_9_n_0\
    );
\reg_rd_data[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(12),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(12),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(12),
      O => \reg_rd_data[12]_i_11_n_0\
    );
\reg_rd_data[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(12),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(12),
      O => \reg_rd_data[12]_i_12_n_0\
    );
\reg_rd_data[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(9),
      I1 => missed_samps_ch1(10),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(9),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(10),
      O => \reg_rd_data[12]_i_13_n_0\
    );
\reg_rd_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(12),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(12),
      I4 => \reg_rd_data[12]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[12]_i_4_n_0\
    );
\reg_rd_data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[12]_i_12_n_0\,
      I1 => cfg_dec_factor(12),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[12]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[12]_i_7_n_0\
    );
\reg_rd_data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(12),
      I1 => p_2_in(12),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(12),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(12),
      O => \reg_rd_data[12]_i_9_n_0\
    );
\reg_rd_data[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(13),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(13),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(13),
      O => \reg_rd_data[13]_i_11_n_0\
    );
\reg_rd_data[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(13),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(13),
      O => \reg_rd_data[13]_i_12_n_0\
    );
\reg_rd_data[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(10),
      I1 => missed_samps_ch1(11),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(10),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(11),
      O => \reg_rd_data[13]_i_13_n_0\
    );
\reg_rd_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(13),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(13),
      I4 => \reg_rd_data[13]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[13]_i_4_n_0\
    );
\reg_rd_data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[13]_i_12_n_0\,
      I1 => cfg_dec_factor(13),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[13]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[13]_i_7_n_0\
    );
\reg_rd_data[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(13),
      I1 => p_2_in(13),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(13),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(13),
      O => \reg_rd_data[13]_i_9_n_0\
    );
\reg_rd_data[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(14),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(14),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(14),
      O => \reg_rd_data[14]_i_11_n_0\
    );
\reg_rd_data[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(14),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(14),
      O => \reg_rd_data[14]_i_12_n_0\
    );
\reg_rd_data[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(11),
      I1 => missed_samps_ch1(12),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(11),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(12),
      O => \reg_rd_data[14]_i_13_n_0\
    );
\reg_rd_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(14),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(14),
      I4 => \reg_rd_data[14]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[14]_i_4_n_0\
    );
\reg_rd_data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[14]_i_12_n_0\,
      I1 => cfg_dec_factor(14),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[14]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[14]_i_7_n_0\
    );
\reg_rd_data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(14),
      I1 => p_2_in(14),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(14),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(14),
      O => \reg_rd_data[14]_i_9_n_0\
    );
\reg_rd_data[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(15),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(15),
      O => \reg_rd_data[15]_i_10_n_0\
    );
\reg_rd_data[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(12),
      I1 => missed_samps_ch1(13),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(12),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(13),
      O => \reg_rd_data[15]_i_11_n_0\
    );
\reg_rd_data[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(15),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(15),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(15),
      O => \reg_rd_data[15]_i_13_n_0\
    );
\reg_rd_data[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_rd_data[17]_i_4_n_0\,
      I1 => \reg_rd_data[17]_i_3_n_0\,
      O => \reg_rd_data[15]_i_2__0_n_0\
    );
\reg_rd_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[15]_i_10_n_0\,
      I1 => cfg_dec_factor(15),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[15]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[15]_i_5_n_0\
    );
\reg_rd_data[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(15),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(15),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[15]_i_6_n_0\
    );
\reg_rd_data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(15),
      I1 => p_2_in(15),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(15),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(15),
      O => \reg_rd_data[15]_i_8_n_0\
    );
\reg_rd_data[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(13),
      I1 => missed_samps_ch1(14),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(13),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(14),
      O => \reg_rd_data[16]_i_10_n_0\
    );
\reg_rd_data[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(16),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(16),
      I4 => \reg_rd_data[16]_i_8_n_0\,
      O => \reg_rd_data[16]_i_4_n_0\
    );
\reg_rd_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(16),
      I1 => p_2_in(16),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(16),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(16),
      O => \reg_rd_data[16]_i_6_n_0\
    );
\reg_rd_data[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dec_factor(16),
      I3 => \reg_rd_data[31]_i_2_n_0\,
      I4 => \reg_rd_data[17]_i_4_n_0\,
      O => \reg_rd_data[16]_i_8_n_0\
    );
\reg_rd_data[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(16),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(16),
      O => \reg_rd_data[16]_i_9_n_0\
    );
\reg_rd_data[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(17),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(17),
      O => \reg_rd_data[17]_i_11_n_0\
    );
\reg_rd_data[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(14),
      I1 => missed_samps_ch1(15),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(14),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(15),
      O => \reg_rd_data[17]_i_12_n_0\
    );
\reg_rd_data[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \reg_rd_data[17]_i_7_n_0\,
      O => \reg_rd_data[17]_i_3_n_0\
    );
\reg_rd_data[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_n_0\,
      I1 => \reg_rd_data[17]_i_7_n_0\,
      I2 => \reg_rd_data[31]_i_6_n_0\,
      I3 => bram_addr_a(0),
      I4 => bram_addr_a(1),
      O => \reg_rd_data[17]_i_4_n_0\
    );
\reg_rd_data[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(17),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(17),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[17]_i_6_n_0\
    );
\reg_rd_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEA903D2FFD7FD55"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(3),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(5),
      I5 => bram_addr_a(6),
      O => \reg_rd_data[17]_i_7_n_0\
    );
\reg_rd_data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => p_3_in(17),
      I1 => p_2_in(17),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(17),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(17),
      O => \reg_rd_data[17]_i_9_n_0\
    );
\reg_rd_data[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(18),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(18),
      O => \reg_rd_data[18]_i_6_n_0\
    );
\reg_rd_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(18),
      I1 => p_2_in(18),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(18),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(18),
      O => \reg_rd_data[18]_i_7_n_0\
    );
\reg_rd_data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(15),
      I1 => missed_samps_ch1(16),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(15),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(16),
      O => \reg_rd_data[18]_i_8_n_0\
    );
\reg_rd_data[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(19),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(19),
      O => \reg_rd_data[19]_i_6_n_0\
    );
\reg_rd_data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(19),
      I1 => p_2_in(19),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(19),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(19),
      O => \reg_rd_data[19]_i_7_n_0\
    );
\reg_rd_data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(16),
      I1 => missed_samps_ch1(17),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(16),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(17),
      O => \reg_rd_data[19]_i_8_n_0\
    );
\reg_rd_data[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100013FFFFFFFF"
    )
        port map (
      I0 => cfg_event_sel(1),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => \reg_rd_data[17]_i_3_n_0\,
      I4 => cfg_trig_mask(1),
      I5 => \reg_rd_data[17]_i_4_n_0\,
      O => \reg_rd_data[1]_i_11__0_n_0\
    );
\reg_rd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \reg_rd_data[1]_i_6_n_0\,
      I1 => \reg_rd_data[17]_i_4_n_0\,
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_dec_rshift(1),
      I4 => \reg_rd_data[2]_i_4_n_0\,
      I5 => \^loopback_sel\(1),
      O => \reg_rd_data[1]_i_2_n_0\
    );
\reg_rd_data[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(1),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(1),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[1]_i_5__0_n_0\
    );
\reg_rd_data[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => cfg_trig_low_level(1),
      I1 => cfg_trig_high_level(1),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => cfg_dec_factor(1),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      O => \reg_rd_data[1]_i_6_n_0\
    );
\reg_rd_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_2_in(1),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(1),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(1),
      O => \reg_rd_data[1]_i_8_n_0\
    );
\reg_rd_data[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(20),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(20),
      O => \reg_rd_data[20]_i_6_n_0\
    );
\reg_rd_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(20),
      I1 => p_2_in(20),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(20),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(20),
      O => \reg_rd_data[20]_i_7_n_0\
    );
\reg_rd_data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(17),
      I1 => missed_samps_ch1(18),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(17),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(18),
      O => \reg_rd_data[20]_i_8_n_0\
    );
\reg_rd_data[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(21),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(21),
      O => \reg_rd_data[21]_i_6_n_0\
    );
\reg_rd_data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(21),
      I1 => p_2_in(21),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(21),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(21),
      O => \reg_rd_data[21]_i_7_n_0\
    );
\reg_rd_data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(18),
      I1 => missed_samps_ch1(19),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(18),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(19),
      O => \reg_rd_data[21]_i_8_n_0\
    );
\reg_rd_data[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(22),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(22),
      O => \reg_rd_data[22]_i_6_n_0\
    );
\reg_rd_data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(22),
      I1 => p_2_in(22),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(22),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(22),
      O => \reg_rd_data[22]_i_7_n_0\
    );
\reg_rd_data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(19),
      I1 => missed_samps_ch1(20),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(19),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(20),
      O => \reg_rd_data[22]_i_8_n_0\
    );
\reg_rd_data[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(23),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(23),
      O => \reg_rd_data[23]_i_6_n_0\
    );
\reg_rd_data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(23),
      I1 => p_2_in(23),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(23),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(23),
      O => \reg_rd_data[23]_i_7_n_0\
    );
\reg_rd_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(20),
      I1 => missed_samps_ch1(21),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(20),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(21),
      O => \reg_rd_data[23]_i_8_n_0\
    );
\reg_rd_data[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(24),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(24),
      O => \reg_rd_data[24]_i_6_n_0\
    );
\reg_rd_data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(24),
      I1 => p_2_in(24),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(24),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(24),
      O => \reg_rd_data[24]_i_7_n_0\
    );
\reg_rd_data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(21),
      I1 => missed_samps_ch1(22),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(21),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(22),
      O => \reg_rd_data[24]_i_8_n_0\
    );
\reg_rd_data[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(25),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(25),
      O => \reg_rd_data[25]_i_6_n_0\
    );
\reg_rd_data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(22),
      I1 => missed_samps_ch1(23),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(22),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(23),
      O => \reg_rd_data[25]_i_7_n_0\
    );
\reg_rd_data[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(26),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(26),
      O => \reg_rd_data[26]_i_6_n_0\
    );
\reg_rd_data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(23),
      I1 => missed_samps_ch1(24),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(23),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(24),
      O => \reg_rd_data[26]_i_7_n_0\
    );
\reg_rd_data[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(27),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(27),
      O => \reg_rd_data[27]_i_6_n_0\
    );
\reg_rd_data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(24),
      I1 => missed_samps_ch1(25),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(24),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(25),
      O => \reg_rd_data[27]_i_7_n_0\
    );
\reg_rd_data[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(28),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(28),
      O => \reg_rd_data[28]_i_6_n_0\
    );
\reg_rd_data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(25),
      I1 => missed_samps_ch1(26),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(25),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(26),
      O => \reg_rd_data[28]_i_7_n_0\
    );
\reg_rd_data[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(29),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(29),
      O => \reg_rd_data[29]_i_6_n_0\
    );
\reg_rd_data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(26),
      I1 => missed_samps_ch1(27),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(26),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(27),
      O => \reg_rd_data[29]_i_7_n_0\
    );
\reg_rd_data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF888F8FF"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(4),
      O => \reg_rd_data[2]_i_11_n_0\
    );
\reg_rd_data[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9E08965C"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(5),
      O => \reg_rd_data[2]_i_12_n_0\
    );
\reg_rd_data[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FDD7F5F5F7FFF"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(2),
      O => \reg_rd_data[2]_i_13_n_0\
    );
\reg_rd_data[2]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004110400044400"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(6),
      I5 => bram_addr_a(2),
      O => \reg_rd_data[2]_i_14__0_n_0\
    );
\reg_rd_data[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_2_in(2),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(2),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(2),
      O => \reg_rd_data[2]_i_17_n_0\
    );
\reg_rd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \reg_rd_data[2]_i_7_n_0\,
      I1 => \reg_rd_data[17]_i_4_n_0\,
      I2 => \^loopback_sel\(2),
      I3 => \reg_rd_data[2]_i_4_n_0\,
      I4 => cfg_dec_rshift(2),
      I5 => \reg_rd_data[31]_i_11_n_0\,
      O => \reg_rd_data[2]_i_2_n_0\
    );
\reg_rd_data[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FF57"
    )
        port map (
      I0 => cfg_event_sel(2),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => \reg_rd_data[17]_i_3_n_0\,
      I4 => cfg_trig_mask(2),
      O => \reg_rd_data[2]_i_20_n_0\
    );
\reg_rd_data[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => missed_samps_ch1(0),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => \^cfg_8bit_dat\,
      I3 => missed_samps_ch2(0),
      O => \reg_rd_data[2]_i_22_n_0\
    );
\reg_rd_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001550000"
    )
        port map (
      I0 => \^event_op_reset_i_5__0\,
      I1 => bram_addr_a(7),
      I2 => \reg_rd_data_reg[2]_0\,
      I3 => \cfg_calib_offset_reg[0]_0\,
      I4 => \reg_rd_data[2]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_12_n_0\,
      O => \reg_rd_data[2]_i_4_n_0\
    );
\reg_rd_data[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \reg_rd_data[2]_i_13_n_0\,
      I1 => \reg_rd_data[2]_i_14__0_n_0\,
      I2 => bram_addr_a(0),
      I3 => bram_addr_a(1),
      O => \reg_rd_data[2]_i_5_n_0\
    );
\reg_rd_data[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trig_cnt_reg(2),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => clk_cnt_reg(2),
      O => \reg_rd_data[2]_i_6_n_0\
    );
\reg_rd_data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => cfg_trig_low_level(2),
      I1 => cfg_trig_high_level(2),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dec_factor(2),
      O => \reg_rd_data[2]_i_7_n_0\
    );
\reg_rd_data[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(30),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(30),
      O => \reg_rd_data[30]_i_6_n_0\
    );
\reg_rd_data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(27),
      I1 => missed_samps_ch1(28),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(27),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(28),
      O => \reg_rd_data[30]_i_7_n_0\
    );
\reg_rd_data[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \reg_rd_data[31]_i_15_n_0\,
      O => \reg_rd_data[31]_i_11_n_0\
    );
\reg_rd_data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDBDBDB5F999B11"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(4),
      O => \reg_rd_data[31]_i_12_n_0\
    );
\reg_rd_data[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(31),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(31),
      O => \reg_rd_data[31]_i_13_n_0\
    );
\reg_rd_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(28),
      I1 => missed_samps_ch1(29),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(28),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(29),
      O => \reg_rd_data[31]_i_14_n_0\
    );
\reg_rd_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAA18B9EEDDF96A"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(3),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(6),
      O => \reg_rd_data[31]_i_15_n_0\
    );
\reg_rd_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[31]_i_6_n_0\,
      I1 => \reg_rd_data[31]_i_7_n_0\,
      O => \reg_rd_data[31]_i_2_n_0\
    );
\reg_rd_data[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[2]_i_4_n_0\,
      I1 => \reg_rd_data[2]_i_5_n_0\,
      O => \reg_rd_data[31]_i_4_n_0\
    );
\reg_rd_data[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \reg_rd_data[2]_i_4_n_0\,
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => \reg_rd_data[2]_i_5_n_0\,
      O => \reg_rd_data[31]_i_5_n_0\
    );
\reg_rd_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0E7035FE0CF03AF"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(5),
      I5 => bram_addr_a(3),
      O => \reg_rd_data[31]_i_6_n_0\
    );
\reg_rd_data[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[31]_i_7_n_0\
    );
\reg_rd_data[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(3),
      I1 => p_2_in(3),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(3),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(3),
      O => \reg_rd_data[3]_i_13_n_0\
    );
\reg_rd_data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(0),
      I1 => missed_samps_ch1(1),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(0),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(1),
      O => \reg_rd_data[3]_i_16_n_0\
    );
\reg_rd_data[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \reg_rd_data[3]_i_6_n_0\,
      I1 => \reg_rd_data[3]_i_7_n_0\,
      I2 => \reg_rd_data[31]_i_2_n_0\,
      I3 => \reg_rd_data[2]_i_5_n_0\,
      O => \reg_rd_data[3]_i_2_n_0\
    );
\reg_rd_data[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(3),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(3),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[3]_i_5__0_n_0\
    );
\reg_rd_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3F3B3BF0303A3A"
    )
        port map (
      I0 => cfg_dec_factor(3),
      I1 => \reg_rd_data[17]_i_4_n_0\,
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_trig_low_level(3),
      I4 => \reg_rd_data[2]_i_4_n_0\,
      I5 => cfg_trig_high_level(3),
      O => \reg_rd_data[3]_i_6_n_0\
    );
\reg_rd_data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057F7"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => \^loopback_sel\(3),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => cfg_dec_rshift(3),
      I4 => \reg_rd_data[17]_i_4_n_0\,
      O => \reg_rd_data[3]_i_7_n_0\
    );
\reg_rd_data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(4),
      I1 => p_2_in(4),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(4),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(4),
      O => \reg_rd_data[4]_i_11_n_0\
    );
\reg_rd_data[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(1),
      I1 => missed_samps_ch1(2),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(1),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(2),
      O => \reg_rd_data[4]_i_15_n_0\
    );
\reg_rd_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[4]_i_9_n_0\,
      I1 => cfg_dec_factor(4),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \^loopback_sel\(4),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[4]_i_4_n_0\
    );
\reg_rd_data[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(4),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(4),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[4]_i_5_n_0\
    );
\reg_rd_data[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(4),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(4),
      O => \reg_rd_data[4]_i_9_n_0\
    );
\reg_rd_data[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(5),
      I1 => p_2_in(5),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(5),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(5),
      O => \reg_rd_data[5]_i_11_n_0\
    );
\reg_rd_data[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(5),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(5),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(5),
      O => \reg_rd_data[5]_i_13_n_0\
    );
\reg_rd_data[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(2),
      I1 => missed_samps_ch1(3),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(2),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(3),
      O => \reg_rd_data[5]_i_15_n_0\
    );
\reg_rd_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[5]_i_9_n_0\,
      I1 => cfg_dec_factor(5),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \^loopback_sel\(5),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[5]_i_4_n_0\
    );
\reg_rd_data[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(5),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(5),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[5]_i_5_n_0\
    );
\reg_rd_data[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(5),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(5),
      O => \reg_rd_data[5]_i_9_n_0\
    );
\reg_rd_data[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(6),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(6),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(6),
      O => \reg_rd_data[6]_i_11_n_0\
    );
\reg_rd_data[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(6),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(6),
      O => \reg_rd_data[6]_i_12_n_0\
    );
\reg_rd_data[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(3),
      I1 => missed_samps_ch1(4),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(3),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(4),
      O => \reg_rd_data[6]_i_13_n_0\
    );
\reg_rd_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(6),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(6),
      I4 => \reg_rd_data[6]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[6]_i_4_n_0\
    );
\reg_rd_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[6]_i_12_n_0\,
      I1 => cfg_dec_factor(6),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \^loopback_sel\(6),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[6]_i_7_n_0\
    );
\reg_rd_data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(6),
      I1 => p_2_in(6),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(6),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(6),
      O => \reg_rd_data[6]_i_9_n_0\
    );
\reg_rd_data[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(7),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(7),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(7),
      O => \reg_rd_data[7]_i_11_n_0\
    );
\reg_rd_data[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(7),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(7),
      O => \reg_rd_data[7]_i_12_n_0\
    );
\reg_rd_data[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(4),
      I1 => missed_samps_ch1(5),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(4),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(5),
      O => \reg_rd_data[7]_i_13_n_0\
    );
\reg_rd_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(7),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(7),
      I4 => \reg_rd_data[7]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[7]_i_4_n_0\
    );
\reg_rd_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[7]_i_12_n_0\,
      I1 => cfg_dec_factor(7),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \^loopback_sel\(7),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[7]_i_7_n_0\
    );
\reg_rd_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(7),
      I1 => p_2_in(7),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(7),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(7),
      O => \reg_rd_data[7]_i_9_n_0\
    );
\reg_rd_data[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(5),
      I1 => missed_samps_ch1(6),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(5),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(6),
      O => \reg_rd_data[8]_i_10_n_0\
    );
\reg_rd_data[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(8),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(8),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(8),
      O => \reg_rd_data[8]_i_12_n_0\
    );
\reg_rd_data[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(8),
      I1 => \reg_rd_data[31]_i_5_n_0\,
      I2 => trig_cnt_reg(8),
      I3 => \reg_rd_data[31]_i_4_n_0\,
      O => \reg_rd_data[8]_i_2_n_0\
    );
\reg_rd_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[8]_i_9_n_0\,
      I1 => cfg_dec_factor(8),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[8]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[8]_i_5_n_0\
    );
\reg_rd_data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(8),
      I1 => p_2_in(8),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(8),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(8),
      O => \reg_rd_data[8]_i_7_n_0\
    );
\reg_rd_data[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(8),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(8),
      O => \reg_rd_data[8]_i_9_n_0\
    );
\reg_rd_data[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(9),
      I1 => \reg_rd_data[2]_i_4_n_0\,
      I2 => cfg_dma_dst_addr2(9),
      I3 => \reg_rd_data[31]_i_11_n_0\,
      I4 => cfg_dma_buf_size(9),
      O => \reg_rd_data[9]_i_11_n_0\
    );
\reg_rd_data[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(9),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_trig_high_level(9),
      O => \reg_rd_data[9]_i_12_n_0\
    );
\reg_rd_data[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(6),
      I1 => missed_samps_ch1(7),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => missed_samps_ch2(6),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(7),
      O => \reg_rd_data[9]_i_13_n_0\
    );
\reg_rd_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4_n_0\,
      I1 => trig_cnt_reg(9),
      I2 => \reg_rd_data[31]_i_5_n_0\,
      I3 => clk_cnt_reg(9),
      I4 => \reg_rd_data[9]_i_7_n_0\,
      I5 => \reg_rd_data[31]_i_2_n_0\,
      O => \reg_rd_data[9]_i_4_n_0\
    );
\reg_rd_data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[9]_i_12_n_0\,
      I1 => cfg_dec_factor(9),
      I2 => \reg_rd_data[17]_i_4_n_0\,
      I3 => \cfg_loopback_reg_n_0_[9]\,
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => \reg_rd_data[2]_i_4_n_0\,
      O => \reg_rd_data[9]_i_7_n_0\
    );
\reg_rd_data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(9),
      I1 => p_2_in(9),
      I2 => \reg_rd_data[2]_i_4_n_0\,
      I3 => p_1_in(9),
      I4 => \reg_rd_data[31]_i_11_n_0\,
      I5 => intr_cnt_reg(9),
      O => \reg_rd_data[9]_i_9_n_0\
    );
\reg_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_144,
      Q => osc1_reg_rd_data(0),
      R => '0'
    );
\reg_rd_data_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[0]_i_7_n_0\,
      I1 => \reg_rd_data[0]_i_8_n_0\,
      O => \reg_rd_data_reg[0]_i_3_n_0\,
      S => \reg_rd_data[17]_i_4_n_0\
    );
\reg_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_137,
      Q => osc1_reg_rd_data(10),
      R => '0'
    );
\reg_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_44,
      Q => osc1_reg_rd_data(11),
      R => '0'
    );
\reg_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_43,
      Q => osc1_reg_rd_data(12),
      R => '0'
    );
\reg_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_42,
      Q => osc1_reg_rd_data(13),
      R => '0'
    );
\reg_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_41,
      Q => osc1_reg_rd_data(14),
      R => '0'
    );
\reg_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_40,
      Q => osc1_reg_rd_data(15),
      R => '0'
    );
\reg_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_39,
      Q => osc1_reg_rd_data(16),
      R => '0'
    );
\reg_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_38,
      Q => osc1_reg_rd_data(17),
      R => '0'
    );
\reg_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_136,
      Q => osc1_reg_rd_data(18),
      R => '0'
    );
\reg_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_135,
      Q => osc1_reg_rd_data(19),
      R => '0'
    );
\reg_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_143,
      Q => osc1_reg_rd_data(1),
      R => '0'
    );
\reg_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_134,
      Q => osc1_reg_rd_data(20),
      R => '0'
    );
\reg_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_133,
      Q => osc1_reg_rd_data(21),
      R => '0'
    );
\reg_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_132,
      Q => osc1_reg_rd_data(22),
      R => '0'
    );
\reg_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_131,
      Q => osc1_reg_rd_data(23),
      R => '0'
    );
\reg_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_130,
      Q => osc1_reg_rd_data(24),
      R => '0'
    );
\reg_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_129,
      Q => osc1_reg_rd_data(25),
      R => '0'
    );
\reg_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_128,
      Q => osc1_reg_rd_data(26),
      R => '0'
    );
\reg_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_127,
      Q => osc1_reg_rd_data(27),
      R => '0'
    );
\reg_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_126,
      Q => osc1_reg_rd_data(28),
      R => '0'
    );
\reg_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_125,
      Q => osc1_reg_rd_data(29),
      R => '0'
    );
\reg_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_142,
      Q => osc1_reg_rd_data(2),
      R => '0'
    );
\reg_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_124,
      Q => osc1_reg_rd_data(30),
      R => '0'
    );
\reg_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_123,
      Q => osc1_reg_rd_data(31),
      R => '0'
    );
\reg_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_141,
      Q => osc1_reg_rd_data(3),
      R => '0'
    );
\reg_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_140,
      Q => osc1_reg_rd_data(4),
      R => '0'
    );
\reg_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_139,
      Q => osc1_reg_rd_data(5),
      R => '0'
    );
\reg_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_47,
      Q => osc1_reg_rd_data(6),
      R => '0'
    );
\reg_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_46,
      Q => osc1_reg_rd_data(7),
      R => '0'
    );
\reg_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_dma_s2mm_n_138,
      Q => osc1_reg_rd_data(8),
      R => '0'
    );
\reg_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => '1',
      D => U_osc_acq_n_45,
      Q => osc1_reg_rd_data(9),
      R => '0'
    );
\trig_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trig_cnt_reg(0),
      O => \trig_cnt[0]_i_2_n_0\
    );
\trig_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[0]_i_1_n_7\,
      Q => trig_cnt_reg(0),
      R => clear
    );
\trig_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_cnt_reg[0]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[0]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[0]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \trig_cnt_reg[0]_i_1_n_4\,
      O(2) => \trig_cnt_reg[0]_i_1_n_5\,
      O(1) => \trig_cnt_reg[0]_i_1_n_6\,
      O(0) => \trig_cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => trig_cnt_reg(3 downto 1),
      S(0) => \trig_cnt[0]_i_2_n_0\
    );
\trig_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[8]_i_1_n_5\,
      Q => trig_cnt_reg(10),
      R => clear
    );
\trig_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[8]_i_1_n_4\,
      Q => trig_cnt_reg(11),
      R => clear
    );
\trig_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[12]_i_1_n_7\,
      Q => trig_cnt_reg(12),
      R => clear
    );
\trig_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[8]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[12]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[12]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[12]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[12]_i_1_n_4\,
      O(2) => \trig_cnt_reg[12]_i_1_n_5\,
      O(1) => \trig_cnt_reg[12]_i_1_n_6\,
      O(0) => \trig_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(15 downto 12)
    );
\trig_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[12]_i_1_n_6\,
      Q => trig_cnt_reg(13),
      R => clear
    );
\trig_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[12]_i_1_n_5\,
      Q => trig_cnt_reg(14),
      R => clear
    );
\trig_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[12]_i_1_n_4\,
      Q => trig_cnt_reg(15),
      R => clear
    );
\trig_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[16]_i_1_n_7\,
      Q => trig_cnt_reg(16),
      R => clear
    );
\trig_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[12]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[16]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[16]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[16]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[16]_i_1_n_4\,
      O(2) => \trig_cnt_reg[16]_i_1_n_5\,
      O(1) => \trig_cnt_reg[16]_i_1_n_6\,
      O(0) => \trig_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(19 downto 16)
    );
\trig_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[16]_i_1_n_6\,
      Q => trig_cnt_reg(17),
      R => clear
    );
\trig_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[16]_i_1_n_5\,
      Q => trig_cnt_reg(18),
      R => clear
    );
\trig_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[16]_i_1_n_4\,
      Q => trig_cnt_reg(19),
      R => clear
    );
\trig_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[0]_i_1_n_6\,
      Q => trig_cnt_reg(1),
      R => clear
    );
\trig_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[20]_i_1_n_7\,
      Q => trig_cnt_reg(20),
      R => clear
    );
\trig_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[16]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[20]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[20]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[20]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[20]_i_1_n_4\,
      O(2) => \trig_cnt_reg[20]_i_1_n_5\,
      O(1) => \trig_cnt_reg[20]_i_1_n_6\,
      O(0) => \trig_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(23 downto 20)
    );
\trig_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[20]_i_1_n_6\,
      Q => trig_cnt_reg(21),
      R => clear
    );
\trig_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[20]_i_1_n_5\,
      Q => trig_cnt_reg(22),
      R => clear
    );
\trig_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[20]_i_1_n_4\,
      Q => trig_cnt_reg(23),
      R => clear
    );
\trig_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[24]_i_1_n_7\,
      Q => trig_cnt_reg(24),
      R => clear
    );
\trig_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[20]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[24]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[24]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[24]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[24]_i_1_n_4\,
      O(2) => \trig_cnt_reg[24]_i_1_n_5\,
      O(1) => \trig_cnt_reg[24]_i_1_n_6\,
      O(0) => \trig_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(27 downto 24)
    );
\trig_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[24]_i_1_n_6\,
      Q => trig_cnt_reg(25),
      R => clear
    );
\trig_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[24]_i_1_n_5\,
      Q => trig_cnt_reg(26),
      R => clear
    );
\trig_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[24]_i_1_n_4\,
      Q => trig_cnt_reg(27),
      R => clear
    );
\trig_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[28]_i_1_n_7\,
      Q => trig_cnt_reg(28),
      R => clear
    );
\trig_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_trig_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trig_cnt_reg[28]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[28]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[28]_i_1_n_4\,
      O(2) => \trig_cnt_reg[28]_i_1_n_5\,
      O(1) => \trig_cnt_reg[28]_i_1_n_6\,
      O(0) => \trig_cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(31 downto 28)
    );
\trig_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[28]_i_1_n_6\,
      Q => trig_cnt_reg(29),
      R => clear
    );
\trig_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[0]_i_1_n_5\,
      Q => trig_cnt_reg(2),
      R => clear
    );
\trig_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[28]_i_1_n_5\,
      Q => trig_cnt_reg(30),
      R => clear
    );
\trig_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[28]_i_1_n_4\,
      Q => trig_cnt_reg(31),
      R => clear
    );
\trig_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[0]_i_1_n_4\,
      Q => trig_cnt_reg(3),
      R => clear
    );
\trig_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[4]_i_1_n_7\,
      Q => trig_cnt_reg(4),
      R => clear
    );
\trig_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[0]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[4]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[4]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[4]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[4]_i_1_n_4\,
      O(2) => \trig_cnt_reg[4]_i_1_n_5\,
      O(1) => \trig_cnt_reg[4]_i_1_n_6\,
      O(0) => \trig_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(7 downto 4)
    );
\trig_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[4]_i_1_n_6\,
      Q => trig_cnt_reg(5),
      R => clear
    );
\trig_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[4]_i_1_n_5\,
      Q => trig_cnt_reg(6),
      R => clear
    );
\trig_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[4]_i_1_n_4\,
      Q => trig_cnt_reg(7),
      R => clear
    );
\trig_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[8]_i_1_n_7\,
      Q => trig_cnt_reg(8),
      R => clear
    );
\trig_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[4]_i_1_n_0\,
      CO(3) => \trig_cnt_reg[8]_i_1_n_0\,
      CO(2) => \trig_cnt_reg[8]_i_1_n_1\,
      CO(1) => \trig_cnt_reg[8]_i_1_n_2\,
      CO(0) => \trig_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[8]_i_1_n_4\,
      O(2) => \trig_cnt_reg[8]_i_1_n_5\,
      O(1) => \trig_cnt_reg[8]_i_1_n_6\,
      O(0) => \trig_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => trig_cnt_reg(11 downto 8)
    );
\trig_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc1_aclk,
      CE => external_trig_val_1,
      D => \trig_cnt_reg[8]_i_1_n_6\,
      Q => trig_cnt_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_rp_oscilloscope_0_osc_top__parameterized0\ is
  port (
    cfg_filt_bypass : out STD_LOGIC;
    dec_tvalid : out STD_LOGIC;
    trig_detect_reg : out STD_LOGIC;
    acq_tvalid : out STD_LOGIC;
    acq_tlast : out STD_LOGIC;
    empty : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_osc2_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : out STD_LOGIC;
    bit_start : out STD_LOGIC;
    full_immed0 : out STD_LOGIC;
    buf_sel_ch2 : out STD_LOGIC;
    m_axi_wlast_reg : out STD_LOGIC;
    cfg_8bit_dat : out STD_LOGIC;
    osc2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    osc2_dma_intr : out STD_LOGIC;
    external_trig_val : out STD_LOGIC;
    \req_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sts_trig_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_cs : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    dat_ctrl_busy : out STD_LOGIC;
    m_axi_osc2_awvalid : out STD_LOGIC;
    fifo_dis : out STD_LOGIC;
    next_buf_full_reg : out STD_LOGIC;
    dma_mode : out STD_LOGIC;
    first_rst : out STD_LOGIC;
    fifo_wr_we : out STD_LOGIC;
    cfg_trig_edge : out STD_LOGIC;
    cfg_avg_en : out STD_LOGIC;
    state_cs_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    state_cs_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_axi_reg_araddr[4]\ : out STD_LOGIC;
    osc2_reg_wr_we : out STD_LOGIC;
    \xfer_cnt_reg[3]\ : out STD_LOGIC;
    \s_axi_reg_araddr[5]\ : out STD_LOGIC;
    ctl_trg : out STD_LOGIC;
    \req_xfer_cnt_reg[6]\ : out STD_LOGIC;
    ctl_start_r_reg : out STD_LOGIC;
    \reg_ctrl_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_tvalid_reg : out STD_LOGIC;
    osc2_trig_op : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_0\ : out STD_LOGIC;
    \xfer_cnt_reg[6]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC;
    \s_axi_reg_araddr[3]\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_0\ : out STD_LOGIC;
    \s_axi_reg_araddr[4]_1\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]_1\ : out STD_LOGIC;
    \s_axi_reg_araddr[2]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cfg_trig_high_level_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_reg_araddr[3]_0\ : out STD_LOGIC;
    m_axi_osc2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_osc2_aclk : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sts_trig_reg_0 : in STD_LOGIC;
    \state_cs_reg[0]\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC;
    busy_reg : in STD_LOGIC;
    m_axi_awvalid_reg : in STD_LOGIC;
    fifo_dis_reg : in STD_LOGIC;
    mode_reg : in STD_LOGIC;
    first_rst_reg : in STD_LOGIC;
    m_axis_tvalid_reg_0 : in STD_LOGIC;
    req_we_reg : in STD_LOGIC;
    cfg_trig_edge_reg_0 : in STD_LOGIC;
    cfg_avg_en_reg_0 : in STD_LOGIC;
    cfg_8bit_dat_reg_0 : in STD_LOGIC;
    cfg_filt_bypass_reg_0 : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cfg_trig_pre_samp_reg[0]_0\ : in STD_LOGIC;
    trig_detect_reg_0 : in STD_LOGIC;
    m_axi_osc2_wready : in STD_LOGIC;
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    buf_sel_ch1 : in STD_LOGIC;
    \cfg_dec_factor_reg[0]_0\ : in STD_LOGIC;
    \reg_ctrl_reg[31]\ : in STD_LOGIC;
    \cfg_dma_dst_addr1_reg[0]_0\ : in STD_LOGIC;
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_op_reset_i_7 : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_a : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_rp_oscilloscope_0_osc_top__parameterized0\ : entity is "osc_top";
end \system_rp_oscilloscope_0_osc_top__parameterized0\;

architecture STRUCTURE of \system_rp_oscilloscope_0_osc_top__parameterized0\ is
  signal U_dma_s2mm_n_118 : STD_LOGIC;
  signal U_dma_s2mm_n_119 : STD_LOGIC;
  signal U_dma_s2mm_n_120 : STD_LOGIC;
  signal U_dma_s2mm_n_121 : STD_LOGIC;
  signal U_dma_s2mm_n_122 : STD_LOGIC;
  signal U_dma_s2mm_n_123 : STD_LOGIC;
  signal U_dma_s2mm_n_124 : STD_LOGIC;
  signal U_dma_s2mm_n_125 : STD_LOGIC;
  signal U_dma_s2mm_n_126 : STD_LOGIC;
  signal U_dma_s2mm_n_127 : STD_LOGIC;
  signal U_dma_s2mm_n_128 : STD_LOGIC;
  signal U_dma_s2mm_n_129 : STD_LOGIC;
  signal U_dma_s2mm_n_130 : STD_LOGIC;
  signal U_dma_s2mm_n_131 : STD_LOGIC;
  signal U_dma_s2mm_n_132 : STD_LOGIC;
  signal U_dma_s2mm_n_133 : STD_LOGIC;
  signal U_dma_s2mm_n_134 : STD_LOGIC;
  signal U_dma_s2mm_n_135 : STD_LOGIC;
  signal U_dma_s2mm_n_136 : STD_LOGIC;
  signal U_dma_s2mm_n_137 : STD_LOGIC;
  signal U_dma_s2mm_n_138 : STD_LOGIC;
  signal U_dma_s2mm_n_139 : STD_LOGIC;
  signal U_dma_s2mm_n_140 : STD_LOGIC;
  signal U_dma_s2mm_n_146 : STD_LOGIC;
  signal U_dma_s2mm_n_147 : STD_LOGIC;
  signal U_dma_s2mm_n_148 : STD_LOGIC;
  signal U_dma_s2mm_n_149 : STD_LOGIC;
  signal U_dma_s2mm_n_150 : STD_LOGIC;
  signal U_dma_s2mm_n_151 : STD_LOGIC;
  signal U_dma_s2mm_n_152 : STD_LOGIC;
  signal U_dma_s2mm_n_153 : STD_LOGIC;
  signal U_dma_s2mm_n_155 : STD_LOGIC;
  signal U_dma_s2mm_n_160 : STD_LOGIC;
  signal U_dma_s2mm_n_161 : STD_LOGIC;
  signal U_dma_s2mm_n_162 : STD_LOGIC;
  signal U_dma_s2mm_n_163 : STD_LOGIC;
  signal U_dma_s2mm_n_164 : STD_LOGIC;
  signal U_dma_s2mm_n_167 : STD_LOGIC;
  signal U_dma_s2mm_n_168 : STD_LOGIC;
  signal U_dma_s2mm_n_169 : STD_LOGIC;
  signal U_dma_s2mm_n_170 : STD_LOGIC;
  signal U_dma_s2mm_n_171 : STD_LOGIC;
  signal U_dma_s2mm_n_172 : STD_LOGIC;
  signal U_dma_s2mm_n_234 : STD_LOGIC;
  signal U_dma_s2mm_n_235 : STD_LOGIC;
  signal U_osc_acq_n_18 : STD_LOGIC;
  signal U_osc_acq_n_24 : STD_LOGIC;
  signal U_osc_acq_n_25 : STD_LOGIC;
  signal U_osc_acq_n_26 : STD_LOGIC;
  signal U_osc_acq_n_27 : STD_LOGIC;
  signal U_osc_acq_n_28 : STD_LOGIC;
  signal U_osc_acq_n_29 : STD_LOGIC;
  signal U_osc_acq_n_30 : STD_LOGIC;
  signal U_osc_acq_n_31 : STD_LOGIC;
  signal U_osc_acq_n_32 : STD_LOGIC;
  signal U_osc_acq_n_33 : STD_LOGIC;
  signal U_osc_acq_n_34 : STD_LOGIC;
  signal U_osc_acq_n_35 : STD_LOGIC;
  signal U_osc_acq_n_36 : STD_LOGIC;
  signal U_osc_acq_n_37 : STD_LOGIC;
  signal U_osc_acq_n_38 : STD_LOGIC;
  signal U_osc_acq_n_39 : STD_LOGIC;
  signal U_osc_acq_n_40 : STD_LOGIC;
  signal U_osc_acq_n_41 : STD_LOGIC;
  signal U_osc_acq_n_42 : STD_LOGIC;
  signal U_osc_acq_n_43 : STD_LOGIC;
  signal U_osc_acq_n_44 : STD_LOGIC;
  signal U_osc_acq_n_45 : STD_LOGIC;
  signal U_osc_acq_n_46 : STD_LOGIC;
  signal U_osc_acq_n_47 : STD_LOGIC;
  signal U_osc_acq_n_48 : STD_LOGIC;
  signal U_osc_acq_n_49 : STD_LOGIC;
  signal U_osc_acq_n_50 : STD_LOGIC;
  signal U_osc_acq_n_51 : STD_LOGIC;
  signal U_osc_acq_n_52 : STD_LOGIC;
  signal U_osc_acq_n_53 : STD_LOGIC;
  signal U_osc_acq_n_54 : STD_LOGIC;
  signal U_osc_acq_n_55 : STD_LOGIC;
  signal U_osc_acq_n_56 : STD_LOGIC;
  signal U_osc_acq_n_57 : STD_LOGIC;
  signal U_osc_acq_n_58 : STD_LOGIC;
  signal U_osc_acq_n_59 : STD_LOGIC;
  signal U_osc_acq_n_60 : STD_LOGIC;
  signal U_osc_acq_n_61 : STD_LOGIC;
  signal U_osc_acq_n_62 : STD_LOGIC;
  signal U_osc_acq_n_63 : STD_LOGIC;
  signal U_osc_acq_n_64 : STD_LOGIC;
  signal U_osc_acq_n_65 : STD_LOGIC;
  signal U_osc_acq_n_66 : STD_LOGIC;
  signal U_osc_acq_n_67 : STD_LOGIC;
  signal U_osc_acq_n_68 : STD_LOGIC;
  signal U_osc_acq_n_69 : STD_LOGIC;
  signal U_osc_acq_n_70 : STD_LOGIC;
  signal U_osc_acq_n_71 : STD_LOGIC;
  signal U_osc_acq_n_80 : STD_LOGIC;
  signal U_osc_acq_n_81 : STD_LOGIC;
  signal U_osc_acq_n_82 : STD_LOGIC;
  signal U_osc_calib_n_0 : STD_LOGIC;
  signal U_osc_calib_n_1 : STD_LOGIC;
  signal U_osc_calib_n_10 : STD_LOGIC;
  signal U_osc_calib_n_11 : STD_LOGIC;
  signal U_osc_calib_n_12 : STD_LOGIC;
  signal U_osc_calib_n_13 : STD_LOGIC;
  signal U_osc_calib_n_14 : STD_LOGIC;
  signal U_osc_calib_n_15 : STD_LOGIC;
  signal U_osc_calib_n_16 : STD_LOGIC;
  signal U_osc_calib_n_17 : STD_LOGIC;
  signal U_osc_calib_n_18 : STD_LOGIC;
  signal U_osc_calib_n_19 : STD_LOGIC;
  signal U_osc_calib_n_2 : STD_LOGIC;
  signal U_osc_calib_n_20 : STD_LOGIC;
  signal U_osc_calib_n_21 : STD_LOGIC;
  signal U_osc_calib_n_22 : STD_LOGIC;
  signal U_osc_calib_n_23 : STD_LOGIC;
  signal U_osc_calib_n_24 : STD_LOGIC;
  signal U_osc_calib_n_25 : STD_LOGIC;
  signal U_osc_calib_n_26 : STD_LOGIC;
  signal U_osc_calib_n_27 : STD_LOGIC;
  signal U_osc_calib_n_28 : STD_LOGIC;
  signal U_osc_calib_n_29 : STD_LOGIC;
  signal U_osc_calib_n_3 : STD_LOGIC;
  signal U_osc_calib_n_30 : STD_LOGIC;
  signal U_osc_calib_n_31 : STD_LOGIC;
  signal U_osc_calib_n_32 : STD_LOGIC;
  signal U_osc_calib_n_33 : STD_LOGIC;
  signal U_osc_calib_n_34 : STD_LOGIC;
  signal U_osc_calib_n_35 : STD_LOGIC;
  signal U_osc_calib_n_36 : STD_LOGIC;
  signal U_osc_calib_n_37 : STD_LOGIC;
  signal U_osc_calib_n_38 : STD_LOGIC;
  signal U_osc_calib_n_39 : STD_LOGIC;
  signal U_osc_calib_n_4 : STD_LOGIC;
  signal U_osc_calib_n_40 : STD_LOGIC;
  signal U_osc_calib_n_41 : STD_LOGIC;
  signal U_osc_calib_n_42 : STD_LOGIC;
  signal U_osc_calib_n_43 : STD_LOGIC;
  signal U_osc_calib_n_44 : STD_LOGIC;
  signal U_osc_calib_n_45 : STD_LOGIC;
  signal U_osc_calib_n_46 : STD_LOGIC;
  signal U_osc_calib_n_47 : STD_LOGIC;
  signal U_osc_calib_n_5 : STD_LOGIC;
  signal U_osc_calib_n_6 : STD_LOGIC;
  signal U_osc_calib_n_7 : STD_LOGIC;
  signal U_osc_calib_n_8 : STD_LOGIC;
  signal U_osc_calib_n_9 : STD_LOGIC;
  signal U_osc_decimator_n_27 : STD_LOGIC;
  signal U_osc_decimator_n_28 : STD_LOGIC;
  signal U_osc_decimator_n_29 : STD_LOGIC;
  signal U_osc_decimator_n_3 : STD_LOGIC;
  signal U_osc_decimator_n_30 : STD_LOGIC;
  signal U_osc_decimator_n_31 : STD_LOGIC;
  signal U_osc_decimator_n_32 : STD_LOGIC;
  signal U_osc_decimator_n_33 : STD_LOGIC;
  signal U_osc_decimator_n_34 : STD_LOGIC;
  signal U_osc_decimator_n_35 : STD_LOGIC;
  signal U_osc_decimator_n_36 : STD_LOGIC;
  signal U_osc_decimator_n_37 : STD_LOGIC;
  signal U_osc_decimator_n_38 : STD_LOGIC;
  signal U_osc_decimator_n_39 : STD_LOGIC;
  signal U_osc_decimator_n_4 : STD_LOGIC;
  signal U_osc_decimator_n_40 : STD_LOGIC;
  signal U_osc_decimator_n_41 : STD_LOGIC;
  signal U_osc_decimator_n_42 : STD_LOGIC;
  signal U_osc_decimator_n_43 : STD_LOGIC;
  signal U_osc_decimator_n_44 : STD_LOGIC;
  signal U_osc_decimator_n_45 : STD_LOGIC;
  signal U_osc_decimator_n_46 : STD_LOGIC;
  signal U_osc_decimator_n_47 : STD_LOGIC;
  signal U_osc_decimator_n_48 : STD_LOGIC;
  signal U_osc_decimator_n_49 : STD_LOGIC;
  signal U_osc_decimator_n_5 : STD_LOGIC;
  signal U_osc_decimator_n_50 : STD_LOGIC;
  signal U_osc_decimator_n_51 : STD_LOGIC;
  signal U_osc_decimator_n_52 : STD_LOGIC;
  signal U_osc_decimator_n_53 : STD_LOGIC;
  signal U_osc_decimator_n_54 : STD_LOGIC;
  signal U_osc_decimator_n_6 : STD_LOGIC;
  signal U_osc_decimator_n_7 : STD_LOGIC;
  signal U_osc_trigger_n_0 : STD_LOGIC;
  signal U_osc_trigger_n_1 : STD_LOGIC;
  signal U_osc_trigger_n_10 : STD_LOGIC;
  signal U_osc_trigger_n_11 : STD_LOGIC;
  signal U_osc_trigger_n_12 : STD_LOGIC;
  signal U_osc_trigger_n_13 : STD_LOGIC;
  signal U_osc_trigger_n_14 : STD_LOGIC;
  signal U_osc_trigger_n_15 : STD_LOGIC;
  signal U_osc_trigger_n_2 : STD_LOGIC;
  signal U_osc_trigger_n_3 : STD_LOGIC;
  signal U_osc_trigger_n_4 : STD_LOGIC;
  signal U_osc_trigger_n_5 : STD_LOGIC;
  signal U_osc_trigger_n_6 : STD_LOGIC;
  signal U_osc_trigger_n_7 : STD_LOGIC;
  signal U_osc_trigger_n_8 : STD_LOGIC;
  signal U_osc_trigger_n_9 : STD_LOGIC;
  signal acq_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^acq_tlast\ : STD_LOGIC;
  signal \^acq_tvalid\ : STD_LOGIC;
  signal \^cfg_8bit_dat\ : STD_LOGIC;
  signal \^cfg_avg_en\ : STD_LOGIC;
  signal cfg_calib_gain : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_calib_gain0 : STD_LOGIC;
  signal \cfg_calib_gain[15]_i_2_n_0\ : STD_LOGIC;
  signal cfg_calib_offset : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_calib_offset0 : STD_LOGIC;
  signal cfg_dec_factor : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cfg_dec_factor0 : STD_LOGIC;
  signal cfg_dec_rshift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_dec_rshift0 : STD_LOGIC;
  signal cfg_dma_buf_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_buf_size0 : STD_LOGIC;
  signal cfg_dma_dst_addr1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_dst_addr10 : STD_LOGIC;
  signal \cfg_dma_dst_addr1[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_dma_dst_addr2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cfg_dma_dst_addr2[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \cfg_dma_dst_addr2[31]_i_2__0_n_0\ : STD_LOGIC;
  signal cfg_event_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cfg_event_sel[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cfg_event_sel[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cfg_event_sel[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^cfg_filt_bypass\ : STD_LOGIC;
  signal cfg_filt_coeff_aa0 : STD_LOGIC;
  signal cfg_filt_coeff_bb0 : STD_LOGIC;
  signal cfg_filt_coeff_kk0 : STD_LOGIC;
  signal cfg_filt_coeff_pp0 : STD_LOGIC;
  signal cfg_loopback0 : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[0]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[10]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[11]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[12]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[13]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[14]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[15]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[4]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[5]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[6]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[7]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[8]\ : STD_LOGIC;
  signal \cfg_loopback_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cfg_trig_edge\ : STD_LOGIC;
  signal cfg_trig_high_level : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_trig_high_level0 : STD_LOGIC;
  signal \cfg_trig_high_level[15]_i_2_n_0\ : STD_LOGIC;
  signal cfg_trig_low_level : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_trig_low_level0 : STD_LOGIC;
  signal \cfg_trig_low_level[15]_i_2_n_0\ : STD_LOGIC;
  signal cfg_trig_mask : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_trig_mask0 : STD_LOGIC;
  signal cfg_trig_post_samp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_trig_post_samp0 : STD_LOGIC;
  signal cfg_trig_pre_samp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_trig_pre_samp0 : STD_LOGIC;
  signal \cfg_trig_pre_samp[31]_i_2_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \clk_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal clk_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dec_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dec_tvalid\ : STD_LOGIC;
  signal dec_valid : STD_LOGIC;
  signal \^dma_mode\ : STD_LOGIC;
  signal \event_num_reset_i_1__0_n_0\ : STD_LOGIC;
  signal \event_num_reset_i_2__0_n_0\ : STD_LOGIC;
  signal event_num_reset_reg_n_0 : STD_LOGIC;
  signal event_num_start : STD_LOGIC;
  signal \event_num_start_i_1__0_n_0\ : STD_LOGIC;
  signal \event_num_start_i_2__0_n_0\ : STD_LOGIC;
  signal event_num_stop : STD_LOGIC;
  signal \event_num_stop_i_1__0_n_0\ : STD_LOGIC;
  signal \event_num_stop_i_2__0_n_0\ : STD_LOGIC;
  signal event_num_trig : STD_LOGIC;
  signal \event_num_trig_i_1__0_n_0\ : STD_LOGIC;
  signal \event_num_trig_i_2__0_n_0\ : STD_LOGIC;
  signal \event_op_reset_i_2__0_n_0\ : STD_LOGIC;
  signal \event_op_reset_i_3__0_n_0\ : STD_LOGIC;
  signal \event_op_start_i_1__0_n_0\ : STD_LOGIC;
  signal \event_op_stop_i_1__0_n_0\ : STD_LOGIC;
  signal \event_op_trig_i_1__0_n_0\ : STD_LOGIC;
  signal \^external_trig_val\ : STD_LOGIC;
  signal filt_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_dfilt_n_19 : STD_LOGIC;
  signal i_dfilt_n_20 : STD_LOGIC;
  signal i_dfilt_n_21 : STD_LOGIC;
  signal intr_cnt0 : STD_LOGIC;
  signal \intr_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal intr_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \intr_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \intr_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal intr_reg : STD_LOGIC;
  signal m_axis_tvalid0 : STD_LOGIC;
  signal missed_samps_ch1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal missed_samps_ch2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^osc2_dma_intr\ : STD_LOGIC;
  signal \^osc2_reg_wr_we\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ramp_sig[0]_i_2__0_n_0\ : STD_LOGIC;
  signal ramp_sig_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ramp_sig_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \ramp_sig_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_19__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_14__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[2]_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[3]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[4]_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]_1\ : STD_LOGIC;
  signal \trig_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal trig_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trig_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \trig_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal trig_tvalid : STD_LOGIC;
  signal \NLW_clk_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_intr_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ramp_sig_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trig_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bb_mult_i_2__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of cfg_8bit_dat_i_2 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of cfg_8bit_dat_i_3 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \cfg_calib_offset[15]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \cfg_calib_offset[15]_i_2__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \cfg_dma_dst_addr1[31]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \cfg_dma_dst_addr2[31]_i_2__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \cfg_trig_high_level[15]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \cfg_trig_low_level[15]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \cfg_trig_pre_samp[31]_i_2\ : label is "soft_lutpair369";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \clk_cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \clk_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \event_num_reset_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \event_num_start_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \event_num_stop_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \event_num_trig_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \event_op_reset_i_2__0\ : label is "soft_lutpair366";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \intr_cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \intr_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ramp_sig_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ramp_sig_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_rd_data[0]_i_4__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \reg_rd_data[10]_i_9__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \reg_rd_data[11]_i_12__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \reg_rd_data[12]_i_12__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \reg_rd_data[13]_i_12__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \reg_rd_data[14]_i_12__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \reg_rd_data[15]_i_10__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \reg_rd_data[15]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \reg_rd_data[16]_i_3__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg_rd_data[16]_i_9__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \reg_rd_data[18]_i_6__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \reg_rd_data[19]_i_6__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \reg_rd_data[20]_i_6__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \reg_rd_data[21]_i_6__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \reg_rd_data[22]_i_6__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \reg_rd_data[23]_i_6__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \reg_rd_data[24]_i_6__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \reg_rd_data[25]_i_6__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \reg_rd_data[26]_i_6__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \reg_rd_data[27]_i_6__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \reg_rd_data[28]_i_6__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \reg_rd_data[29]_i_6__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_10\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_10__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_16__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_17__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \reg_rd_data[2]_i_5__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \reg_rd_data[30]_i_6__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \reg_rd_data[31]_i_5__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \reg_rd_data[3]_i_13__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg_rd_data[3]_i_4__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \reg_rd_data[4]_i_9__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \reg_rd_data[5]_i_9__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \reg_rd_data[6]_i_12__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \reg_rd_data[7]_i_12__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \reg_rd_data[8]_i_9__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \reg_rd_data[9]_i_12__0\ : label is "soft_lutpair379";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \trig_cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \trig_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  acq_tlast <= \^acq_tlast\;
  acq_tvalid <= \^acq_tvalid\;
  cfg_8bit_dat <= \^cfg_8bit_dat\;
  cfg_avg_en <= \^cfg_avg_en\;
  cfg_filt_bypass <= \^cfg_filt_bypass\;
  cfg_trig_edge <= \^cfg_trig_edge\;
  dec_tvalid <= \^dec_tvalid\;
  dma_mode <= \^dma_mode\;
  external_trig_val <= \^external_trig_val\;
  osc2_dma_intr <= \^osc2_dma_intr\;
  osc2_reg_wr_we <= \^osc2_reg_wr_we\;
  \s_axi_reg_araddr[2]_0\ <= \^s_axi_reg_araddr[2]_0\;
  \s_axi_reg_araddr[3]\ <= \^s_axi_reg_araddr[3]\;
  \s_axi_reg_araddr[4]\ <= \^s_axi_reg_araddr[4]\;
  \s_axi_reg_araddr[4]_0\ <= \^s_axi_reg_araddr[4]_0\;
  \s_axi_reg_araddr[7]\ <= \^s_axi_reg_araddr[7]\;
  \s_axi_reg_araddr[7]_1\ <= \^s_axi_reg_araddr[7]_1\;
U_dma_s2mm: entity work.system_rp_oscilloscope_0_rp_dma_s2mm
     port map (
      D(21) => U_dma_s2mm_n_119,
      D(20) => U_dma_s2mm_n_120,
      D(19) => U_dma_s2mm_n_121,
      D(18) => U_dma_s2mm_n_122,
      D(17) => U_dma_s2mm_n_123,
      D(16) => U_dma_s2mm_n_124,
      D(15) => U_dma_s2mm_n_125,
      D(14) => U_dma_s2mm_n_126,
      D(13) => U_dma_s2mm_n_127,
      D(12) => U_dma_s2mm_n_128,
      D(11) => U_dma_s2mm_n_129,
      D(10) => U_dma_s2mm_n_130,
      D(9) => U_dma_s2mm_n_131,
      D(8) => U_dma_s2mm_n_132,
      D(7) => U_dma_s2mm_n_133,
      D(6) => U_dma_s2mm_n_134,
      D(5) => U_dma_s2mm_n_135,
      D(4) => U_dma_s2mm_n_136,
      D(3) => U_dma_s2mm_n_137,
      D(2) => U_dma_s2mm_n_138,
      D(1) => U_dma_s2mm_n_139,
      D(0) => U_dma_s2mm_n_140,
      E(0) => fifo_wr_we,
      Q(31 downto 0) => \req_addr_reg[31]\(31 downto 0),
      SR(0) => ctl_start_r_reg,
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => \^acq_tlast\,
      bit_start_reg => bit_start,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_wrdata_a(31 downto 0) => bram_wrdata_a(31 downto 0),
      buf_sel_ch1 => buf_sel_ch1,
      busy_reg => dat_ctrl_busy,
      busy_reg_0 => busy_reg,
      \cfg_calib_offset_reg[1]\ => U_dma_s2mm_n_162,
      \cfg_filt_coeff_bb_reg[15]\ => U_dma_s2mm_n_161,
      \cfg_trig_mask_reg[1]\ => \^external_trig_val\,
      \cfg_trig_pre_samp_reg[29]\ => U_dma_s2mm_n_155,
      clear => clear,
      clk_cnt_reg(13 downto 0) => clk_cnt_reg(31 downto 18),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      event_op_reset_i_10 => \cfg_trig_pre_samp_reg[0]_0\,
      event_op_reset_i_7 => event_op_reset_i_7,
      fifo_dis_reg => fifo_dis,
      fifo_dis_reg_0 => fifo_dis_reg,
      first_rst => first_rst,
      first_rst_reg => first_rst_reg,
      full_immed0 => full_immed0,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      intr_cnt0 => intr_cnt0,
      intr_cnt_reg(6 downto 0) => intr_cnt_reg(31 downto 25),
      intr_reg => intr_reg,
      \intr_reg__0\ => \^osc2_dma_intr\,
      m_axi_awvalid_reg => m_axi_awvalid_reg,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      m_axi_osc2_awlen(7 downto 0) => m_axi_osc2_awlen(7 downto 0),
      m_axi_osc2_awready => m_axi_osc2_awready,
      m_axi_osc2_awvalid => m_axi_osc2_awvalid,
      m_axi_osc2_wdata(63 downto 0) => m_axi_osc2_wdata(63 downto 0),
      m_axi_osc2_wready => m_axi_osc2_wready,
      m_axi_wlast_reg => m_axi_wlast_reg,
      m_axi_wlast_reg_0 => m_axi_wlast_reg_0,
      m_axi_wvalid_reg => m_axi_wvalid_reg,
      m_axi_wvalid_reg_0 => m_axi_wvalid_reg_0,
      m_axis_tvalid_reg => m_axis_tvalid_reg,
      m_axis_tvalid_reg_0 => m_axis_tvalid_reg_0,
      missed_samps_ch1(29 downto 0) => missed_samps_ch1(29 downto 0),
      missed_samps_ch2(29 downto 0) => missed_samps_ch2(29 downto 0),
      mode_reg => \^dma_mode\,
      mode_reg_0 => mode_reg,
      \mux_sel_reg[0]\ => U_dma_s2mm_n_160,
      \mux_sel_reg[1]\ => U_dma_s2mm_n_118,
      \mux_sel_reg[2]\ => U_dma_s2mm_n_146,
      \mux_sel_reg[2]_0\ => U_dma_s2mm_n_147,
      \mux_sel_reg[2]_1\ => U_dma_s2mm_n_148,
      \mux_sel_reg[2]_2\ => U_dma_s2mm_n_149,
      \mux_sel_reg[2]_3\ => U_dma_s2mm_n_150,
      \mux_sel_reg[2]_4\ => U_dma_s2mm_n_151,
      \mux_sel_reg[2]_5\ => U_dma_s2mm_n_152,
      \mux_sel_reg[2]_6\ => U_dma_s2mm_n_153,
      \next_buf_full1_carry__1_i_10__0\(16 downto 0) => cfg_dma_buf_size(16 downto 0),
      next_buf_full_reg => next_buf_full_reg,
      rd_en => rd_en,
      \reg_ctrl_reg[0]\ => \reg_ctrl_reg[9]\(0),
      \reg_ctrl_reg[17]\ => U_dma_s2mm_n_172,
      \reg_ctrl_reg[31]\ => \reg_ctrl_reg[31]\,
      \reg_ctrl_reg[9]\(1 downto 0) => \reg_ctrl_reg[9]\(2 downto 1),
      \reg_rd_data[0]_i_5__0\ => \reg_rd_data[17]_i_7__0_n_0\,
      \reg_rd_data[0]_i_5__0_0\ => \^cfg_filt_bypass\,
      \reg_rd_data[10]_i_3__0\ => \reg_rd_data[10]_i_11__0_n_0\,
      \reg_rd_data[10]_i_3__0_0\ => \reg_rd_data[10]_i_10__0_n_0\,
      \reg_rd_data[15]_i_4__0\ => \reg_rd_data[15]_i_11__0_n_0\,
      \reg_rd_data[15]_i_4__0_0\ => \reg_rd_data[15]_i_12__0_n_0\,
      \reg_rd_data[16]_i_2__0\ => \reg_rd_data[16]_i_10__0_n_0\,
      \reg_rd_data[16]_i_2__0_0\ => \reg_rd_data[16]_i_11_n_0\,
      \reg_rd_data[16]_i_2__0_1\ => \reg_rd_data[16]_i_9__0_n_0\,
      \reg_rd_data[17]_i_5__0\(17 downto 0) => p_4_in(17 downto 0),
      \reg_rd_data[17]_i_5__0_0\ => \reg_rd_data[17]_i_12__0_n_0\,
      \reg_rd_data[17]_i_5__0_1\ => \reg_rd_data[17]_i_11__0_n_0\,
      \reg_rd_data[18]_i_2__0\ => \reg_rd_data[18]_i_6__0_n_0\,
      \reg_rd_data[18]_i_2__0_0\ => \reg_rd_data[18]_i_7__0_n_0\,
      \reg_rd_data[18]_i_2__0_1\ => \reg_rd_data[18]_i_8__0_n_0\,
      \reg_rd_data[19]_i_2__0\ => \reg_rd_data[19]_i_6__0_n_0\,
      \reg_rd_data[19]_i_2__0_0\ => \reg_rd_data[19]_i_7__0_n_0\,
      \reg_rd_data[19]_i_2__0_1\ => \reg_rd_data[19]_i_8__0_n_0\,
      \reg_rd_data[1]_i_2__0\ => \reg_rd_data[1]_i_11_n_0\,
      \reg_rd_data[20]_i_2__0\ => \reg_rd_data[20]_i_6__0_n_0\,
      \reg_rd_data[20]_i_2__0_0\ => \reg_rd_data[20]_i_7__0_n_0\,
      \reg_rd_data[20]_i_2__0_1\ => \reg_rd_data[20]_i_8__0_n_0\,
      \reg_rd_data[21]_i_2__0\ => \reg_rd_data[21]_i_6__0_n_0\,
      \reg_rd_data[21]_i_2__0_0\ => \reg_rd_data[21]_i_7__0_n_0\,
      \reg_rd_data[21]_i_2__0_1\ => \reg_rd_data[21]_i_8__0_n_0\,
      \reg_rd_data[22]_i_2__0\ => \reg_rd_data[22]_i_7__0_n_0\,
      \reg_rd_data[22]_i_2__0_0\ => \reg_rd_data[22]_i_8__0_n_0\,
      \reg_rd_data[22]_i_2__0_1\ => \reg_rd_data[22]_i_6__0_n_0\,
      \reg_rd_data[23]_i_2__0\ => \reg_rd_data[23]_i_6__0_n_0\,
      \reg_rd_data[23]_i_2__0_0\ => \reg_rd_data[23]_i_7__0_n_0\,
      \reg_rd_data[23]_i_2__0_1\ => \reg_rd_data[23]_i_8__0_n_0\,
      \reg_rd_data[24]_i_2__0\ => \reg_rd_data[24]_i_6__0_n_0\,
      \reg_rd_data[24]_i_2__0_0\ => \reg_rd_data[24]_i_7__0_n_0\,
      \reg_rd_data[24]_i_2__0_1\ => \reg_rd_data[24]_i_8__0_n_0\,
      \reg_rd_data[25]_i_2__0\ => \reg_rd_data[25]_i_7__0_n_0\,
      \reg_rd_data[25]_i_2__0_0\ => \reg_rd_data[25]_i_6__0_n_0\,
      \reg_rd_data[26]_i_2__0\ => \reg_rd_data[26]_i_7__0_n_0\,
      \reg_rd_data[26]_i_2__0_0\ => \reg_rd_data[26]_i_6__0_n_0\,
      \reg_rd_data[27]_i_2__0\ => \reg_rd_data[27]_i_7__0_n_0\,
      \reg_rd_data[27]_i_2__0_0\ => \reg_rd_data[27]_i_6__0_n_0\,
      \reg_rd_data[28]_i_2__0\ => \reg_rd_data[28]_i_7__0_n_0\,
      \reg_rd_data[28]_i_2__0_0\ => \reg_rd_data[28]_i_6__0_n_0\,
      \reg_rd_data[29]_i_2__0\ => \reg_rd_data[29]_i_7__0_n_0\,
      \reg_rd_data[29]_i_2__0_0\ => \reg_rd_data[29]_i_6__0_n_0\,
      \reg_rd_data[2]_i_7__0\ => \reg_rd_data[2]_i_19__0_n_0\,
      \reg_rd_data[30]_i_2__0\ => \reg_rd_data[30]_i_7__0_n_0\,
      \reg_rd_data[30]_i_2__0_0\ => \reg_rd_data[30]_i_6__0_n_0\,
      \reg_rd_data[31]_i_3__0\ => \reg_rd_data[31]_i_14__0_n_0\,
      \reg_rd_data[31]_i_3__0_0\ => \reg_rd_data[31]_i_13__0_n_0\,
      \reg_rd_data[3]_i_2__0\ => \reg_rd_data[3]_i_14__0_n_0\,
      \reg_rd_data[8]_i_3__0\ => \reg_rd_data[8]_i_11__0_n_0\,
      \reg_rd_data[8]_i_3__0_0\ => \reg_rd_data[8]_i_10__0_n_0\,
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]_i_3__0_n_0\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data[0]_i_4__0_n_0\,
      \reg_rd_data_reg[0]_1\ => U_osc_acq_n_24,
      \reg_rd_data_reg[0]_i_2__0\ => \reg_rd_data[0]_i_12__0_n_0\,
      \reg_rd_data_reg[10]\ => \reg_rd_data[10]_i_2__0_n_0\,
      \reg_rd_data_reg[10]_0\ => U_osc_acq_n_49,
      \reg_rd_data_reg[10]_1\ => \reg_rd_data[10]_i_5__0_n_0\,
      \reg_rd_data_reg[10]_2\ => \reg_rd_data[10]_i_6__0_n_0\,
      \reg_rd_data_reg[11]_i_3__0\ => \reg_rd_data[11]_i_8__0_n_0\,
      \reg_rd_data_reg[11]_i_3__0_0\ => \reg_rd_data[11]_i_10__0_n_0\,
      \reg_rd_data_reg[11]_i_5__0\ => \reg_rd_data[11]_i_13__0_n_0\,
      \reg_rd_data_reg[11]_i_6__0\ => U_dma_s2mm_n_168,
      \reg_rd_data_reg[12]_i_3__0\ => \reg_rd_data[12]_i_10__0_n_0\,
      \reg_rd_data_reg[12]_i_3__0_0\ => \reg_rd_data[12]_i_8__0_n_0\,
      \reg_rd_data_reg[12]_i_5__0\ => \reg_rd_data[12]_i_13__0_n_0\,
      \reg_rd_data_reg[12]_i_6__0\ => U_dma_s2mm_n_169,
      \reg_rd_data_reg[13]_i_3__0\ => \reg_rd_data[13]_i_10__0_n_0\,
      \reg_rd_data_reg[13]_i_3__0_0\ => \reg_rd_data[13]_i_8__0_n_0\,
      \reg_rd_data_reg[13]_i_5__0\ => \reg_rd_data[13]_i_13__0_n_0\,
      \reg_rd_data_reg[13]_i_6__0\ => U_dma_s2mm_n_170,
      \reg_rd_data_reg[14]_i_3__0\ => \reg_rd_data[14]_i_10__0_n_0\,
      \reg_rd_data_reg[14]_i_3__0_0\ => \reg_rd_data[14]_i_8__0_n_0\,
      \reg_rd_data_reg[14]_i_5__0\ => \reg_rd_data[14]_i_13__0_n_0\,
      \reg_rd_data_reg[14]_i_6__0\ => U_dma_s2mm_n_171,
      \reg_rd_data_reg[15]\ => \reg_rd_data[15]_i_7__0_n_0\,
      \reg_rd_data_reg[15]_i_9__0\(15 downto 0) => cfg_calib_offset(15 downto 0),
      \reg_rd_data_reg[15]_i_9__0_0\(15 downto 0) => cfg_calib_gain(15 downto 0),
      \reg_rd_data_reg[16]\ => \reg_rd_data[16]_i_3__0_n_0\,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data[16]_i_4__0_n_0\,
      \reg_rd_data_reg[16]_1\(0) => cfg_dec_factor(16),
      \reg_rd_data_reg[16]_2\ => \reg_rd_data[16]_i_5__0_n_0\,
      \reg_rd_data_reg[16]_3\ => U_osc_acq_n_48,
      \reg_rd_data_reg[17]\ => \reg_rd_data[17]_i_3__0_n_0\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data[31]_i_7__0_n_0\,
      \reg_rd_data_reg[17]_1\ => \reg_rd_data[17]_i_10__0_n_0\,
      \reg_rd_data_reg[18]\ => U_osc_acq_n_37,
      \reg_rd_data_reg[19]\ => U_osc_acq_n_36,
      \reg_rd_data_reg[20]\ => U_osc_acq_n_35,
      \reg_rd_data_reg[21]\ => U_osc_acq_n_34,
      \reg_rd_data_reg[22]\ => U_osc_acq_n_33,
      \reg_rd_data_reg[23]\ => U_osc_acq_n_32,
      \reg_rd_data_reg[24]\ => U_osc_acq_n_31,
      \reg_rd_data_reg[25]\ => U_osc_acq_n_30,
      \reg_rd_data_reg[26]\ => U_osc_acq_n_29,
      \reg_rd_data_reg[27]\ => U_osc_acq_n_28,
      \reg_rd_data_reg[28]\ => U_osc_acq_n_27,
      \reg_rd_data_reg[29]\ => U_osc_acq_n_26,
      \reg_rd_data_reg[2]\ => \reg_rd_data[3]_i_4__0_n_0\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data[2]_i_4__0_n_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data[2]_i_2__0_n_0\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data[2]_i_5__0_n_0\,
      \reg_rd_data_reg[2]_3\ => U_osc_acq_n_80,
      \reg_rd_data_reg[2]_i_13\ => \reg_rd_data[31]_i_11__0_n_0\,
      \reg_rd_data_reg[2]_i_3__0\ => \reg_rd_data[2]_i_14_n_0\,
      \reg_rd_data_reg[30]\ => U_osc_acq_n_25,
      \reg_rd_data_reg[31]\ => \reg_rd_data[31]_i_2__0_n_0\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data[31]_i_4__0_n_0\,
      \reg_rd_data_reg[31]_1\ => \reg_rd_data[31]_i_5__0_n_0\,
      \reg_rd_data_reg[31]_2\ => U_osc_acq_n_81,
      \reg_rd_data_reg[3]\ => \reg_rd_data[3]_i_7__0_n_0\,
      \reg_rd_data_reg[3]_0\ => U_osc_acq_n_53,
      \reg_rd_data_reg[3]_1\ => \reg_rd_data[3]_i_5_n_0\,
      \reg_rd_data_reg[3]_2\ => \reg_rd_data[3]_i_6__0_n_0\,
      \reg_rd_data_reg[4]\ => \reg_rd_data[17]_i_4__0_n_0\,
      \reg_rd_data_reg[4]_0\ => U_osc_acq_n_52,
      \reg_rd_data_reg[4]_1\ => \reg_rd_data[4]_i_4__0_n_0\,
      \reg_rd_data_reg[4]_2\ => \reg_rd_data[4]_i_5__0_n_0\,
      \reg_rd_data_reg[4]_i_2__0\ => \reg_rd_data[4]_i_10__0_n_0\,
      \reg_rd_data_reg[4]_i_6__0\ => \reg_rd_data[4]_i_14__0_n_0\,
      \reg_rd_data_reg[5]\ => U_osc_acq_n_51,
      \reg_rd_data_reg[5]_0\ => \reg_rd_data[5]_i_4__0_n_0\,
      \reg_rd_data_reg[5]_1\ => \reg_rd_data[5]_i_5__0_n_0\,
      \reg_rd_data_reg[5]_i_2__0\ => \reg_rd_data[5]_i_10__0_n_0\,
      \reg_rd_data_reg[5]_i_2__0_0\ => \reg_rd_data[5]_i_12__0_n_0\,
      \reg_rd_data_reg[5]_i_6__0\ => \reg_rd_data[5]_i_14__0_n_0\,
      \reg_rd_data_reg[6]_i_3__0\ => \reg_rd_data[6]_i_10__0_n_0\,
      \reg_rd_data_reg[6]_i_3__0_0\ => \reg_rd_data[6]_i_8__0_n_0\,
      \reg_rd_data_reg[6]_i_5__0\ => \reg_rd_data[6]_i_13__0_n_0\,
      \reg_rd_data_reg[6]_i_6__0\ => U_dma_s2mm_n_163,
      \reg_rd_data_reg[7]_i_3__0\ => \reg_rd_data[7]_i_10__0_n_0\,
      \reg_rd_data_reg[7]_i_3__0_0\ => \reg_rd_data[7]_i_8__0_n_0\,
      \reg_rd_data_reg[7]_i_5__0\ => \reg_rd_data[7]_i_13__0_n_0\,
      \reg_rd_data_reg[7]_i_6__0\ => U_dma_s2mm_n_164,
      \reg_rd_data_reg[8]\ => \reg_rd_data[15]_i_2_n_0\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data[8]_i_2__0_n_0\,
      \reg_rd_data_reg[8]_1\ => U_osc_acq_n_50,
      \reg_rd_data_reg[8]_2\ => \reg_rd_data[8]_i_5__0_n_0\,
      \reg_rd_data_reg[8]_3\ => \reg_rd_data[8]_i_6__0_n_0\,
      \reg_rd_data_reg[9]_i_3__0\ => \reg_rd_data[9]_i_10__0_n_0\,
      \reg_rd_data_reg[9]_i_3__0_0\ => \reg_rd_data[9]_i_8__0_n_0\,
      \reg_rd_data_reg[9]_i_5__0\ => \reg_rd_data[9]_i_13__0_n_0\,
      \reg_rd_data_reg[9]_i_6__0\ => U_dma_s2mm_n_167,
      \req_buf_addr_reg[31]\(31 downto 0) => cfg_dma_dst_addr2(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => cfg_dma_dst_addr1(31 downto 0),
      req_buf_addr_sel_p1_reg => buf_sel_ch2,
      req_we_reg => req_we_reg,
      \req_xfer_cnt_reg[6]\ => \req_xfer_cnt_reg[6]\,
      \s_axi_reg_araddr[3]\ => \^osc2_reg_wr_we\,
      \s_axi_reg_araddr[4]\ => \^s_axi_reg_araddr[4]_0\,
      \s_axi_reg_araddr[6]\ => U_dma_s2mm_n_235,
      \s_axi_reg_araddr[7]\ => \^s_axi_reg_araddr[7]\,
      \s_axi_reg_araddr[7]_0\ => U_dma_s2mm_n_234,
      \state_cs_reg[0]\ => state_cs,
      \state_cs_reg[0]_0\ => state_cs_1(0),
      \state_cs_reg[0]_1\ => \state_cs_reg[0]\,
      \state_cs_reg[1]\ => state_cs_1(1),
      \state_cs_reg[2]\ => state_cs_1(2),
      sts_acquire_reg => U_osc_acq_n_55,
      sts_acquire_reg_0(7) => cfg_trig_pre_samp(31),
      sts_acquire_reg_0(6) => cfg_trig_pre_samp(29),
      sts_acquire_reg_0(5 downto 4) => cfg_trig_pre_samp(25 downto 24),
      sts_acquire_reg_0(3) => cfg_trig_pre_samp(18),
      sts_acquire_reg_0(2) => cfg_trig_pre_samp(14),
      sts_acquire_reg_0(1) => cfg_trig_pre_samp(7),
      sts_acquire_reg_0(0) => cfg_trig_pre_samp(1),
      sts_acquire_reg_1 => U_osc_acq_n_54,
      tlast_reg(0) => D(0),
      tlast_reg_0 => \^acq_tvalid\,
      trig_cnt_reg(13 downto 0) => trig_cnt_reg(31 downto 18),
      \trig_cnt_reg[31]\(5 downto 0) => cfg_trig_mask(5 downto 0),
      trig_ip(0) => trig_ip(5),
      \upsize_buf_reg[0][7]\(7 downto 0) => data1(7 downto 0),
      \upsize_buf_reg[2][7]\(7) => U_osc_acq_n_64,
      \upsize_buf_reg[2][7]\(6) => U_osc_acq_n_65,
      \upsize_buf_reg[2][7]\(5) => U_osc_acq_n_66,
      \upsize_buf_reg[2][7]\(4) => U_osc_acq_n_67,
      \upsize_buf_reg[2][7]\(3) => U_osc_acq_n_68,
      \upsize_buf_reg[2][7]\(2) => U_osc_acq_n_69,
      \upsize_buf_reg[2][7]\(1) => U_osc_acq_n_70,
      \upsize_buf_reg[2][7]\(0) => U_osc_acq_n_71,
      \upsize_buf_reg[7][7]\(7) => U_osc_acq_n_56,
      \upsize_buf_reg[7][7]\(6) => U_osc_acq_n_57,
      \upsize_buf_reg[7][7]\(5) => U_osc_acq_n_58,
      \upsize_buf_reg[7][7]\(4) => U_osc_acq_n_59,
      \upsize_buf_reg[7][7]\(3) => U_osc_acq_n_60,
      \upsize_buf_reg[7][7]\(2) => U_osc_acq_n_61,
      \upsize_buf_reg[7][7]\(1) => U_osc_acq_n_62,
      \upsize_buf_reg[7][7]\(0) => U_osc_acq_n_63,
      use_8bit_r_reg_0 => \^cfg_8bit_dat\,
      wr_en => wr_en,
      \xfer_cnt_reg[3]\ => \xfer_cnt_reg[3]\,
      \xfer_cnt_reg[6]\ => \xfer_cnt_reg[6]\
    );
U_osc_acq: entity work.system_rp_oscilloscope_0_osc_acquire
     port map (
      D(9) => U_osc_acq_n_38,
      D(8) => U_osc_acq_n_39,
      D(7) => U_osc_acq_n_40,
      D(6) => U_osc_acq_n_41,
      D(5) => U_osc_acq_n_42,
      D(4) => U_osc_acq_n_43,
      D(3) => U_osc_acq_n_44,
      D(2) => U_osc_acq_n_45,
      D(1) => U_osc_acq_n_46,
      D(0) => U_osc_acq_n_47,
      \FSM_sequential_state_cs_reg[0]_0\ => state_cs_0(0),
      \FSM_sequential_state_cs_reg[1]_0\ => state_cs_0(1),
      \FSM_sequential_state_cs_reg[2]_0\ => state_cs_0(2),
      Q(31 downto 0) => cfg_trig_pre_samp(31 downto 0),
      S(0) => trig_cnt_reg(1),
      acq_tdata(15 downto 0) => acq_tdata(15 downto 0),
      acq_tlast => \^acq_tlast\,
      acq_tvalid => \^acq_tvalid\,
      cfg_event_sel(2 downto 0) => cfg_event_sel(2 downto 0),
      \cfg_event_sel_reg[0]\ => U_osc_acq_n_24,
      \cfg_trig_pre_samp_reg[10]\ => U_osc_acq_n_49,
      \cfg_trig_pre_samp_reg[16]\ => U_osc_acq_n_48,
      \cfg_trig_pre_samp_reg[17]\ => U_osc_acq_n_54,
      \cfg_trig_pre_samp_reg[18]\ => U_osc_acq_n_37,
      \cfg_trig_pre_samp_reg[19]\ => U_osc_acq_n_36,
      \cfg_trig_pre_samp_reg[20]\ => U_osc_acq_n_35,
      \cfg_trig_pre_samp_reg[21]\ => U_osc_acq_n_34,
      \cfg_trig_pre_samp_reg[22]\ => U_osc_acq_n_33,
      \cfg_trig_pre_samp_reg[23]\ => U_osc_acq_n_32,
      \cfg_trig_pre_samp_reg[23]_0\ => U_osc_acq_n_55,
      \cfg_trig_pre_samp_reg[24]\ => U_osc_acq_n_31,
      \cfg_trig_pre_samp_reg[25]\ => U_osc_acq_n_30,
      \cfg_trig_pre_samp_reg[26]\ => U_osc_acq_n_29,
      \cfg_trig_pre_samp_reg[27]\ => U_osc_acq_n_28,
      \cfg_trig_pre_samp_reg[28]\ => U_osc_acq_n_27,
      \cfg_trig_pre_samp_reg[29]\ => U_osc_acq_n_26,
      \cfg_trig_pre_samp_reg[30]\ => U_osc_acq_n_25,
      \cfg_trig_pre_samp_reg[31]\ => U_osc_acq_n_81,
      \cfg_trig_pre_samp_reg[8]\ => U_osc_acq_n_50,
      clear => clear,
      dma_mode => \^dma_mode\,
      event_num_reset_reg => U_osc_acq_n_18,
      event_num_start => event_num_start,
      event_num_stop => event_num_stop,
      event_num_trig => event_num_trig,
      event_num_trig_reg => ctl_trg,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      \m_axis_tdata_reg[0]_0\ => U_osc_trigger_n_15,
      \m_axis_tdata_reg[10]_0\ => U_osc_trigger_n_5,
      \m_axis_tdata_reg[11]_0\ => U_osc_trigger_n_4,
      \m_axis_tdata_reg[12]_0\ => U_osc_trigger_n_3,
      \m_axis_tdata_reg[13]_0\ => U_osc_trigger_n_2,
      \m_axis_tdata_reg[14]_0\ => U_osc_trigger_n_1,
      \m_axis_tdata_reg[15]_0\(7) => U_osc_acq_n_56,
      \m_axis_tdata_reg[15]_0\(6) => U_osc_acq_n_57,
      \m_axis_tdata_reg[15]_0\(5) => U_osc_acq_n_58,
      \m_axis_tdata_reg[15]_0\(4) => U_osc_acq_n_59,
      \m_axis_tdata_reg[15]_0\(3) => U_osc_acq_n_60,
      \m_axis_tdata_reg[15]_0\(2) => U_osc_acq_n_61,
      \m_axis_tdata_reg[15]_0\(1) => U_osc_acq_n_62,
      \m_axis_tdata_reg[15]_0\(0) => U_osc_acq_n_63,
      \m_axis_tdata_reg[15]_1\(7) => U_osc_acq_n_64,
      \m_axis_tdata_reg[15]_1\(6) => U_osc_acq_n_65,
      \m_axis_tdata_reg[15]_1\(5) => U_osc_acq_n_66,
      \m_axis_tdata_reg[15]_1\(4) => U_osc_acq_n_67,
      \m_axis_tdata_reg[15]_1\(3) => U_osc_acq_n_68,
      \m_axis_tdata_reg[15]_1\(2) => U_osc_acq_n_69,
      \m_axis_tdata_reg[15]_1\(1) => U_osc_acq_n_70,
      \m_axis_tdata_reg[15]_1\(0) => U_osc_acq_n_71,
      \m_axis_tdata_reg[15]_2\(7 downto 0) => data1(7 downto 0),
      \m_axis_tdata_reg[15]_3\ => U_osc_trigger_n_0,
      \m_axis_tdata_reg[1]_0\ => U_osc_trigger_n_14,
      \m_axis_tdata_reg[2]_0\ => U_osc_trigger_n_13,
      \m_axis_tdata_reg[3]_0\ => U_osc_trigger_n_12,
      \m_axis_tdata_reg[4]_0\ => U_osc_trigger_n_11,
      \m_axis_tdata_reg[5]_0\ => U_osc_trigger_n_10,
      \m_axis_tdata_reg[6]_0\ => U_osc_trigger_n_9,
      \m_axis_tdata_reg[7]_0\ => U_osc_trigger_n_8,
      \m_axis_tdata_reg[8]_0\ => U_osc_trigger_n_7,
      \m_axis_tdata_reg[9]_0\ => U_osc_trigger_n_6,
      m_axis_tvalid0 => m_axis_tvalid0,
      \reg_rd_data[30]_i_2__0\ => \reg_rd_data[31]_i_11__0_n_0\,
      \reg_rd_data[31]_i_3__0\(31 downto 0) => cfg_trig_post_samp(31 downto 0),
      \reg_rd_data_reg[11]\ => U_dma_s2mm_n_168,
      \reg_rd_data_reg[11]_0\ => \reg_rd_data[11]_i_4__0_n_0\,
      \reg_rd_data_reg[12]\ => U_dma_s2mm_n_169,
      \reg_rd_data_reg[12]_0\ => \reg_rd_data[12]_i_4__0_n_0\,
      \reg_rd_data_reg[13]\ => U_dma_s2mm_n_170,
      \reg_rd_data_reg[13]_0\ => \reg_rd_data[13]_i_4__0_n_0\,
      \reg_rd_data_reg[14]\ => U_dma_s2mm_n_171,
      \reg_rd_data_reg[14]_0\ => \reg_rd_data[14]_i_4__0_n_0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data[15]_i_2_n_0\,
      \reg_rd_data_reg[15]_0\ => U_dma_s2mm_n_161,
      \reg_rd_data_reg[15]_1\ => \reg_rd_data[15]_i_5__0_n_0\,
      \reg_rd_data_reg[15]_2\ => \reg_rd_data[15]_i_6__0_n_0\,
      \reg_rd_data_reg[17]\ => \reg_rd_data[17]_i_3__0_n_0\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data[2]_i_4__0_n_0\,
      \reg_rd_data_reg[17]_1\ => \reg_rd_data[17]_i_7__0_n_0\,
      \reg_rd_data_reg[17]_2\ => \reg_rd_data[31]_i_2__0_n_0\,
      \reg_rd_data_reg[17]_3\ => \reg_rd_data[17]_i_4__0_n_0\,
      \reg_rd_data_reg[17]_4\ => U_dma_s2mm_n_172,
      \reg_rd_data_reg[17]_5\ => \reg_rd_data[17]_i_6__0_n_0\,
      \reg_rd_data_reg[1]\ => \reg_rd_data[31]_i_4__0_n_0\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data[31]_i_5__0_n_0\,
      \reg_rd_data_reg[1]_1\(0) => clk_cnt_reg(1),
      \reg_rd_data_reg[1]_2\ => \reg_rd_data[1]_i_3__0_n_0\,
      \reg_rd_data_reg[1]_3\ => \reg_rd_data[3]_i_4__0_n_0\,
      \reg_rd_data_reg[1]_4\ => U_dma_s2mm_n_162,
      \reg_rd_data_reg[2]_i_3__0\ => \reg_rd_data[2]_i_16__0_n_0\,
      \reg_rd_data_reg[2]_i_3__0_0\ => \reg_rd_data[2]_i_17__0_n_0\,
      \reg_rd_data_reg[5]\(5 downto 0) => cfg_trig_mask(5 downto 0),
      \reg_rd_data_reg[6]\ => U_dma_s2mm_n_163,
      \reg_rd_data_reg[6]_0\ => \reg_rd_data[6]_i_4__0_n_0\,
      \reg_rd_data_reg[7]\ => U_dma_s2mm_n_164,
      \reg_rd_data_reg[7]_0\ => \reg_rd_data[7]_i_4__0_n_0\,
      \reg_rd_data_reg[9]\ => U_dma_s2mm_n_167,
      \reg_rd_data_reg[9]_0\ => \reg_rd_data[9]_i_4__0_n_0\,
      sts_acquire_reg_0 => U_osc_acq_n_82,
      sts_acquire_reg_1 => U_dma_s2mm_n_155,
      sts_start_reg_0 => U_osc_acq_n_80,
      \sts_trig_post_cnt_reg[0]_0\ => event_num_reset_reg_n_0,
      \sts_trig_pre_cnt_reg[3]_0\ => U_osc_acq_n_53,
      \sts_trig_pre_cnt_reg[4]_0\ => U_osc_acq_n_52,
      \sts_trig_pre_cnt_reg[5]_0\ => U_osc_acq_n_51,
      sts_trig_reg_0(0) => sts_trig_reg(0),
      sts_trig_reg_1 => sts_trig_reg_0,
      trig_ip(5 downto 0) => trig_ip(5 downto 0),
      trig_tvalid => trig_tvalid,
      \upsize_buf_reg[0][7]\ => \^cfg_8bit_dat\,
      \upsize_buf_reg[2][0]\ => U_dma_s2mm_n_160,
      \upsize_buf_reg[7][0]\ => U_dma_s2mm_n_118,
      \upsize_buf_reg[7][0]_0\ => U_dma_s2mm_n_153,
      \upsize_buf_reg[7][1]\ => U_dma_s2mm_n_152,
      \upsize_buf_reg[7][2]\ => U_dma_s2mm_n_151,
      \upsize_buf_reg[7][3]\ => U_dma_s2mm_n_150,
      \upsize_buf_reg[7][4]\ => U_dma_s2mm_n_149,
      \upsize_buf_reg[7][5]\ => U_dma_s2mm_n_148,
      \upsize_buf_reg[7][6]\ => U_dma_s2mm_n_147,
      \upsize_buf_reg[7][7]\ => U_dma_s2mm_n_146
    );
U_osc_calib: entity work.system_rp_oscilloscope_0_osc_calib
     port map (
      CO(0) => dec_valid,
      D(15 downto 0) => filt_tdata(15 downto 0),
      O(3) => U_osc_calib_n_16,
      O(2) => U_osc_calib_n_17,
      O(1) => U_osc_calib_n_18,
      O(0) => U_osc_calib_n_19,
      Q(1) => \cfg_loopback_reg_n_0_[12]\,
      Q(0) => \cfg_loopback_reg_n_0_[4]\,
      S(3) => U_osc_decimator_n_27,
      S(2) => U_osc_decimator_n_28,
      S(1) => U_osc_decimator_n_29,
      S(0) => U_osc_decimator_n_30,
      \adc_sum_reg[11]\(3) => U_osc_decimator_n_35,
      \adc_sum_reg[11]\(2) => U_osc_decimator_n_36,
      \adc_sum_reg[11]\(1) => U_osc_decimator_n_37,
      \adc_sum_reg[11]\(0) => U_osc_decimator_n_38,
      \adc_sum_reg[15]\(3) => U_osc_decimator_n_39,
      \adc_sum_reg[15]\(2) => U_osc_decimator_n_40,
      \adc_sum_reg[15]\(1) => U_osc_decimator_n_41,
      \adc_sum_reg[15]\(0) => U_osc_decimator_n_42,
      \adc_sum_reg[19]\(3) => U_osc_decimator_n_43,
      \adc_sum_reg[19]\(2) => U_osc_decimator_n_44,
      \adc_sum_reg[19]\(1) => U_osc_decimator_n_45,
      \adc_sum_reg[19]\(0) => U_osc_decimator_n_46,
      \adc_sum_reg[23]\(3) => U_osc_decimator_n_47,
      \adc_sum_reg[23]\(2) => U_osc_decimator_n_48,
      \adc_sum_reg[23]\(1) => U_osc_decimator_n_49,
      \adc_sum_reg[23]\(0) => U_osc_decimator_n_50,
      \adc_sum_reg[27]\(3) => U_osc_decimator_n_51,
      \adc_sum_reg[27]\(2) => U_osc_decimator_n_52,
      \adc_sum_reg[27]\(1) => U_osc_decimator_n_53,
      \adc_sum_reg[27]\(0) => U_osc_decimator_n_54,
      \adc_sum_reg[31]\(13 downto 0) => Q(13 downto 0),
      \adc_sum_reg[31]_0\(3) => U_osc_decimator_n_4,
      \adc_sum_reg[31]_0\(2) => U_osc_decimator_n_5,
      \adc_sum_reg[31]_0\(1) => U_osc_decimator_n_6,
      \adc_sum_reg[31]_0\(0) => U_osc_decimator_n_7,
      \adc_sum_reg[7]\(3) => U_osc_decimator_n_31,
      \adc_sum_reg[7]\(2) => U_osc_decimator_n_32,
      \adc_sum_reg[7]\(1) => U_osc_decimator_n_33,
      \adc_sum_reg[7]\(0) => U_osc_decimator_n_34,
      gain_calc_r_reg_0(15 downto 0) => cfg_calib_gain(15 downto 0),
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      \m_axis_tdata_reg[11]_0\(3) => U_osc_calib_n_24,
      \m_axis_tdata_reg[11]_0\(2) => U_osc_calib_n_25,
      \m_axis_tdata_reg[11]_0\(1) => U_osc_calib_n_26,
      \m_axis_tdata_reg[11]_0\(0) => U_osc_calib_n_27,
      \m_axis_tdata_reg[15]_0\(3) => U_osc_calib_n_28,
      \m_axis_tdata_reg[15]_0\(2) => U_osc_calib_n_29,
      \m_axis_tdata_reg[15]_0\(1) => U_osc_calib_n_30,
      \m_axis_tdata_reg[15]_0\(0) => U_osc_calib_n_31,
      \m_axis_tdata_reg[15]_1\(3) => U_osc_calib_n_32,
      \m_axis_tdata_reg[15]_1\(2) => U_osc_calib_n_33,
      \m_axis_tdata_reg[15]_1\(1) => U_osc_calib_n_34,
      \m_axis_tdata_reg[15]_1\(0) => U_osc_calib_n_35,
      \m_axis_tdata_reg[15]_2\(3) => U_osc_calib_n_36,
      \m_axis_tdata_reg[15]_2\(2) => U_osc_calib_n_37,
      \m_axis_tdata_reg[15]_2\(1) => U_osc_calib_n_38,
      \m_axis_tdata_reg[15]_2\(0) => U_osc_calib_n_39,
      \m_axis_tdata_reg[15]_3\(3) => U_osc_calib_n_40,
      \m_axis_tdata_reg[15]_3\(2) => U_osc_calib_n_41,
      \m_axis_tdata_reg[15]_3\(1) => U_osc_calib_n_42,
      \m_axis_tdata_reg[15]_3\(0) => U_osc_calib_n_43,
      \m_axis_tdata_reg[15]_4\(3) => U_osc_calib_n_44,
      \m_axis_tdata_reg[15]_4\(2) => U_osc_calib_n_45,
      \m_axis_tdata_reg[15]_4\(1) => U_osc_calib_n_46,
      \m_axis_tdata_reg[15]_4\(0) => U_osc_calib_n_47,
      \m_axis_tdata_reg[7]_0\(3) => U_osc_calib_n_20,
      \m_axis_tdata_reg[7]_0\(2) => U_osc_calib_n_21,
      \m_axis_tdata_reg[7]_0\(1) => U_osc_calib_n_22,
      \m_axis_tdata_reg[7]_0\(0) => U_osc_calib_n_23,
      \offset_reg_reg[15]_0\(15 downto 0) => cfg_calib_offset(15 downto 0),
      ramp_sig_reg(15 downto 0) => ramp_sig_reg(15 downto 0),
      ramp_sig_reg_0_sp_1 => U_osc_calib_n_0,
      ramp_sig_reg_10_sp_1 => U_osc_calib_n_10,
      ramp_sig_reg_11_sp_1 => U_osc_calib_n_11,
      ramp_sig_reg_12_sp_1 => U_osc_calib_n_12,
      ramp_sig_reg_13_sp_1 => U_osc_calib_n_13,
      ramp_sig_reg_14_sp_1 => U_osc_calib_n_14,
      ramp_sig_reg_15_sp_1 => U_osc_calib_n_15,
      ramp_sig_reg_1_sp_1 => U_osc_calib_n_1,
      ramp_sig_reg_2_sp_1 => U_osc_calib_n_2,
      ramp_sig_reg_3_sp_1 => U_osc_calib_n_3,
      ramp_sig_reg_4_sp_1 => U_osc_calib_n_4,
      ramp_sig_reg_5_sp_1 => U_osc_calib_n_5,
      ramp_sig_reg_6_sp_1 => U_osc_calib_n_6,
      ramp_sig_reg_7_sp_1 => U_osc_calib_n_7,
      ramp_sig_reg_8_sp_1 => U_osc_calib_n_8,
      ramp_sig_reg_9_sp_1 => U_osc_calib_n_9
    );
U_osc_decimator: entity work.system_rp_oscilloscope_0_osc_decimator
     port map (
      CO(0) => dec_valid,
      O(3) => U_osc_calib_n_16,
      O(2) => U_osc_calib_n_17,
      O(1) => U_osc_calib_n_18,
      O(0) => U_osc_calib_n_19,
      Q(16 downto 0) => cfg_dec_factor(16 downto 0),
      S(3) => U_osc_decimator_n_27,
      S(2) => U_osc_decimator_n_28,
      S(1) => U_osc_decimator_n_29,
      S(0) => U_osc_decimator_n_30,
      \adc_dec_cnt_reg[16]_0\ => event_num_reset_reg_n_0,
      \adc_sum_reg[11]_0\(3) => U_osc_decimator_n_35,
      \adc_sum_reg[11]_0\(2) => U_osc_decimator_n_36,
      \adc_sum_reg[11]_0\(1) => U_osc_decimator_n_37,
      \adc_sum_reg[11]_0\(0) => U_osc_decimator_n_38,
      \adc_sum_reg[11]_1\(3) => U_osc_calib_n_24,
      \adc_sum_reg[11]_1\(2) => U_osc_calib_n_25,
      \adc_sum_reg[11]_1\(1) => U_osc_calib_n_26,
      \adc_sum_reg[11]_1\(0) => U_osc_calib_n_27,
      \adc_sum_reg[11]_2\ => U_osc_calib_n_8,
      \adc_sum_reg[11]_3\ => U_osc_calib_n_9,
      \adc_sum_reg[11]_4\ => U_osc_calib_n_10,
      \adc_sum_reg[11]_5\ => U_osc_calib_n_11,
      \adc_sum_reg[15]_0\(3) => U_osc_decimator_n_39,
      \adc_sum_reg[15]_0\(2) => U_osc_decimator_n_40,
      \adc_sum_reg[15]_0\(1) => U_osc_decimator_n_41,
      \adc_sum_reg[15]_0\(0) => U_osc_decimator_n_42,
      \adc_sum_reg[15]_1\(3) => U_osc_calib_n_28,
      \adc_sum_reg[15]_1\(2) => U_osc_calib_n_29,
      \adc_sum_reg[15]_1\(1) => U_osc_calib_n_30,
      \adc_sum_reg[15]_1\(0) => U_osc_calib_n_31,
      \adc_sum_reg[15]_2\ => U_osc_calib_n_12,
      \adc_sum_reg[15]_3\ => U_osc_calib_n_13,
      \adc_sum_reg[15]_4\ => U_osc_calib_n_14,
      \adc_sum_reg[15]_5\ => U_osc_calib_n_15,
      \adc_sum_reg[19]_0\(3) => U_osc_decimator_n_43,
      \adc_sum_reg[19]_0\(2) => U_osc_decimator_n_44,
      \adc_sum_reg[19]_0\(1) => U_osc_decimator_n_45,
      \adc_sum_reg[19]_0\(0) => U_osc_decimator_n_46,
      \adc_sum_reg[19]_1\(3) => U_osc_calib_n_32,
      \adc_sum_reg[19]_1\(2) => U_osc_calib_n_33,
      \adc_sum_reg[19]_1\(1) => U_osc_calib_n_34,
      \adc_sum_reg[19]_1\(0) => U_osc_calib_n_35,
      \adc_sum_reg[23]_0\(3) => U_osc_decimator_n_47,
      \adc_sum_reg[23]_0\(2) => U_osc_decimator_n_48,
      \adc_sum_reg[23]_0\(1) => U_osc_decimator_n_49,
      \adc_sum_reg[23]_0\(0) => U_osc_decimator_n_50,
      \adc_sum_reg[23]_1\(3) => U_osc_calib_n_36,
      \adc_sum_reg[23]_1\(2) => U_osc_calib_n_37,
      \adc_sum_reg[23]_1\(1) => U_osc_calib_n_38,
      \adc_sum_reg[23]_1\(0) => U_osc_calib_n_39,
      \adc_sum_reg[27]_0\(3) => U_osc_decimator_n_51,
      \adc_sum_reg[27]_0\(2) => U_osc_decimator_n_52,
      \adc_sum_reg[27]_0\(1) => U_osc_decimator_n_53,
      \adc_sum_reg[27]_0\(0) => U_osc_decimator_n_54,
      \adc_sum_reg[27]_1\(3) => U_osc_calib_n_40,
      \adc_sum_reg[27]_1\(2) => U_osc_calib_n_41,
      \adc_sum_reg[27]_1\(1) => U_osc_calib_n_42,
      \adc_sum_reg[27]_1\(0) => U_osc_calib_n_43,
      \adc_sum_reg[31]_0\(3) => U_osc_decimator_n_4,
      \adc_sum_reg[31]_0\(2) => U_osc_decimator_n_5,
      \adc_sum_reg[31]_0\(1) => U_osc_decimator_n_6,
      \adc_sum_reg[31]_0\(0) => U_osc_decimator_n_7,
      \adc_sum_reg[31]_1\ => U_osc_acq_n_18,
      \adc_sum_reg[31]_2\(3) => U_osc_calib_n_44,
      \adc_sum_reg[31]_2\(2) => U_osc_calib_n_45,
      \adc_sum_reg[31]_2\(1) => U_osc_calib_n_46,
      \adc_sum_reg[31]_2\(0) => U_osc_calib_n_47,
      \adc_sum_reg[3]_0\ => U_osc_calib_n_0,
      \adc_sum_reg[3]_1\ => U_osc_calib_n_1,
      \adc_sum_reg[3]_2\ => U_osc_calib_n_2,
      \adc_sum_reg[3]_3\ => U_osc_calib_n_3,
      \adc_sum_reg[7]_0\(3) => U_osc_decimator_n_31,
      \adc_sum_reg[7]_0\(2) => U_osc_decimator_n_32,
      \adc_sum_reg[7]_0\(1) => U_osc_decimator_n_33,
      \adc_sum_reg[7]_0\(0) => U_osc_decimator_n_34,
      \adc_sum_reg[7]_1\(3) => U_osc_calib_n_20,
      \adc_sum_reg[7]_1\(2) => U_osc_calib_n_21,
      \adc_sum_reg[7]_1\(1) => U_osc_calib_n_22,
      \adc_sum_reg[7]_1\(0) => U_osc_calib_n_23,
      \adc_sum_reg[7]_2\ => U_osc_calib_n_4,
      \adc_sum_reg[7]_3\ => U_osc_calib_n_5,
      \adc_sum_reg[7]_4\ => U_osc_calib_n_6,
      \adc_sum_reg[7]_5\ => U_osc_calib_n_7,
      \cfg_trig_high_level_reg[15]\(0) => \cfg_trig_high_level_reg[15]_0\(0),
      clear => clear,
      dec_tvalid => \^dec_tvalid\,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      \m_axis_tdata_reg[15]_0\(15 downto 0) => dec_tdata(15 downto 0),
      \m_axis_tdata_reg[15]_1\(0) => CO(0),
      \m_axis_tdata_reg[15]_2\(0) => \m_axis_tdata_reg[15]\(0),
      m_axis_tvalid_reg_0 => U_osc_decimator_n_3,
      m_axis_tvalid_reg_1 => \^cfg_avg_en\,
      trig_detect_reg => trig_detect_reg_0,
      trig_detect_reg_0 => \^cfg_trig_edge\,
      \trig_detect_reg_i_3__0_0\(15 downto 0) => cfg_trig_high_level(15 downto 0),
      \trig_detect_reg_i_5__0_0\(15 downto 0) => cfg_trig_low_level(15 downto 0)
    );
U_osc_trigger: entity work.system_rp_oscilloscope_0_osc_trigger
     port map (
      dec_tvalid => \^dec_tvalid\,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      \m_axis_tdata_reg[0]\ => U_osc_trigger_n_15,
      \m_axis_tdata_reg[10]\ => U_osc_trigger_n_5,
      \m_axis_tdata_reg[11]\ => U_osc_trigger_n_4,
      \m_axis_tdata_reg[12]\ => U_osc_trigger_n_3,
      \m_axis_tdata_reg[13]\ => U_osc_trigger_n_2,
      \m_axis_tdata_reg[14]\ => U_osc_trigger_n_1,
      \m_axis_tdata_reg[15]\ => U_osc_trigger_n_0,
      \m_axis_tdata_reg[15]_0\(15 downto 0) => dec_tdata(15 downto 0),
      \m_axis_tdata_reg[1]\ => U_osc_trigger_n_14,
      \m_axis_tdata_reg[2]\ => U_osc_trigger_n_13,
      \m_axis_tdata_reg[3]\ => U_osc_trigger_n_12,
      \m_axis_tdata_reg[4]\ => U_osc_trigger_n_11,
      \m_axis_tdata_reg[5]\ => U_osc_trigger_n_10,
      \m_axis_tdata_reg[6]\ => U_osc_trigger_n_9,
      \m_axis_tdata_reg[7]\ => U_osc_trigger_n_8,
      \m_axis_tdata_reg[8]\ => U_osc_trigger_n_7,
      \m_axis_tdata_reg[9]\ => U_osc_trigger_n_6,
      m_axis_tvalid0 => m_axis_tvalid0,
      m_axis_tvalid_reg_0 => U_osc_acq_n_82,
      osc2_trig_op => osc2_trig_op,
      osc2_trig_op_0 => \^cfg_trig_edge\,
      trig_detect_reg_0 => trig_detect_reg,
      trig_detect_reg_1 => U_osc_decimator_n_3,
      trig_tvalid => trig_tvalid
    );
\bb_mult_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(3),
      O => \^s_axi_reg_araddr[7]_1\
    );
cfg_8bit_dat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(2),
      O => \s_axi_reg_araddr[4]_1\
    );
cfg_8bit_dat_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(5),
      O => \s_axi_reg_araddr[3]_0\
    );
cfg_8bit_dat_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => cfg_8bit_dat_reg_0,
      Q => \^cfg_8bit_dat\,
      R => clear
    );
\cfg_avg_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(3),
      O => \s_axi_reg_araddr[5]\
    );
cfg_avg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => cfg_avg_en_reg_0,
      Q => \^cfg_avg_en\,
      R => clear
    );
\cfg_calib_gain[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => \^osc2_reg_wr_we\,
      I2 => \cfg_trig_pre_samp_reg[0]_0\,
      I3 => bram_addr_a(6),
      I4 => \cfg_calib_gain[15]_i_2_n_0\,
      I5 => \^s_axi_reg_araddr[7]_1\,
      O => cfg_calib_gain0
    );
\cfg_calib_gain[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(5),
      O => \cfg_calib_gain[15]_i_2_n_0\
    );
\cfg_calib_gain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(0),
      Q => cfg_calib_gain(0),
      R => clear
    );
\cfg_calib_gain_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(10),
      Q => cfg_calib_gain(10),
      R => clear
    );
\cfg_calib_gain_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(11),
      Q => cfg_calib_gain(11),
      R => clear
    );
\cfg_calib_gain_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(12),
      Q => cfg_calib_gain(12),
      R => clear
    );
\cfg_calib_gain_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(13),
      Q => cfg_calib_gain(13),
      R => clear
    );
\cfg_calib_gain_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(14),
      Q => cfg_calib_gain(14),
      R => clear
    );
\cfg_calib_gain_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(15),
      Q => cfg_calib_gain(15),
      S => clear
    );
\cfg_calib_gain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(1),
      Q => cfg_calib_gain(1),
      R => clear
    );
\cfg_calib_gain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(2),
      Q => cfg_calib_gain(2),
      R => clear
    );
\cfg_calib_gain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(3),
      Q => cfg_calib_gain(3),
      R => clear
    );
\cfg_calib_gain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(4),
      Q => cfg_calib_gain(4),
      R => clear
    );
\cfg_calib_gain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(5),
      Q => cfg_calib_gain(5),
      R => clear
    );
\cfg_calib_gain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(6),
      Q => cfg_calib_gain(6),
      R => clear
    );
\cfg_calib_gain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(7),
      Q => cfg_calib_gain(7),
      R => clear
    );
\cfg_calib_gain_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(8),
      Q => cfg_calib_gain(8),
      R => clear
    );
\cfg_calib_gain_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_gain0,
      D => bram_wrdata_a(9),
      Q => cfg_calib_gain(9),
      R => clear
    );
\cfg_calib_offset[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(2),
      I2 => \^osc2_reg_wr_we\,
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(7),
      I5 => \^s_axi_reg_araddr[3]\,
      O => cfg_calib_offset0
    );
\cfg_calib_offset[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(3),
      I3 => bram_addr_a(5),
      O => \^s_axi_reg_araddr[3]\
    );
\cfg_calib_offset[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram_addr_a(4),
      I1 => bram_addr_a(5),
      O => \^s_axi_reg_araddr[4]\
    );
\cfg_calib_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(0),
      Q => cfg_calib_offset(0),
      R => clear
    );
\cfg_calib_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(10),
      Q => cfg_calib_offset(10),
      R => clear
    );
\cfg_calib_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(11),
      Q => cfg_calib_offset(11),
      R => clear
    );
\cfg_calib_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(12),
      Q => cfg_calib_offset(12),
      R => clear
    );
\cfg_calib_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(13),
      Q => cfg_calib_offset(13),
      R => clear
    );
\cfg_calib_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(14),
      Q => cfg_calib_offset(14),
      R => clear
    );
\cfg_calib_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(15),
      Q => cfg_calib_offset(15),
      R => clear
    );
\cfg_calib_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(1),
      Q => cfg_calib_offset(1),
      R => clear
    );
\cfg_calib_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(2),
      Q => cfg_calib_offset(2),
      R => clear
    );
\cfg_calib_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(3),
      Q => cfg_calib_offset(3),
      R => clear
    );
\cfg_calib_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(4),
      Q => cfg_calib_offset(4),
      R => clear
    );
\cfg_calib_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(5),
      Q => cfg_calib_offset(5),
      R => clear
    );
\cfg_calib_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(6),
      Q => cfg_calib_offset(6),
      R => clear
    );
\cfg_calib_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(7),
      Q => cfg_calib_offset(7),
      R => clear
    );
\cfg_calib_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(8),
      Q => cfg_calib_offset(8),
      R => clear
    );
\cfg_calib_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_calib_offset0,
      D => bram_wrdata_a(9),
      Q => cfg_calib_offset(9),
      R => clear
    );
\cfg_dec_factor[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \cfg_trig_pre_samp_reg[0]_0\,
      I1 => \^s_axi_reg_araddr[4]\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      I5 => \cfg_dec_factor_reg[0]_0\,
      O => cfg_dec_factor0
    );
\cfg_dec_factor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(0),
      Q => cfg_dec_factor(0),
      R => clear
    );
\cfg_dec_factor_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(10),
      Q => cfg_dec_factor(10),
      R => clear
    );
\cfg_dec_factor_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(11),
      Q => cfg_dec_factor(11),
      R => clear
    );
\cfg_dec_factor_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(12),
      Q => cfg_dec_factor(12),
      R => clear
    );
\cfg_dec_factor_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(13),
      Q => cfg_dec_factor(13),
      R => clear
    );
\cfg_dec_factor_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(14),
      Q => cfg_dec_factor(14),
      R => clear
    );
\cfg_dec_factor_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(15),
      Q => cfg_dec_factor(15),
      R => clear
    );
\cfg_dec_factor_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(16),
      Q => cfg_dec_factor(16),
      R => clear
    );
\cfg_dec_factor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(1),
      Q => cfg_dec_factor(1),
      R => clear
    );
\cfg_dec_factor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(2),
      Q => cfg_dec_factor(2),
      R => clear
    );
\cfg_dec_factor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(3),
      Q => cfg_dec_factor(3),
      R => clear
    );
\cfg_dec_factor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(4),
      Q => cfg_dec_factor(4),
      R => clear
    );
\cfg_dec_factor_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(5),
      Q => cfg_dec_factor(5),
      R => clear
    );
\cfg_dec_factor_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(6),
      Q => cfg_dec_factor(6),
      R => clear
    );
\cfg_dec_factor_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(7),
      Q => cfg_dec_factor(7),
      R => clear
    );
\cfg_dec_factor_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(8),
      Q => cfg_dec_factor(8),
      R => clear
    );
\cfg_dec_factor_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_factor0,
      D => bram_wrdata_a(9),
      Q => cfg_dec_factor(9),
      R => clear
    );
\cfg_dec_rshift[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => \cfg_trig_pre_samp_reg[0]_0\,
      I2 => \^osc2_reg_wr_we\,
      I3 => bram_addr_a(2),
      I4 => \^s_axi_reg_araddr[4]\,
      I5 => \cfg_dec_factor_reg[0]_0\,
      O => cfg_dec_rshift0
    );
\cfg_dec_rshift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_rshift0,
      D => bram_wrdata_a(0),
      Q => cfg_dec_rshift(0),
      R => clear
    );
\cfg_dec_rshift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_rshift0,
      D => bram_wrdata_a(1),
      Q => cfg_dec_rshift(1),
      R => clear
    );
\cfg_dec_rshift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_rshift0,
      D => bram_wrdata_a(2),
      Q => cfg_dec_rshift(2),
      R => clear
    );
\cfg_dec_rshift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dec_rshift0,
      D => bram_wrdata_a(3),
      Q => cfg_dec_rshift(3),
      R => clear
    );
\cfg_dma_buf_size[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_dfilt_n_20,
      I1 => bram_addr_a(7),
      I2 => \^osc2_reg_wr_we\,
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(4),
      O => cfg_dma_buf_size0
    );
\cfg_dma_buf_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(0),
      Q => cfg_dma_buf_size(0),
      R => clear
    );
\cfg_dma_buf_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(10),
      Q => cfg_dma_buf_size(10),
      R => clear
    );
\cfg_dma_buf_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(11),
      Q => cfg_dma_buf_size(11),
      R => clear
    );
\cfg_dma_buf_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(12),
      Q => cfg_dma_buf_size(12),
      R => clear
    );
\cfg_dma_buf_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(13),
      Q => cfg_dma_buf_size(13),
      R => clear
    );
\cfg_dma_buf_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(14),
      Q => cfg_dma_buf_size(14),
      R => clear
    );
\cfg_dma_buf_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(15),
      Q => cfg_dma_buf_size(15),
      R => clear
    );
\cfg_dma_buf_size_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(16),
      Q => cfg_dma_buf_size(16),
      R => clear
    );
\cfg_dma_buf_size_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(17),
      Q => cfg_dma_buf_size(17),
      R => clear
    );
\cfg_dma_buf_size_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(18),
      Q => cfg_dma_buf_size(18),
      R => clear
    );
\cfg_dma_buf_size_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(19),
      Q => cfg_dma_buf_size(19),
      R => clear
    );
\cfg_dma_buf_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(1),
      Q => cfg_dma_buf_size(1),
      R => clear
    );
\cfg_dma_buf_size_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(20),
      Q => cfg_dma_buf_size(20),
      R => clear
    );
\cfg_dma_buf_size_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(21),
      Q => cfg_dma_buf_size(21),
      R => clear
    );
\cfg_dma_buf_size_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(22),
      Q => cfg_dma_buf_size(22),
      R => clear
    );
\cfg_dma_buf_size_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(23),
      Q => cfg_dma_buf_size(23),
      R => clear
    );
\cfg_dma_buf_size_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(24),
      Q => cfg_dma_buf_size(24),
      R => clear
    );
\cfg_dma_buf_size_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(25),
      Q => cfg_dma_buf_size(25),
      R => clear
    );
\cfg_dma_buf_size_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(26),
      Q => cfg_dma_buf_size(26),
      R => clear
    );
\cfg_dma_buf_size_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(27),
      Q => cfg_dma_buf_size(27),
      R => clear
    );
\cfg_dma_buf_size_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(28),
      Q => cfg_dma_buf_size(28),
      R => clear
    );
\cfg_dma_buf_size_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(29),
      Q => cfg_dma_buf_size(29),
      R => clear
    );
\cfg_dma_buf_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(2),
      Q => cfg_dma_buf_size(2),
      R => clear
    );
\cfg_dma_buf_size_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(30),
      Q => cfg_dma_buf_size(30),
      R => clear
    );
\cfg_dma_buf_size_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(31),
      Q => cfg_dma_buf_size(31),
      R => clear
    );
\cfg_dma_buf_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(3),
      Q => cfg_dma_buf_size(3),
      R => clear
    );
\cfg_dma_buf_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(4),
      Q => cfg_dma_buf_size(4),
      R => clear
    );
\cfg_dma_buf_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(5),
      Q => cfg_dma_buf_size(5),
      R => clear
    );
\cfg_dma_buf_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(6),
      Q => cfg_dma_buf_size(6),
      R => clear
    );
\cfg_dma_buf_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(7),
      Q => cfg_dma_buf_size(7),
      R => clear
    );
\cfg_dma_buf_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(8),
      Q => cfg_dma_buf_size(8),
      R => clear
    );
\cfg_dma_buf_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_buf_size0,
      D => bram_wrdata_a(9),
      Q => cfg_dma_buf_size(9),
      R => clear
    );
\cfg_dma_dst_addr1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \cfg_dma_dst_addr1[31]_i_2_n_0\,
      I1 => \cfg_dma_dst_addr1_reg[0]_0\,
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(2),
      I4 => \^osc2_reg_wr_we\,
      I5 => \^s_axi_reg_araddr[7]\,
      O => cfg_dma_dst_addr10
    );
\cfg_dma_dst_addr1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(3),
      O => \cfg_dma_dst_addr1[31]_i_2_n_0\
    );
\cfg_dma_dst_addr1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(0),
      Q => cfg_dma_dst_addr1(0),
      R => clear
    );
\cfg_dma_dst_addr1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(10),
      Q => cfg_dma_dst_addr1(10),
      R => clear
    );
\cfg_dma_dst_addr1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(11),
      Q => cfg_dma_dst_addr1(11),
      R => clear
    );
\cfg_dma_dst_addr1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(12),
      Q => cfg_dma_dst_addr1(12),
      R => clear
    );
\cfg_dma_dst_addr1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(13),
      Q => cfg_dma_dst_addr1(13),
      R => clear
    );
\cfg_dma_dst_addr1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(14),
      Q => cfg_dma_dst_addr1(14),
      R => clear
    );
\cfg_dma_dst_addr1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(15),
      Q => cfg_dma_dst_addr1(15),
      R => clear
    );
\cfg_dma_dst_addr1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(16),
      Q => cfg_dma_dst_addr1(16),
      R => clear
    );
\cfg_dma_dst_addr1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(17),
      Q => cfg_dma_dst_addr1(17),
      R => clear
    );
\cfg_dma_dst_addr1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(18),
      Q => cfg_dma_dst_addr1(18),
      R => clear
    );
\cfg_dma_dst_addr1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(19),
      Q => cfg_dma_dst_addr1(19),
      R => clear
    );
\cfg_dma_dst_addr1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(1),
      Q => cfg_dma_dst_addr1(1),
      R => clear
    );
\cfg_dma_dst_addr1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(20),
      Q => cfg_dma_dst_addr1(20),
      R => clear
    );
\cfg_dma_dst_addr1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(21),
      Q => cfg_dma_dst_addr1(21),
      R => clear
    );
\cfg_dma_dst_addr1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(22),
      Q => cfg_dma_dst_addr1(22),
      R => clear
    );
\cfg_dma_dst_addr1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(23),
      Q => cfg_dma_dst_addr1(23),
      R => clear
    );
\cfg_dma_dst_addr1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(24),
      Q => cfg_dma_dst_addr1(24),
      R => clear
    );
\cfg_dma_dst_addr1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(25),
      Q => cfg_dma_dst_addr1(25),
      R => clear
    );
\cfg_dma_dst_addr1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(26),
      Q => cfg_dma_dst_addr1(26),
      R => clear
    );
\cfg_dma_dst_addr1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(27),
      Q => cfg_dma_dst_addr1(27),
      R => clear
    );
\cfg_dma_dst_addr1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(28),
      Q => cfg_dma_dst_addr1(28),
      R => clear
    );
\cfg_dma_dst_addr1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(29),
      Q => cfg_dma_dst_addr1(29),
      R => clear
    );
\cfg_dma_dst_addr1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(2),
      Q => cfg_dma_dst_addr1(2),
      R => clear
    );
\cfg_dma_dst_addr1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(30),
      Q => cfg_dma_dst_addr1(30),
      R => clear
    );
\cfg_dma_dst_addr1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(31),
      Q => cfg_dma_dst_addr1(31),
      R => clear
    );
\cfg_dma_dst_addr1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(3),
      Q => cfg_dma_dst_addr1(3),
      R => clear
    );
\cfg_dma_dst_addr1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(4),
      Q => cfg_dma_dst_addr1(4),
      R => clear
    );
\cfg_dma_dst_addr1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(5),
      Q => cfg_dma_dst_addr1(5),
      R => clear
    );
\cfg_dma_dst_addr1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(6),
      Q => cfg_dma_dst_addr1(6),
      R => clear
    );
\cfg_dma_dst_addr1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(7),
      Q => cfg_dma_dst_addr1(7),
      R => clear
    );
\cfg_dma_dst_addr1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(8),
      Q => cfg_dma_dst_addr1(8),
      R => clear
    );
\cfg_dma_dst_addr1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_dma_dst_addr10,
      D => bram_wrdata_a(9),
      Q => cfg_dma_dst_addr1(9),
      R => clear
    );
\cfg_dma_dst_addr2[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \cfg_trig_pre_samp_reg[0]_0\,
      I1 => \^s_axi_reg_araddr[4]\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      I5 => \cfg_dma_dst_addr2[31]_i_2__0_n_0\,
      O => \cfg_dma_dst_addr2[31]_i_1__0_n_0\
    );
\cfg_dma_dst_addr2[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(7),
      O => \cfg_dma_dst_addr2[31]_i_2__0_n_0\
    );
\cfg_dma_dst_addr2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(0),
      Q => cfg_dma_dst_addr2(0),
      R => clear
    );
\cfg_dma_dst_addr2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(10),
      Q => cfg_dma_dst_addr2(10),
      R => clear
    );
\cfg_dma_dst_addr2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(11),
      Q => cfg_dma_dst_addr2(11),
      R => clear
    );
\cfg_dma_dst_addr2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(12),
      Q => cfg_dma_dst_addr2(12),
      R => clear
    );
\cfg_dma_dst_addr2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(13),
      Q => cfg_dma_dst_addr2(13),
      R => clear
    );
\cfg_dma_dst_addr2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(14),
      Q => cfg_dma_dst_addr2(14),
      R => clear
    );
\cfg_dma_dst_addr2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(15),
      Q => cfg_dma_dst_addr2(15),
      R => clear
    );
\cfg_dma_dst_addr2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(16),
      Q => cfg_dma_dst_addr2(16),
      R => clear
    );
\cfg_dma_dst_addr2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(17),
      Q => cfg_dma_dst_addr2(17),
      R => clear
    );
\cfg_dma_dst_addr2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(18),
      Q => cfg_dma_dst_addr2(18),
      R => clear
    );
\cfg_dma_dst_addr2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(19),
      Q => cfg_dma_dst_addr2(19),
      R => clear
    );
\cfg_dma_dst_addr2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(1),
      Q => cfg_dma_dst_addr2(1),
      R => clear
    );
\cfg_dma_dst_addr2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(20),
      Q => cfg_dma_dst_addr2(20),
      R => clear
    );
\cfg_dma_dst_addr2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(21),
      Q => cfg_dma_dst_addr2(21),
      R => clear
    );
\cfg_dma_dst_addr2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(22),
      Q => cfg_dma_dst_addr2(22),
      R => clear
    );
\cfg_dma_dst_addr2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(23),
      Q => cfg_dma_dst_addr2(23),
      R => clear
    );
\cfg_dma_dst_addr2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(24),
      Q => cfg_dma_dst_addr2(24),
      R => clear
    );
\cfg_dma_dst_addr2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(25),
      Q => cfg_dma_dst_addr2(25),
      R => clear
    );
\cfg_dma_dst_addr2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(26),
      Q => cfg_dma_dst_addr2(26),
      R => clear
    );
\cfg_dma_dst_addr2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(27),
      Q => cfg_dma_dst_addr2(27),
      R => clear
    );
\cfg_dma_dst_addr2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(28),
      Q => cfg_dma_dst_addr2(28),
      R => clear
    );
\cfg_dma_dst_addr2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(29),
      Q => cfg_dma_dst_addr2(29),
      R => clear
    );
\cfg_dma_dst_addr2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(2),
      Q => cfg_dma_dst_addr2(2),
      R => clear
    );
\cfg_dma_dst_addr2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(30),
      Q => cfg_dma_dst_addr2(30),
      R => clear
    );
\cfg_dma_dst_addr2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(31),
      Q => cfg_dma_dst_addr2(31),
      R => clear
    );
\cfg_dma_dst_addr2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(3),
      Q => cfg_dma_dst_addr2(3),
      R => clear
    );
\cfg_dma_dst_addr2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(4),
      Q => cfg_dma_dst_addr2(4),
      R => clear
    );
\cfg_dma_dst_addr2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(5),
      Q => cfg_dma_dst_addr2(5),
      R => clear
    );
\cfg_dma_dst_addr2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(6),
      Q => cfg_dma_dst_addr2(6),
      R => clear
    );
\cfg_dma_dst_addr2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(7),
      Q => cfg_dma_dst_addr2(7),
      R => clear
    );
\cfg_dma_dst_addr2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(8),
      Q => cfg_dma_dst_addr2(8),
      R => clear
    );
\cfg_dma_dst_addr2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \cfg_dma_dst_addr2[31]_i_1__0_n_0\,
      D => bram_wrdata_a(9),
      Q => cfg_dma_dst_addr2(9),
      R => clear
    );
\cfg_event_sel[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => bram_wrdata_a(0),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(2),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(0),
      O => \cfg_event_sel[0]_i_1__0_n_0\
    );
\cfg_event_sel[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => bram_wrdata_a(1),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(2),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(1),
      O => \cfg_event_sel[1]_i_1__0_n_0\
    );
\cfg_event_sel[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => bram_wrdata_a(2),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(2),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(3),
      I5 => cfg_event_sel(2),
      O => \cfg_event_sel[2]_i_1__0_n_0\
    );
\cfg_event_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \cfg_event_sel[0]_i_1__0_n_0\,
      Q => cfg_event_sel(0),
      R => clear
    );
\cfg_event_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \cfg_event_sel[1]_i_1__0_n_0\,
      Q => cfg_event_sel(1),
      R => clear
    );
\cfg_event_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \cfg_event_sel[2]_i_1__0_n_0\,
      Q => cfg_event_sel(2),
      R => clear
    );
\cfg_filt_bypass_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F1F1F1F1F1F1F"
    )
        port map (
      I0 => U_dma_s2mm_n_235,
      I1 => U_dma_s2mm_n_234,
      I2 => bram_addr_a(2),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(3),
      I5 => \^s_axi_reg_araddr[4]_0\,
      O => \s_axi_reg_araddr[2]\
    );
cfg_filt_bypass_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => cfg_filt_bypass_reg_0,
      Q => \^cfg_filt_bypass\,
      S => clear
    );
\cfg_filt_coeff_aa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(0),
      Q => p_4_in(0),
      R => clear
    );
\cfg_filt_coeff_aa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(10),
      Q => p_4_in(10),
      R => clear
    );
\cfg_filt_coeff_aa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(11),
      Q => p_4_in(11),
      R => clear
    );
\cfg_filt_coeff_aa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(12),
      Q => p_4_in(12),
      R => clear
    );
\cfg_filt_coeff_aa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(13),
      Q => p_4_in(13),
      R => clear
    );
\cfg_filt_coeff_aa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(14),
      Q => p_4_in(14),
      R => clear
    );
\cfg_filt_coeff_aa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(15),
      Q => p_4_in(15),
      R => clear
    );
\cfg_filt_coeff_aa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(16),
      Q => p_4_in(16),
      R => clear
    );
\cfg_filt_coeff_aa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(17),
      Q => p_4_in(17),
      R => clear
    );
\cfg_filt_coeff_aa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(1),
      Q => p_4_in(1),
      R => clear
    );
\cfg_filt_coeff_aa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(2),
      Q => p_4_in(2),
      R => clear
    );
\cfg_filt_coeff_aa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(3),
      Q => p_4_in(3),
      R => clear
    );
\cfg_filt_coeff_aa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(4),
      Q => p_4_in(4),
      R => clear
    );
\cfg_filt_coeff_aa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(5),
      Q => p_4_in(5),
      R => clear
    );
\cfg_filt_coeff_aa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(6),
      Q => p_4_in(6),
      R => clear
    );
\cfg_filt_coeff_aa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(7),
      Q => p_4_in(7),
      R => clear
    );
\cfg_filt_coeff_aa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(8),
      Q => p_4_in(8),
      R => clear
    );
\cfg_filt_coeff_aa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_aa0,
      D => bram_wrdata_a(9),
      Q => p_4_in(9),
      R => clear
    );
\cfg_filt_coeff_bb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(0),
      Q => p_3_in(0),
      R => clear
    );
\cfg_filt_coeff_bb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(10),
      Q => p_3_in(10),
      R => clear
    );
\cfg_filt_coeff_bb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(11),
      Q => p_3_in(11),
      R => clear
    );
\cfg_filt_coeff_bb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(12),
      Q => p_3_in(12),
      R => clear
    );
\cfg_filt_coeff_bb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(13),
      Q => p_3_in(13),
      R => clear
    );
\cfg_filt_coeff_bb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(14),
      Q => p_3_in(14),
      R => clear
    );
\cfg_filt_coeff_bb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(15),
      Q => p_3_in(15),
      R => clear
    );
\cfg_filt_coeff_bb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(16),
      Q => p_3_in(16),
      R => clear
    );
\cfg_filt_coeff_bb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(17),
      Q => p_3_in(17),
      R => clear
    );
\cfg_filt_coeff_bb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(18),
      Q => p_3_in(18),
      R => clear
    );
\cfg_filt_coeff_bb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(19),
      Q => p_3_in(19),
      R => clear
    );
\cfg_filt_coeff_bb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(1),
      Q => p_3_in(1),
      R => clear
    );
\cfg_filt_coeff_bb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(20),
      Q => p_3_in(20),
      R => clear
    );
\cfg_filt_coeff_bb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(21),
      Q => p_3_in(21),
      R => clear
    );
\cfg_filt_coeff_bb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(22),
      Q => p_3_in(22),
      R => clear
    );
\cfg_filt_coeff_bb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(23),
      Q => p_3_in(23),
      R => clear
    );
\cfg_filt_coeff_bb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(24),
      Q => p_3_in(24),
      R => clear
    );
\cfg_filt_coeff_bb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(2),
      Q => p_3_in(2),
      R => clear
    );
\cfg_filt_coeff_bb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(3),
      Q => p_3_in(3),
      R => clear
    );
\cfg_filt_coeff_bb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(4),
      Q => p_3_in(4),
      R => clear
    );
\cfg_filt_coeff_bb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(5),
      Q => p_3_in(5),
      R => clear
    );
\cfg_filt_coeff_bb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(6),
      Q => p_3_in(6),
      R => clear
    );
\cfg_filt_coeff_bb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(7),
      Q => p_3_in(7),
      R => clear
    );
\cfg_filt_coeff_bb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(8),
      Q => p_3_in(8),
      R => clear
    );
\cfg_filt_coeff_bb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_bb0,
      D => bram_wrdata_a(9),
      Q => p_3_in(9),
      R => clear
    );
\cfg_filt_coeff_kk[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_dfilt_n_19,
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(7),
      I5 => bram_addr_a(6),
      O => cfg_filt_coeff_kk0
    );
\cfg_filt_coeff_kk_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(0),
      Q => p_2_in(0),
      S => clear
    );
\cfg_filt_coeff_kk_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(10),
      Q => p_2_in(10),
      S => clear
    );
\cfg_filt_coeff_kk_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(11),
      Q => p_2_in(11),
      S => clear
    );
\cfg_filt_coeff_kk_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(12),
      Q => p_2_in(12),
      S => clear
    );
\cfg_filt_coeff_kk_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(13),
      Q => p_2_in(13),
      S => clear
    );
\cfg_filt_coeff_kk_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(14),
      Q => p_2_in(14),
      S => clear
    );
\cfg_filt_coeff_kk_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(15),
      Q => p_2_in(15),
      S => clear
    );
\cfg_filt_coeff_kk_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(16),
      Q => p_2_in(16),
      S => clear
    );
\cfg_filt_coeff_kk_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(17),
      Q => p_2_in(17),
      S => clear
    );
\cfg_filt_coeff_kk_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(18),
      Q => p_2_in(18),
      S => clear
    );
\cfg_filt_coeff_kk_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(19),
      Q => p_2_in(19),
      S => clear
    );
\cfg_filt_coeff_kk_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(1),
      Q => p_2_in(1),
      S => clear
    );
\cfg_filt_coeff_kk_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(20),
      Q => p_2_in(20),
      S => clear
    );
\cfg_filt_coeff_kk_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(21),
      Q => p_2_in(21),
      S => clear
    );
\cfg_filt_coeff_kk_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(22),
      Q => p_2_in(22),
      S => clear
    );
\cfg_filt_coeff_kk_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(23),
      Q => p_2_in(23),
      S => clear
    );
\cfg_filt_coeff_kk_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(24),
      Q => p_2_in(24),
      R => clear
    );
\cfg_filt_coeff_kk_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(2),
      Q => p_2_in(2),
      S => clear
    );
\cfg_filt_coeff_kk_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(3),
      Q => p_2_in(3),
      S => clear
    );
\cfg_filt_coeff_kk_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(4),
      Q => p_2_in(4),
      S => clear
    );
\cfg_filt_coeff_kk_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(5),
      Q => p_2_in(5),
      S => clear
    );
\cfg_filt_coeff_kk_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(6),
      Q => p_2_in(6),
      S => clear
    );
\cfg_filt_coeff_kk_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(7),
      Q => p_2_in(7),
      S => clear
    );
\cfg_filt_coeff_kk_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(8),
      Q => p_2_in(8),
      S => clear
    );
\cfg_filt_coeff_kk_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_kk0,
      D => bram_wrdata_a(9),
      Q => p_2_in(9),
      S => clear
    );
\cfg_filt_coeff_pp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(0),
      Q => p_1_in(0),
      R => clear
    );
\cfg_filt_coeff_pp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(10),
      Q => p_1_in(10),
      R => clear
    );
\cfg_filt_coeff_pp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(11),
      Q => p_1_in(11),
      R => clear
    );
\cfg_filt_coeff_pp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(12),
      Q => p_1_in(12),
      R => clear
    );
\cfg_filt_coeff_pp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(13),
      Q => p_1_in(13),
      R => clear
    );
\cfg_filt_coeff_pp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(14),
      Q => p_1_in(14),
      R => clear
    );
\cfg_filt_coeff_pp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(15),
      Q => p_1_in(15),
      R => clear
    );
\cfg_filt_coeff_pp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(16),
      Q => p_1_in(16),
      R => clear
    );
\cfg_filt_coeff_pp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(17),
      Q => p_1_in(17),
      R => clear
    );
\cfg_filt_coeff_pp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(18),
      Q => p_1_in(18),
      R => clear
    );
\cfg_filt_coeff_pp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(19),
      Q => p_1_in(19),
      R => clear
    );
\cfg_filt_coeff_pp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(1),
      Q => p_1_in(1),
      R => clear
    );
\cfg_filt_coeff_pp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(20),
      Q => p_1_in(20),
      R => clear
    );
\cfg_filt_coeff_pp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(21),
      Q => p_1_in(21),
      R => clear
    );
\cfg_filt_coeff_pp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(22),
      Q => p_1_in(22),
      R => clear
    );
\cfg_filt_coeff_pp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(23),
      Q => p_1_in(23),
      R => clear
    );
\cfg_filt_coeff_pp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(24),
      Q => p_1_in(24),
      R => clear
    );
\cfg_filt_coeff_pp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(2),
      Q => p_1_in(2),
      R => clear
    );
\cfg_filt_coeff_pp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(3),
      Q => p_1_in(3),
      R => clear
    );
\cfg_filt_coeff_pp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(4),
      Q => p_1_in(4),
      R => clear
    );
\cfg_filt_coeff_pp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(5),
      Q => p_1_in(5),
      R => clear
    );
\cfg_filt_coeff_pp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(6),
      Q => p_1_in(6),
      R => clear
    );
\cfg_filt_coeff_pp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(7),
      Q => p_1_in(7),
      R => clear
    );
\cfg_filt_coeff_pp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(8),
      Q => p_1_in(8),
      R => clear
    );
\cfg_filt_coeff_pp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_filt_coeff_pp0,
      D => bram_wrdata_a(9),
      Q => p_1_in(9),
      R => clear
    );
\cfg_loopback[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => \^osc2_reg_wr_we\,
      I2 => bram_addr_a(3),
      I3 => i_dfilt_n_20,
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(7),
      O => cfg_loopback0
    );
\cfg_loopback_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(0),
      Q => \cfg_loopback_reg_n_0_[0]\,
      R => clear
    );
\cfg_loopback_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(10),
      Q => \cfg_loopback_reg_n_0_[10]\,
      R => clear
    );
\cfg_loopback_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(11),
      Q => \cfg_loopback_reg_n_0_[11]\,
      R => clear
    );
\cfg_loopback_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(12),
      Q => \cfg_loopback_reg_n_0_[12]\,
      R => clear
    );
\cfg_loopback_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(13),
      Q => \cfg_loopback_reg_n_0_[13]\,
      R => clear
    );
\cfg_loopback_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(14),
      Q => \cfg_loopback_reg_n_0_[14]\,
      R => clear
    );
\cfg_loopback_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(15),
      Q => \cfg_loopback_reg_n_0_[15]\,
      R => clear
    );
\cfg_loopback_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(1),
      Q => \cfg_loopback_reg_n_0_[1]\,
      R => clear
    );
\cfg_loopback_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(2),
      Q => \cfg_loopback_reg_n_0_[2]\,
      R => clear
    );
\cfg_loopback_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(3),
      Q => \cfg_loopback_reg_n_0_[3]\,
      R => clear
    );
\cfg_loopback_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(4),
      Q => \cfg_loopback_reg_n_0_[4]\,
      R => clear
    );
\cfg_loopback_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(5),
      Q => \cfg_loopback_reg_n_0_[5]\,
      R => clear
    );
\cfg_loopback_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(6),
      Q => \cfg_loopback_reg_n_0_[6]\,
      R => clear
    );
\cfg_loopback_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(7),
      Q => \cfg_loopback_reg_n_0_[7]\,
      R => clear
    );
\cfg_loopback_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(8),
      Q => \cfg_loopback_reg_n_0_[8]\,
      R => clear
    );
\cfg_loopback_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_loopback0,
      D => bram_wrdata_a(9),
      Q => \cfg_loopback_reg_n_0_[9]\,
      R => clear
    );
\cfg_trig_edge_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(5),
      O => \s_axi_reg_araddr[7]_0\
    );
cfg_trig_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => cfg_trig_edge_reg_0,
      Q => \^cfg_trig_edge\,
      R => clear
    );
\cfg_trig_high_level[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \cfg_trig_high_level[15]_i_2_n_0\,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(3),
      I4 => \^osc2_reg_wr_we\,
      I5 => bram_addr_a(2),
      O => cfg_trig_high_level0
    );
\cfg_trig_high_level[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(1),
      I3 => bram_addr_a(7),
      O => \cfg_trig_high_level[15]_i_2_n_0\
    );
\cfg_trig_high_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(0),
      Q => cfg_trig_high_level(0),
      R => clear
    );
\cfg_trig_high_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(10),
      Q => cfg_trig_high_level(10),
      R => clear
    );
\cfg_trig_high_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(11),
      Q => cfg_trig_high_level(11),
      R => clear
    );
\cfg_trig_high_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(12),
      Q => cfg_trig_high_level(12),
      R => clear
    );
\cfg_trig_high_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(13),
      Q => cfg_trig_high_level(13),
      R => clear
    );
\cfg_trig_high_level_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(14),
      Q => cfg_trig_high_level(14),
      R => clear
    );
\cfg_trig_high_level_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(15),
      Q => cfg_trig_high_level(15),
      R => clear
    );
\cfg_trig_high_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(1),
      Q => cfg_trig_high_level(1),
      R => clear
    );
\cfg_trig_high_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(2),
      Q => cfg_trig_high_level(2),
      R => clear
    );
\cfg_trig_high_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(3),
      Q => cfg_trig_high_level(3),
      R => clear
    );
\cfg_trig_high_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(4),
      Q => cfg_trig_high_level(4),
      R => clear
    );
\cfg_trig_high_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(5),
      Q => cfg_trig_high_level(5),
      R => clear
    );
\cfg_trig_high_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(6),
      Q => cfg_trig_high_level(6),
      R => clear
    );
\cfg_trig_high_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(7),
      Q => cfg_trig_high_level(7),
      R => clear
    );
\cfg_trig_high_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(8),
      Q => cfg_trig_high_level(8),
      R => clear
    );
\cfg_trig_high_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_high_level0,
      D => bram_wrdata_a(9),
      Q => cfg_trig_high_level(9),
      R => clear
    );
\cfg_trig_low_level[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => \^osc2_reg_wr_we\,
      I2 => bram_addr_a(3),
      I3 => \cfg_trig_low_level[15]_i_2_n_0\,
      I4 => bram_addr_a(0),
      I5 => bram_addr_a(4),
      O => cfg_trig_low_level0
    );
\cfg_trig_low_level[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(5),
      O => \cfg_trig_low_level[15]_i_2_n_0\
    );
\cfg_trig_low_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(0),
      Q => cfg_trig_low_level(0),
      R => clear
    );
\cfg_trig_low_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(10),
      Q => cfg_trig_low_level(10),
      R => clear
    );
\cfg_trig_low_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(11),
      Q => cfg_trig_low_level(11),
      R => clear
    );
\cfg_trig_low_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(12),
      Q => cfg_trig_low_level(12),
      R => clear
    );
\cfg_trig_low_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(13),
      Q => cfg_trig_low_level(13),
      R => clear
    );
\cfg_trig_low_level_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(14),
      Q => cfg_trig_low_level(14),
      R => clear
    );
\cfg_trig_low_level_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(15),
      Q => cfg_trig_low_level(15),
      R => clear
    );
\cfg_trig_low_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(1),
      Q => cfg_trig_low_level(1),
      R => clear
    );
\cfg_trig_low_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(2),
      Q => cfg_trig_low_level(2),
      R => clear
    );
\cfg_trig_low_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(3),
      Q => cfg_trig_low_level(3),
      R => clear
    );
\cfg_trig_low_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(4),
      Q => cfg_trig_low_level(4),
      R => clear
    );
\cfg_trig_low_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(5),
      Q => cfg_trig_low_level(5),
      R => clear
    );
\cfg_trig_low_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(6),
      Q => cfg_trig_low_level(6),
      R => clear
    );
\cfg_trig_low_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(7),
      Q => cfg_trig_low_level(7),
      R => clear
    );
\cfg_trig_low_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(8),
      Q => cfg_trig_low_level(8),
      R => clear
    );
\cfg_trig_low_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_low_level0,
      D => bram_wrdata_a(9),
      Q => cfg_trig_low_level(9),
      R => clear
    );
\cfg_trig_mask[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \event_op_reset_i_3__0_n_0\,
      I1 => bram_addr_a(3),
      I2 => bram_addr_a(2),
      I3 => \^osc2_reg_wr_we\,
      O => cfg_trig_mask0
    );
\cfg_trig_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(0),
      Q => cfg_trig_mask(0),
      R => clear
    );
\cfg_trig_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(1),
      Q => cfg_trig_mask(1),
      R => clear
    );
\cfg_trig_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(2),
      Q => cfg_trig_mask(2),
      R => clear
    );
\cfg_trig_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(3),
      Q => cfg_trig_mask(3),
      R => clear
    );
\cfg_trig_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(4),
      Q => cfg_trig_mask(4),
      R => clear
    );
\cfg_trig_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_mask0,
      D => bram_wrdata_a(5),
      Q => cfg_trig_mask(5),
      R => clear
    );
\cfg_trig_post_samp[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => i_dfilt_n_21,
      I1 => \^osc2_reg_wr_we\,
      I2 => bram_addr_a(2),
      I3 => bram_addr_a(4),
      I4 => bram_addr_a(7),
      I5 => bram_addr_a(6),
      O => cfg_trig_post_samp0
    );
\cfg_trig_post_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(0),
      Q => cfg_trig_post_samp(0),
      R => clear
    );
\cfg_trig_post_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(10),
      Q => cfg_trig_post_samp(10),
      R => clear
    );
\cfg_trig_post_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(11),
      Q => cfg_trig_post_samp(11),
      R => clear
    );
\cfg_trig_post_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(12),
      Q => cfg_trig_post_samp(12),
      R => clear
    );
\cfg_trig_post_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(13),
      Q => cfg_trig_post_samp(13),
      R => clear
    );
\cfg_trig_post_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(14),
      Q => cfg_trig_post_samp(14),
      R => clear
    );
\cfg_trig_post_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(15),
      Q => cfg_trig_post_samp(15),
      R => clear
    );
\cfg_trig_post_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(16),
      Q => cfg_trig_post_samp(16),
      R => clear
    );
\cfg_trig_post_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(17),
      Q => cfg_trig_post_samp(17),
      R => clear
    );
\cfg_trig_post_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(18),
      Q => cfg_trig_post_samp(18),
      R => clear
    );
\cfg_trig_post_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(19),
      Q => cfg_trig_post_samp(19),
      R => clear
    );
\cfg_trig_post_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(1),
      Q => cfg_trig_post_samp(1),
      R => clear
    );
\cfg_trig_post_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(20),
      Q => cfg_trig_post_samp(20),
      R => clear
    );
\cfg_trig_post_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(21),
      Q => cfg_trig_post_samp(21),
      R => clear
    );
\cfg_trig_post_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(22),
      Q => cfg_trig_post_samp(22),
      R => clear
    );
\cfg_trig_post_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(23),
      Q => cfg_trig_post_samp(23),
      R => clear
    );
\cfg_trig_post_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(24),
      Q => cfg_trig_post_samp(24),
      R => clear
    );
\cfg_trig_post_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(25),
      Q => cfg_trig_post_samp(25),
      R => clear
    );
\cfg_trig_post_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(26),
      Q => cfg_trig_post_samp(26),
      R => clear
    );
\cfg_trig_post_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(27),
      Q => cfg_trig_post_samp(27),
      R => clear
    );
\cfg_trig_post_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(28),
      Q => cfg_trig_post_samp(28),
      R => clear
    );
\cfg_trig_post_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(29),
      Q => cfg_trig_post_samp(29),
      R => clear
    );
\cfg_trig_post_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(2),
      Q => cfg_trig_post_samp(2),
      R => clear
    );
\cfg_trig_post_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(30),
      Q => cfg_trig_post_samp(30),
      R => clear
    );
\cfg_trig_post_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(31),
      Q => cfg_trig_post_samp(31),
      R => clear
    );
\cfg_trig_post_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(3),
      Q => cfg_trig_post_samp(3),
      R => clear
    );
\cfg_trig_post_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(4),
      Q => cfg_trig_post_samp(4),
      R => clear
    );
\cfg_trig_post_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(5),
      Q => cfg_trig_post_samp(5),
      R => clear
    );
\cfg_trig_post_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(6),
      Q => cfg_trig_post_samp(6),
      R => clear
    );
\cfg_trig_post_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(7),
      Q => cfg_trig_post_samp(7),
      R => clear
    );
\cfg_trig_post_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(8),
      Q => cfg_trig_post_samp(8),
      R => clear
    );
\cfg_trig_post_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_post_samp0,
      D => bram_wrdata_a(9),
      Q => cfg_trig_post_samp(9),
      R => clear
    );
\cfg_trig_pre_samp[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cfg_trig_pre_samp_reg[0]_0\,
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      I5 => \cfg_trig_pre_samp[31]_i_2_n_0\,
      O => cfg_trig_pre_samp0
    );
\cfg_trig_pre_samp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(4),
      O => \cfg_trig_pre_samp[31]_i_2_n_0\
    );
\cfg_trig_pre_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(0),
      Q => cfg_trig_pre_samp(0),
      R => clear
    );
\cfg_trig_pre_samp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(10),
      Q => cfg_trig_pre_samp(10),
      R => clear
    );
\cfg_trig_pre_samp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(11),
      Q => cfg_trig_pre_samp(11),
      R => clear
    );
\cfg_trig_pre_samp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(12),
      Q => cfg_trig_pre_samp(12),
      R => clear
    );
\cfg_trig_pre_samp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(13),
      Q => cfg_trig_pre_samp(13),
      R => clear
    );
\cfg_trig_pre_samp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(14),
      Q => cfg_trig_pre_samp(14),
      R => clear
    );
\cfg_trig_pre_samp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(15),
      Q => cfg_trig_pre_samp(15),
      R => clear
    );
\cfg_trig_pre_samp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(16),
      Q => cfg_trig_pre_samp(16),
      R => clear
    );
\cfg_trig_pre_samp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(17),
      Q => cfg_trig_pre_samp(17),
      R => clear
    );
\cfg_trig_pre_samp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(18),
      Q => cfg_trig_pre_samp(18),
      R => clear
    );
\cfg_trig_pre_samp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(19),
      Q => cfg_trig_pre_samp(19),
      R => clear
    );
\cfg_trig_pre_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(1),
      Q => cfg_trig_pre_samp(1),
      R => clear
    );
\cfg_trig_pre_samp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(20),
      Q => cfg_trig_pre_samp(20),
      R => clear
    );
\cfg_trig_pre_samp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(21),
      Q => cfg_trig_pre_samp(21),
      R => clear
    );
\cfg_trig_pre_samp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(22),
      Q => cfg_trig_pre_samp(22),
      R => clear
    );
\cfg_trig_pre_samp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(23),
      Q => cfg_trig_pre_samp(23),
      R => clear
    );
\cfg_trig_pre_samp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(24),
      Q => cfg_trig_pre_samp(24),
      R => clear
    );
\cfg_trig_pre_samp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(25),
      Q => cfg_trig_pre_samp(25),
      R => clear
    );
\cfg_trig_pre_samp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(26),
      Q => cfg_trig_pre_samp(26),
      R => clear
    );
\cfg_trig_pre_samp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(27),
      Q => cfg_trig_pre_samp(27),
      R => clear
    );
\cfg_trig_pre_samp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(28),
      Q => cfg_trig_pre_samp(28),
      R => clear
    );
\cfg_trig_pre_samp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(29),
      Q => cfg_trig_pre_samp(29),
      R => clear
    );
\cfg_trig_pre_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(2),
      Q => cfg_trig_pre_samp(2),
      R => clear
    );
\cfg_trig_pre_samp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(30),
      Q => cfg_trig_pre_samp(30),
      R => clear
    );
\cfg_trig_pre_samp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(31),
      Q => cfg_trig_pre_samp(31),
      R => clear
    );
\cfg_trig_pre_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(3),
      Q => cfg_trig_pre_samp(3),
      R => clear
    );
\cfg_trig_pre_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(4),
      Q => cfg_trig_pre_samp(4),
      R => clear
    );
\cfg_trig_pre_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(5),
      Q => cfg_trig_pre_samp(5),
      R => clear
    );
\cfg_trig_pre_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(6),
      Q => cfg_trig_pre_samp(6),
      R => clear
    );
\cfg_trig_pre_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(7),
      Q => cfg_trig_pre_samp(7),
      R => clear
    );
\cfg_trig_pre_samp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(8),
      Q => cfg_trig_pre_samp(8),
      R => clear
    );
\cfg_trig_pre_samp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => cfg_trig_pre_samp0,
      D => bram_wrdata_a(9),
      Q => cfg_trig_pre_samp(9),
      R => clear
    );
\clk_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(0),
      O => \clk_cnt[0]_i_2__0_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1__0_n_7\,
      Q => clk_cnt_reg(0),
      R => clear
    );
\clk_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clk_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => clk_cnt_reg(3 downto 1),
      S(0) => \clk_cnt[0]_i_2__0_n_0\
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1__0_n_5\,
      Q => clk_cnt_reg(10),
      R => clear
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1__0_n_4\,
      Q => clk_cnt_reg(11),
      R => clear
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1__0_n_7\,
      Q => clk_cnt_reg(12),
      R => clear
    );
\clk_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(15 downto 12)
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1__0_n_6\,
      Q => clk_cnt_reg(13),
      R => clear
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1__0_n_5\,
      Q => clk_cnt_reg(14),
      R => clear
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[12]_i_1__0_n_4\,
      Q => clk_cnt_reg(15),
      R => clear
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1__0_n_7\,
      Q => clk_cnt_reg(16),
      R => clear
    );
\clk_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(19 downto 16)
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1__0_n_6\,
      Q => clk_cnt_reg(17),
      R => clear
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1__0_n_5\,
      Q => clk_cnt_reg(18),
      R => clear
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[16]_i_1__0_n_4\,
      Q => clk_cnt_reg(19),
      R => clear
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1__0_n_6\,
      Q => clk_cnt_reg(1),
      R => clear
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1__0_n_7\,
      Q => clk_cnt_reg(20),
      R => clear
    );
\clk_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(23 downto 20)
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1__0_n_6\,
      Q => clk_cnt_reg(21),
      R => clear
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1__0_n_5\,
      Q => clk_cnt_reg(22),
      R => clear
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[20]_i_1__0_n_4\,
      Q => clk_cnt_reg(23),
      R => clear
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1__0_n_7\,
      Q => clk_cnt_reg(24),
      R => clear
    );
\clk_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(27 downto 24)
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1__0_n_6\,
      Q => clk_cnt_reg(25),
      R => clear
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1__0_n_5\,
      Q => clk_cnt_reg(26),
      R => clear
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[24]_i_1__0_n_4\,
      Q => clk_cnt_reg(27),
      R => clear
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1__0_n_7\,
      Q => clk_cnt_reg(28),
      R => clear
    );
\clk_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_clk_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(31 downto 28)
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1__0_n_6\,
      Q => clk_cnt_reg(29),
      R => clear
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1__0_n_5\,
      Q => clk_cnt_reg(2),
      R => clear
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1__0_n_5\,
      Q => clk_cnt_reg(30),
      R => clear
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[28]_i_1__0_n_4\,
      Q => clk_cnt_reg(31),
      R => clear
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[0]_i_1__0_n_4\,
      Q => clk_cnt_reg(3),
      R => clear
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1__0_n_7\,
      Q => clk_cnt_reg(4),
      R => clear
    );
\clk_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(7 downto 4)
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1__0_n_6\,
      Q => clk_cnt_reg(5),
      R => clear
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1__0_n_5\,
      Q => clk_cnt_reg(6),
      R => clear
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[4]_i_1__0_n_4\,
      Q => clk_cnt_reg(7),
      R => clear
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1__0_n_7\,
      Q => clk_cnt_reg(8),
      R => clear
    );
\clk_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \clk_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \clk_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \clk_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \clk_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \clk_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \clk_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \clk_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => clk_cnt_reg(11 downto 8)
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \clk_cnt_reg[8]_i_1__0_n_6\,
      Q => clk_cnt_reg(9),
      R => clear
    );
\event_num_reset_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_reset(4),
      I1 => cfg_event_sel(2),
      I2 => \event_num_reset_i_2__0_n_0\,
      O => \event_num_reset_i_1__0_n_0\
    );
\event_num_reset_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_reset(3),
      I1 => event_ip_reset(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_reset(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_reset(0),
      O => \event_num_reset_i_2__0_n_0\
    );
event_num_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_num_reset_i_1__0_n_0\,
      Q => event_num_reset_reg_n_0,
      R => clear
    );
\event_num_start_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_start(4),
      I1 => cfg_event_sel(2),
      I2 => \event_num_start_i_2__0_n_0\,
      O => \event_num_start_i_1__0_n_0\
    );
\event_num_start_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_start(3),
      I1 => event_ip_start(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_start(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_start(0),
      O => \event_num_start_i_2__0_n_0\
    );
event_num_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_num_start_i_1__0_n_0\,
      Q => event_num_start,
      R => clear
    );
\event_num_stop_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_stop(4),
      I1 => cfg_event_sel(2),
      I2 => \event_num_stop_i_2__0_n_0\,
      O => \event_num_stop_i_1__0_n_0\
    );
\event_num_stop_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_stop(3),
      I1 => event_ip_stop(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_stop(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_stop(0),
      O => \event_num_stop_i_2__0_n_0\
    );
event_num_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_num_stop_i_1__0_n_0\,
      Q => event_num_stop,
      R => clear
    );
\event_num_trig_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_trig(4),
      I1 => cfg_event_sel(2),
      I2 => \event_num_trig_i_2__0_n_0\,
      O => \event_num_trig_i_1__0_n_0\
    );
\event_num_trig_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => event_ip_trig(3),
      I1 => event_ip_trig(2),
      I2 => cfg_event_sel(1),
      I3 => event_ip_trig(1),
      I4 => cfg_event_sel(0),
      I5 => event_ip_trig(0),
      O => \event_num_trig_i_2__0_n_0\
    );
event_num_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_num_trig_i_1__0_n_0\,
      Q => event_num_trig,
      R => clear
    );
\event_op_reset_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => bram_wrdata_a(0),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      O => \event_op_reset_i_2__0_n_0\
    );
\event_op_reset_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(5),
      I5 => bram_addr_a(4),
      O => \event_op_reset_i_3__0_n_0\
    );
event_op_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_op_reset_i_2__0_n_0\,
      Q => osc2_event_op(3),
      R => clear
    );
\event_op_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => bram_wrdata_a(1),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      O => \event_op_start_i_1__0_n_0\
    );
event_op_start_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_op_start_i_1__0_n_0\,
      Q => osc2_event_op(2),
      R => clear
    );
\event_op_stop_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => bram_wrdata_a(2),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      O => \event_op_stop_i_1__0_n_0\
    );
event_op_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_op_stop_i_1__0_n_0\,
      Q => osc2_event_op(1),
      R => clear
    );
\event_op_trig_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => bram_wrdata_a(3),
      I1 => \event_op_reset_i_3__0_n_0\,
      I2 => bram_addr_a(3),
      I3 => \^osc2_reg_wr_we\,
      I4 => bram_addr_a(2),
      O => \event_op_trig_i_1__0_n_0\
    );
event_op_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \event_op_trig_i_1__0_n_0\,
      Q => osc2_event_op(0),
      R => clear
    );
i_dfilt: entity work.system_rp_oscilloscope_0_osc_filter
     port map (
      D(15 downto 0) => filt_tdata(15 downto 0),
      E(0) => cfg_filt_coeff_pp0,
      Q(13 downto 0) => Q(13 downto 0),
      bb_mult_0 => \^osc2_reg_wr_we\,
      bram_addr_a(7 downto 0) => bram_addr_a(7 downto 0),
      bram_wrdata_a(24 downto 0) => bram_wrdata_a(24 downto 0),
      bypass_reg_reg_0 => \^cfg_filt_bypass\,
      clear => clear,
      kk_mult_0(24 downto 0) => p_2_in(24 downto 0),
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      \s_axi_reg_araddr[3]\ => i_dfilt_n_21,
      \s_axi_reg_araddr[4]\(0) => cfg_filt_coeff_aa0,
      \s_axi_reg_araddr[4]_0\(0) => cfg_filt_coeff_bb0,
      \s_axi_reg_araddr[5]\ => i_dfilt_n_19,
      \s_axi_reg_araddr[5]_0\ => i_dfilt_n_20
    );
\intr_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => intr_cnt_reg(0),
      O => \intr_cnt[0]_i_3__0_n_0\
    );
\intr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2__0_n_7\,
      Q => intr_cnt_reg(0),
      R => clear
    );
\intr_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \intr_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \intr_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \intr_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \intr_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \intr_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \intr_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \intr_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \intr_cnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => intr_cnt_reg(3 downto 1),
      S(0) => \intr_cnt[0]_i_3__0_n_0\
    );
\intr_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1__0_n_5\,
      Q => intr_cnt_reg(10),
      R => clear
    );
\intr_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1__0_n_4\,
      Q => intr_cnt_reg(11),
      R => clear
    );
\intr_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1__0_n_7\,
      Q => intr_cnt_reg(12),
      R => clear
    );
\intr_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \intr_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(15 downto 12)
    );
\intr_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1__0_n_6\,
      Q => intr_cnt_reg(13),
      R => clear
    );
\intr_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1__0_n_5\,
      Q => intr_cnt_reg(14),
      R => clear
    );
\intr_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[12]_i_1__0_n_4\,
      Q => intr_cnt_reg(15),
      R => clear
    );
\intr_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1__0_n_7\,
      Q => intr_cnt_reg(16),
      R => clear
    );
\intr_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \intr_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(19 downto 16)
    );
\intr_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1__0_n_6\,
      Q => intr_cnt_reg(17),
      R => clear
    );
\intr_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1__0_n_5\,
      Q => intr_cnt_reg(18),
      R => clear
    );
\intr_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[16]_i_1__0_n_4\,
      Q => intr_cnt_reg(19),
      R => clear
    );
\intr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2__0_n_6\,
      Q => intr_cnt_reg(1),
      R => clear
    );
\intr_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1__0_n_7\,
      Q => intr_cnt_reg(20),
      R => clear
    );
\intr_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \intr_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(23 downto 20)
    );
\intr_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1__0_n_6\,
      Q => intr_cnt_reg(21),
      R => clear
    );
\intr_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1__0_n_5\,
      Q => intr_cnt_reg(22),
      R => clear
    );
\intr_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[20]_i_1__0_n_4\,
      Q => intr_cnt_reg(23),
      R => clear
    );
\intr_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1__0_n_7\,
      Q => intr_cnt_reg(24),
      R => clear
    );
\intr_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \intr_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(27 downto 24)
    );
\intr_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1__0_n_6\,
      Q => intr_cnt_reg(25),
      R => clear
    );
\intr_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1__0_n_5\,
      Q => intr_cnt_reg(26),
      R => clear
    );
\intr_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[24]_i_1__0_n_4\,
      Q => intr_cnt_reg(27),
      R => clear
    );
\intr_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1__0_n_7\,
      Q => intr_cnt_reg(28),
      R => clear
    );
\intr_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_intr_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \intr_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(31 downto 28)
    );
\intr_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1__0_n_6\,
      Q => intr_cnt_reg(29),
      R => clear
    );
\intr_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2__0_n_5\,
      Q => intr_cnt_reg(2),
      R => clear
    );
\intr_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1__0_n_5\,
      Q => intr_cnt_reg(30),
      R => clear
    );
\intr_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[28]_i_1__0_n_4\,
      Q => intr_cnt_reg(31),
      R => clear
    );
\intr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[0]_i_2__0_n_4\,
      Q => intr_cnt_reg(3),
      R => clear
    );
\intr_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1__0_n_7\,
      Q => intr_cnt_reg(4),
      R => clear
    );
\intr_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \intr_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(7 downto 4)
    );
\intr_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1__0_n_6\,
      Q => intr_cnt_reg(5),
      R => clear
    );
\intr_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1__0_n_5\,
      Q => intr_cnt_reg(6),
      R => clear
    );
\intr_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[4]_i_1__0_n_4\,
      Q => intr_cnt_reg(7),
      R => clear
    );
\intr_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1__0_n_7\,
      Q => intr_cnt_reg(8),
      R => clear
    );
\intr_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \intr_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \intr_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \intr_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \intr_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \intr_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \intr_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \intr_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \intr_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \intr_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => intr_cnt_reg(11 downto 8)
    );
\intr_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => intr_cnt0,
      D => \intr_cnt_reg[8]_i_1__0_n_6\,
      Q => intr_cnt_reg(9),
      R => clear
    );
intr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \^osc2_dma_intr\,
      Q => intr_reg,
      R => '0'
    );
\ramp_sig[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ramp_sig_reg(0),
      O => \ramp_sig[0]_i_2__0_n_0\
    );
\ramp_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1__0_n_7\,
      Q => ramp_sig_reg(0),
      R => clear
    );
\ramp_sig_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ramp_sig_reg[0]_i_1__0_n_0\,
      CO(2) => \ramp_sig_reg[0]_i_1__0_n_1\,
      CO(1) => \ramp_sig_reg[0]_i_1__0_n_2\,
      CO(0) => \ramp_sig_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \ramp_sig_reg[0]_i_1__0_n_4\,
      O(2) => \ramp_sig_reg[0]_i_1__0_n_5\,
      O(1) => \ramp_sig_reg[0]_i_1__0_n_6\,
      O(0) => \ramp_sig_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => ramp_sig_reg(3 downto 1),
      S(0) => \ramp_sig[0]_i_2__0_n_0\
    );
\ramp_sig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1__0_n_5\,
      Q => ramp_sig_reg(10),
      R => clear
    );
\ramp_sig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1__0_n_4\,
      Q => ramp_sig_reg(11),
      R => clear
    );
\ramp_sig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1__0_n_7\,
      Q => ramp_sig_reg(12),
      R => clear
    );
\ramp_sig_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_ramp_sig_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \ramp_sig_reg[12]_i_1__0_n_1\,
      CO(1) => \ramp_sig_reg[12]_i_1__0_n_2\,
      CO(0) => \ramp_sig_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[12]_i_1__0_n_4\,
      O(2) => \ramp_sig_reg[12]_i_1__0_n_5\,
      O(1) => \ramp_sig_reg[12]_i_1__0_n_6\,
      O(0) => \ramp_sig_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => ramp_sig_reg(15 downto 12)
    );
\ramp_sig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1__0_n_6\,
      Q => ramp_sig_reg(13),
      R => clear
    );
\ramp_sig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1__0_n_5\,
      Q => ramp_sig_reg(14),
      R => clear
    );
\ramp_sig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[12]_i_1__0_n_4\,
      Q => ramp_sig_reg(15),
      R => clear
    );
\ramp_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1__0_n_6\,
      Q => ramp_sig_reg(1),
      R => clear
    );
\ramp_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1__0_n_5\,
      Q => ramp_sig_reg(2),
      R => clear
    );
\ramp_sig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[0]_i_1__0_n_4\,
      Q => ramp_sig_reg(3),
      R => clear
    );
\ramp_sig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1__0_n_7\,
      Q => ramp_sig_reg(4),
      R => clear
    );
\ramp_sig_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[0]_i_1__0_n_0\,
      CO(3) => \ramp_sig_reg[4]_i_1__0_n_0\,
      CO(2) => \ramp_sig_reg[4]_i_1__0_n_1\,
      CO(1) => \ramp_sig_reg[4]_i_1__0_n_2\,
      CO(0) => \ramp_sig_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[4]_i_1__0_n_4\,
      O(2) => \ramp_sig_reg[4]_i_1__0_n_5\,
      O(1) => \ramp_sig_reg[4]_i_1__0_n_6\,
      O(0) => \ramp_sig_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => ramp_sig_reg(7 downto 4)
    );
\ramp_sig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1__0_n_6\,
      Q => ramp_sig_reg(5),
      R => clear
    );
\ramp_sig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1__0_n_5\,
      Q => ramp_sig_reg(6),
      R => clear
    );
\ramp_sig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[4]_i_1__0_n_4\,
      Q => ramp_sig_reg(7),
      R => clear
    );
\ramp_sig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1__0_n_7\,
      Q => ramp_sig_reg(8),
      R => clear
    );
\ramp_sig_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ramp_sig_reg[4]_i_1__0_n_0\,
      CO(3) => \ramp_sig_reg[8]_i_1__0_n_0\,
      CO(2) => \ramp_sig_reg[8]_i_1__0_n_1\,
      CO(1) => \ramp_sig_reg[8]_i_1__0_n_2\,
      CO(0) => \ramp_sig_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ramp_sig_reg[8]_i_1__0_n_4\,
      O(2) => \ramp_sig_reg[8]_i_1__0_n_5\,
      O(1) => \ramp_sig_reg[8]_i_1__0_n_6\,
      O(0) => \ramp_sig_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => ramp_sig_reg(11 downto 8)
    );
\ramp_sig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => \ramp_sig_reg[8]_i_1__0_n_6\,
      Q => ramp_sig_reg(9),
      R => clear
    );
\reg_rd_data[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530053F0530F53FF"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_2_in(0),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => \reg_rd_data[2]_i_4__0_n_0\,
      I4 => p_1_in(0),
      I5 => intr_cnt_reg(0),
      O => \reg_rd_data[0]_i_12__0_n_0\
    );
\reg_rd_data[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trig_cnt_reg(0),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => clk_cnt_reg(0),
      O => \reg_rd_data[0]_i_4__0_n_0\
    );
\reg_rd_data[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => cfg_dec_rshift(0),
      I1 => \^cfg_avg_en\,
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[0]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \^cfg_8bit_dat\,
      O => \reg_rd_data[0]_i_7__0_n_0\
    );
\reg_rd_data[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530053F0530F53FF"
    )
        port map (
      I0 => cfg_trig_low_level(0),
      I1 => cfg_trig_high_level(0),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => \reg_rd_data[2]_i_4__0_n_0\,
      I4 => \^cfg_trig_edge\,
      I5 => cfg_dec_factor(0),
      O => \reg_rd_data[0]_i_8__0_n_0\
    );
\reg_rd_data[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(7),
      I1 => missed_samps_ch1(8),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(7),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(8),
      O => \reg_rd_data[10]_i_10__0_n_0\
    );
\reg_rd_data[10]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(10),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(10),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(10),
      O => \reg_rd_data[10]_i_11__0_n_0\
    );
\reg_rd_data[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(10),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(10),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[10]_i_2__0_n_0\
    );
\reg_rd_data[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[10]_i_9__0_n_0\,
      I1 => cfg_dec_factor(10),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[10]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[10]_i_5__0_n_0\
    );
\reg_rd_data[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(10),
      I1 => p_2_in(10),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(10),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(10),
      O => \reg_rd_data[10]_i_6__0_n_0\
    );
\reg_rd_data[10]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(10),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_trig_high_level(10),
      O => \reg_rd_data[10]_i_9__0_n_0\
    );
\reg_rd_data[11]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(11),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(11),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(11),
      O => \reg_rd_data[11]_i_10__0_n_0\
    );
\reg_rd_data[11]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(11),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(11),
      O => \reg_rd_data[11]_i_12__0_n_0\
    );
\reg_rd_data[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(8),
      I1 => missed_samps_ch1(9),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(8),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(9),
      O => \reg_rd_data[11]_i_13__0_n_0\
    );
\reg_rd_data[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(11),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(11),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[11]_i_7__0_n_0\,
      O => \reg_rd_data[11]_i_4__0_n_0\
    );
\reg_rd_data[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[11]_i_12__0_n_0\,
      I1 => cfg_dec_factor(11),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[11]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[11]_i_7__0_n_0\
    );
\reg_rd_data[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(11),
      I1 => p_2_in(11),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(11),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(11),
      O => \reg_rd_data[11]_i_8__0_n_0\
    );
\reg_rd_data[12]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(12),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(12),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(12),
      O => \reg_rd_data[12]_i_10__0_n_0\
    );
\reg_rd_data[12]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(12),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(12),
      O => \reg_rd_data[12]_i_12__0_n_0\
    );
\reg_rd_data[12]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(9),
      I1 => missed_samps_ch1(10),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(9),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(10),
      O => \reg_rd_data[12]_i_13__0_n_0\
    );
\reg_rd_data[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(12),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(12),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[12]_i_7__0_n_0\,
      O => \reg_rd_data[12]_i_4__0_n_0\
    );
\reg_rd_data[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[12]_i_12__0_n_0\,
      I1 => cfg_dec_factor(12),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[12]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[12]_i_7__0_n_0\
    );
\reg_rd_data[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(12),
      I1 => p_2_in(12),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(12),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(12),
      O => \reg_rd_data[12]_i_8__0_n_0\
    );
\reg_rd_data[13]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(13),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(13),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(13),
      O => \reg_rd_data[13]_i_10__0_n_0\
    );
\reg_rd_data[13]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(13),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(13),
      O => \reg_rd_data[13]_i_12__0_n_0\
    );
\reg_rd_data[13]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(10),
      I1 => missed_samps_ch1(11),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(10),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(11),
      O => \reg_rd_data[13]_i_13__0_n_0\
    );
\reg_rd_data[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(13),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(13),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[13]_i_7__0_n_0\,
      O => \reg_rd_data[13]_i_4__0_n_0\
    );
\reg_rd_data[13]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[13]_i_12__0_n_0\,
      I1 => cfg_dec_factor(13),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[13]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[13]_i_7__0_n_0\
    );
\reg_rd_data[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(13),
      I1 => p_2_in(13),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(13),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(13),
      O => \reg_rd_data[13]_i_8__0_n_0\
    );
\reg_rd_data[14]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(14),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(14),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(14),
      O => \reg_rd_data[14]_i_10__0_n_0\
    );
\reg_rd_data[14]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(14),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(14),
      O => \reg_rd_data[14]_i_12__0_n_0\
    );
\reg_rd_data[14]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(11),
      I1 => missed_samps_ch1(12),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(11),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(12),
      O => \reg_rd_data[14]_i_13__0_n_0\
    );
\reg_rd_data[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(14),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(14),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[14]_i_7__0_n_0\,
      O => \reg_rd_data[14]_i_4__0_n_0\
    );
\reg_rd_data[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[14]_i_12__0_n_0\,
      I1 => cfg_dec_factor(14),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[14]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[14]_i_7__0_n_0\
    );
\reg_rd_data[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(14),
      I1 => p_2_in(14),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(14),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(14),
      O => \reg_rd_data[14]_i_8__0_n_0\
    );
\reg_rd_data[15]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(15),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_trig_high_level(15),
      O => \reg_rd_data[15]_i_10__0_n_0\
    );
\reg_rd_data[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(12),
      I1 => missed_samps_ch1(13),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(12),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(13),
      O => \reg_rd_data[15]_i_11__0_n_0\
    );
\reg_rd_data[15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(15),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(15),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(15),
      O => \reg_rd_data[15]_i_12__0_n_0\
    );
\reg_rd_data[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[17]_i_4__0_n_0\,
      I1 => \reg_rd_data[17]_i_3__0_n_0\,
      O => \reg_rd_data[15]_i_2_n_0\
    );
\reg_rd_data[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[15]_i_10__0_n_0\,
      I1 => cfg_dec_factor(15),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[15]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[15]_i_5__0_n_0\
    );
\reg_rd_data[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(15),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(15),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[15]_i_6__0_n_0\
    );
\reg_rd_data[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(15),
      I1 => p_2_in(15),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(15),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(15),
      O => \reg_rd_data[15]_i_7__0_n_0\
    );
\reg_rd_data[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => p_3_in(16),
      I1 => p_2_in(16),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(16),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(16),
      O => \reg_rd_data[16]_i_10__0_n_0\
    );
\reg_rd_data[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(13),
      I1 => missed_samps_ch1(14),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(13),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(14),
      O => \reg_rd_data[16]_i_11_n_0\
    );
\reg_rd_data[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \reg_rd_data[17]_i_7__0_n_0\,
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[16]_i_3__0_n_0\
    );
\reg_rd_data[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E8F692755FD775"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(4),
      O => \reg_rd_data[16]_i_4__0_n_0\
    );
\reg_rd_data[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(16),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(16),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[16]_i_5__0_n_0\
    );
\reg_rd_data[16]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(16),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_dma_buf_size(16),
      O => \reg_rd_data[16]_i_9__0_n_0\
    );
\reg_rd_data[17]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(17),
      I1 => p_2_in(17),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(17),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(17),
      O => \reg_rd_data[17]_i_10__0_n_0\
    );
\reg_rd_data[17]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(17),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_dma_buf_size(17),
      O => \reg_rd_data[17]_i_11__0_n_0\
    );
\reg_rd_data[17]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(14),
      I1 => missed_samps_ch1(15),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(14),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(15),
      O => \reg_rd_data[17]_i_12__0_n_0\
    );
\reg_rd_data[17]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \reg_rd_data[16]_i_4__0_n_0\,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(1),
      O => \reg_rd_data[17]_i_3__0_n_0\
    );
\reg_rd_data[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7__0_n_0\,
      I1 => \reg_rd_data[17]_i_3__0_n_0\,
      I2 => \reg_rd_data[31]_i_6__0_n_0\,
      I3 => bram_addr_a(1),
      I4 => bram_addr_a(0),
      O => \reg_rd_data[17]_i_4__0_n_0\
    );
\reg_rd_data[17]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(17),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(17),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[17]_i_6__0_n_0\
    );
\reg_rd_data[17]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \reg_rd_data[31]_i_15__0_n_0\,
      I3 => \reg_rd_data[31]_i_16_n_0\,
      O => \reg_rd_data[17]_i_7__0_n_0\
    );
\reg_rd_data[18]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(18),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(18),
      O => \reg_rd_data[18]_i_6__0_n_0\
    );
\reg_rd_data[18]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(15),
      I1 => missed_samps_ch1(16),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(15),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(16),
      O => \reg_rd_data[18]_i_7__0_n_0\
    );
\reg_rd_data[18]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(18),
      I1 => p_2_in(18),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(18),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(18),
      O => \reg_rd_data[18]_i_8__0_n_0\
    );
\reg_rd_data[19]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(19),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(19),
      O => \reg_rd_data[19]_i_6__0_n_0\
    );
\reg_rd_data[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(16),
      I1 => missed_samps_ch1(17),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(16),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(17),
      O => \reg_rd_data[19]_i_7__0_n_0\
    );
\reg_rd_data[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(19),
      I1 => p_2_in(19),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(19),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(19),
      O => \reg_rd_data[19]_i_8__0_n_0\
    );
\reg_rd_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_2_in(1),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(1),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(1),
      O => \reg_rd_data[1]_i_11_n_0\
    );
\reg_rd_data[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \reg_rd_data[1]_i_6__0_n_0\,
      I1 => \reg_rd_data[17]_i_4__0_n_0\,
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => cfg_dec_rshift(1),
      I4 => \reg_rd_data[2]_i_4__0_n_0\,
      I5 => \cfg_loopback_reg_n_0_[1]\,
      O => \reg_rd_data[1]_i_3__0_n_0\
    );
\reg_rd_data[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => cfg_trig_low_level(1),
      I1 => cfg_trig_high_level(1),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => cfg_dec_factor(1),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      O => \reg_rd_data[1]_i_6__0_n_0\
    );
\reg_rd_data[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(20),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(20),
      O => \reg_rd_data[20]_i_6__0_n_0\
    );
\reg_rd_data[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(17),
      I1 => missed_samps_ch1(18),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(17),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(18),
      O => \reg_rd_data[20]_i_7__0_n_0\
    );
\reg_rd_data[20]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(20),
      I1 => p_2_in(20),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(20),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(20),
      O => \reg_rd_data[20]_i_8__0_n_0\
    );
\reg_rd_data[21]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(21),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(21),
      O => \reg_rd_data[21]_i_6__0_n_0\
    );
\reg_rd_data[21]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(18),
      I1 => missed_samps_ch1(19),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(18),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(19),
      O => \reg_rd_data[21]_i_7__0_n_0\
    );
\reg_rd_data[21]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(21),
      I1 => p_2_in(21),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(21),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(21),
      O => \reg_rd_data[21]_i_8__0_n_0\
    );
\reg_rd_data[22]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(22),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(22),
      O => \reg_rd_data[22]_i_6__0_n_0\
    );
\reg_rd_data[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(19),
      I1 => missed_samps_ch1(20),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(19),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(20),
      O => \reg_rd_data[22]_i_7__0_n_0\
    );
\reg_rd_data[22]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(22),
      I1 => p_2_in(22),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(22),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(22),
      O => \reg_rd_data[22]_i_8__0_n_0\
    );
\reg_rd_data[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(23),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(23),
      O => \reg_rd_data[23]_i_6__0_n_0\
    );
\reg_rd_data[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(20),
      I1 => missed_samps_ch1(21),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(20),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(21),
      O => \reg_rd_data[23]_i_7__0_n_0\
    );
\reg_rd_data[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(23),
      I1 => p_2_in(23),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(23),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(23),
      O => \reg_rd_data[23]_i_8__0_n_0\
    );
\reg_rd_data[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(24),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(24),
      O => \reg_rd_data[24]_i_6__0_n_0\
    );
\reg_rd_data[24]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(21),
      I1 => missed_samps_ch1(22),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(21),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(22),
      O => \reg_rd_data[24]_i_7__0_n_0\
    );
\reg_rd_data[24]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(24),
      I1 => p_2_in(24),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(24),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(24),
      O => \reg_rd_data[24]_i_8__0_n_0\
    );
\reg_rd_data[25]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(25),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(25),
      O => \reg_rd_data[25]_i_6__0_n_0\
    );
\reg_rd_data[25]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(22),
      I1 => missed_samps_ch1(23),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(22),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(23),
      O => \reg_rd_data[25]_i_7__0_n_0\
    );
\reg_rd_data[26]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(26),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(26),
      O => \reg_rd_data[26]_i_6__0_n_0\
    );
\reg_rd_data[26]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(23),
      I1 => missed_samps_ch1(24),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(23),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(24),
      O => \reg_rd_data[26]_i_7__0_n_0\
    );
\reg_rd_data[27]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(27),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(27),
      O => \reg_rd_data[27]_i_6__0_n_0\
    );
\reg_rd_data[27]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(24),
      I1 => missed_samps_ch1(25),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(24),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(25),
      O => \reg_rd_data[27]_i_7__0_n_0\
    );
\reg_rd_data[28]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(28),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(28),
      O => \reg_rd_data[28]_i_6__0_n_0\
    );
\reg_rd_data[28]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(25),
      I1 => missed_samps_ch1(26),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(25),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(26),
      O => \reg_rd_data[28]_i_7__0_n_0\
    );
\reg_rd_data[29]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(29),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(29),
      O => \reg_rd_data[29]_i_6__0_n_0\
    );
\reg_rd_data[29]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(26),
      I1 => missed_samps_ch1(27),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(26),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(27),
      O => \reg_rd_data[29]_i_7__0_n_0\
    );
\reg_rd_data[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E489758"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(5),
      O => \reg_rd_data[2]_i_10_n_0\
    );
\reg_rd_data[2]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(3),
      O => \^s_axi_reg_araddr[2]_0\
    );
\reg_rd_data[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_2_in(2),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(2),
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => intr_cnt_reg(2),
      O => \reg_rd_data[2]_i_14_n_0\
    );
\reg_rd_data[2]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[17]_i_3__0_n_0\,
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[2]_i_16__0_n_0\
    );
\reg_rd_data[2]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \reg_rd_data[2]_i_4__0_n_0\,
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => \reg_rd_data[17]_i_3__0_n_0\,
      O => \reg_rd_data[2]_i_17__0_n_0\
    );
\reg_rd_data[2]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => missed_samps_ch1(0),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => \^cfg_8bit_dat\,
      I3 => missed_samps_ch2(0),
      O => \reg_rd_data[2]_i_19__0_n_0\
    );
\reg_rd_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \reg_rd_data[2]_i_6__0_n_0\,
      I1 => \reg_rd_data[17]_i_4__0_n_0\,
      I2 => \cfg_loopback_reg_n_0_[2]\,
      I3 => \reg_rd_data[2]_i_4__0_n_0\,
      I4 => cfg_dec_rshift(2),
      I5 => \reg_rd_data[31]_i_11__0_n_0\,
      O => \reg_rd_data[2]_i_2__0_n_0\
    );
\reg_rd_data[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => \^s_axi_reg_araddr[4]\,
      I1 => \^s_axi_reg_araddr[2]_0\,
      I2 => bram_addr_a(7),
      I3 => \cfg_trig_pre_samp_reg[0]_0\,
      I4 => \reg_rd_data[2]_i_9__0_n_0\,
      I5 => \reg_rd_data[2]_i_10_n_0\,
      O => \reg_rd_data[2]_i_4__0_n_0\
    );
\reg_rd_data[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trig_cnt_reg(2),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => clk_cnt_reg(2),
      O => \reg_rd_data[2]_i_5__0_n_0\
    );
\reg_rd_data[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => cfg_trig_low_level(2),
      I1 => cfg_trig_high_level(2),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => \reg_rd_data[31]_i_11__0_n_0\,
      I4 => cfg_dec_factor(2),
      O => \reg_rd_data[2]_i_6__0_n_0\
    );
\reg_rd_data[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111033301110000"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(4),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(6),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(3),
      O => \reg_rd_data[2]_i_9__0_n_0\
    );
\reg_rd_data[30]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(30),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(30),
      O => \reg_rd_data[30]_i_6__0_n_0\
    );
\reg_rd_data[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(27),
      I1 => missed_samps_ch1(28),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(27),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(28),
      O => \reg_rd_data[30]_i_7__0_n_0\
    );
\reg_rd_data[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \reg_rd_data[31]_i_15__0_n_0\,
      I3 => \reg_rd_data[31]_i_16_n_0\,
      O => \reg_rd_data[31]_i_11__0_n_0\
    );
\reg_rd_data[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE17EE777A75A075"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(7),
      I2 => bram_addr_a(3),
      I3 => bram_addr_a(5),
      I4 => bram_addr_a(2),
      I5 => bram_addr_a(4),
      O => \reg_rd_data[31]_i_12__0_n_0\
    );
\reg_rd_data[31]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_dma_dst_addr2(31),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_dma_buf_size(31),
      O => \reg_rd_data[31]_i_13__0_n_0\
    );
\reg_rd_data[31]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(28),
      I1 => missed_samps_ch1(29),
      I2 => \reg_rd_data[31]_i_11__0_n_0\,
      I3 => missed_samps_ch2(28),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(29),
      O => \reg_rd_data[31]_i_14__0_n_0\
    );
\reg_rd_data[31]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111ED096"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(7),
      I4 => bram_addr_a(3),
      I5 => bram_addr_a(2),
      O => \reg_rd_data[31]_i_15__0_n_0\
    );
\reg_rd_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05555757C755D5FD"
    )
        port map (
      I0 => bram_addr_a(2),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(7),
      I5 => bram_addr_a(4),
      O => \reg_rd_data[31]_i_16_n_0\
    );
\reg_rd_data[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[31]_i_6__0_n_0\,
      I1 => \reg_rd_data[31]_i_7__0_n_0\,
      O => \reg_rd_data[31]_i_2__0_n_0\
    );
\reg_rd_data[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_rd_data[2]_i_4__0_n_0\,
      I1 => \reg_rd_data[3]_i_4__0_n_0\,
      O => \reg_rd_data[31]_i_4__0_n_0\
    );
\reg_rd_data[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \reg_rd_data[2]_i_4__0_n_0\,
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => \reg_rd_data[3]_i_4__0_n_0\,
      O => \reg_rd_data[31]_i_5__0_n_0\
    );
\reg_rd_data[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F3638313231F2F"
    )
        port map (
      I0 => bram_addr_a(3),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(2),
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(5),
      O => \reg_rd_data[31]_i_6__0_n_0\
    );
\reg_rd_data[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \reg_rd_data[31]_i_12__0_n_0\,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(1),
      O => \reg_rd_data[31]_i_7__0_n_0\
    );
\reg_rd_data[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5451D67BFFFFA3FF"
    )
        port map (
      I0 => bram_addr_a(5),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(6),
      I3 => bram_addr_a(3),
      I4 => bram_addr_a(4),
      I5 => bram_addr_a(7),
      O => \reg_rd_data[3]_i_12__0_n_0\
    );
\reg_rd_data[3]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => cfg_trig_low_level(3),
      I1 => cfg_trig_high_level(3),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => cfg_dec_factor(3),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      O => \reg_rd_data[3]_i_13__0_n_0\
    );
\reg_rd_data[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(0),
      I1 => missed_samps_ch1(1),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(0),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(1),
      O => \reg_rd_data[3]_i_14__0_n_0\
    );
\reg_rd_data[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \reg_rd_data[3]_i_12__0_n_0\,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(1),
      O => \reg_rd_data[3]_i_4__0_n_0\
    );
\reg_rd_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \reg_rd_data[3]_i_13__0_n_0\,
      I1 => \reg_rd_data[17]_i_4__0_n_0\,
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => cfg_dec_rshift(3),
      I4 => \reg_rd_data[2]_i_4__0_n_0\,
      I5 => \cfg_loopback_reg_n_0_[3]\,
      O => \reg_rd_data[3]_i_5_n_0\
    );
\reg_rd_data[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(3),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(3),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[3]_i_6__0_n_0\
    );
\reg_rd_data[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(3),
      I1 => p_2_in(3),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(3),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(3),
      O => \reg_rd_data[3]_i_7__0_n_0\
    );
\reg_rd_data[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(4),
      I1 => p_2_in(4),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(4),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(4),
      O => \reg_rd_data[4]_i_10__0_n_0\
    );
\reg_rd_data[4]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(1),
      I1 => missed_samps_ch1(2),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(1),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(2),
      O => \reg_rd_data[4]_i_14__0_n_0\
    );
\reg_rd_data[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[4]_i_9__0_n_0\,
      I1 => cfg_dec_factor(4),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[4]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[4]_i_4__0_n_0\
    );
\reg_rd_data[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(4),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(4),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[4]_i_5__0_n_0\
    );
\reg_rd_data[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(4),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_trig_high_level(4),
      O => \reg_rd_data[4]_i_9__0_n_0\
    );
\reg_rd_data[5]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(5),
      I1 => p_2_in(5),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(5),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(5),
      O => \reg_rd_data[5]_i_10__0_n_0\
    );
\reg_rd_data[5]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(5),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(5),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(5),
      O => \reg_rd_data[5]_i_12__0_n_0\
    );
\reg_rd_data[5]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(2),
      I1 => missed_samps_ch1(3),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(2),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(3),
      O => \reg_rd_data[5]_i_14__0_n_0\
    );
\reg_rd_data[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[5]_i_9__0_n_0\,
      I1 => cfg_dec_factor(5),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[5]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[5]_i_4__0_n_0\
    );
\reg_rd_data[5]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(5),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(5),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[5]_i_5__0_n_0\
    );
\reg_rd_data[5]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(5),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_trig_high_level(5),
      O => \reg_rd_data[5]_i_9__0_n_0\
    );
\reg_rd_data[6]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(6),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(6),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(6),
      O => \reg_rd_data[6]_i_10__0_n_0\
    );
\reg_rd_data[6]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(6),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(6),
      O => \reg_rd_data[6]_i_12__0_n_0\
    );
\reg_rd_data[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(3),
      I1 => missed_samps_ch1(4),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(3),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(4),
      O => \reg_rd_data[6]_i_13__0_n_0\
    );
\reg_rd_data[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(6),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(6),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[6]_i_7__0_n_0\,
      O => \reg_rd_data[6]_i_4__0_n_0\
    );
\reg_rd_data[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[6]_i_12__0_n_0\,
      I1 => cfg_dec_factor(6),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[6]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[6]_i_7__0_n_0\
    );
\reg_rd_data[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(6),
      I1 => p_2_in(6),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(6),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(6),
      O => \reg_rd_data[6]_i_8__0_n_0\
    );
\reg_rd_data[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(7),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(7),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(7),
      O => \reg_rd_data[7]_i_10__0_n_0\
    );
\reg_rd_data[7]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(7),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(7),
      O => \reg_rd_data[7]_i_12__0_n_0\
    );
\reg_rd_data[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(4),
      I1 => missed_samps_ch1(5),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(4),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(5),
      O => \reg_rd_data[7]_i_13__0_n_0\
    );
\reg_rd_data[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(7),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(7),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[7]_i_7__0_n_0\,
      O => \reg_rd_data[7]_i_4__0_n_0\
    );
\reg_rd_data[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[7]_i_12__0_n_0\,
      I1 => cfg_dec_factor(7),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[7]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[7]_i_7__0_n_0\
    );
\reg_rd_data[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(7),
      I1 => p_2_in(7),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(7),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(7),
      O => \reg_rd_data[7]_i_8__0_n_0\
    );
\reg_rd_data[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(5),
      I1 => missed_samps_ch1(6),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(5),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(6),
      O => \reg_rd_data[8]_i_10__0_n_0\
    );
\reg_rd_data[8]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(8),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(8),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(8),
      O => \reg_rd_data[8]_i_11__0_n_0\
    );
\reg_rd_data[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => clk_cnt_reg(8),
      I1 => \reg_rd_data[31]_i_5__0_n_0\,
      I2 => trig_cnt_reg(8),
      I3 => \reg_rd_data[31]_i_4__0_n_0\,
      O => \reg_rd_data[8]_i_2__0_n_0\
    );
\reg_rd_data[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[8]_i_9__0_n_0\,
      I1 => cfg_dec_factor(8),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[8]\,
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[8]_i_5__0_n_0\
    );
\reg_rd_data[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(8),
      I1 => p_2_in(8),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(8),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(8),
      O => \reg_rd_data[8]_i_6__0_n_0\
    );
\reg_rd_data[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(8),
      I1 => \reg_rd_data[17]_i_7__0_n_0\,
      I2 => cfg_trig_high_level(8),
      O => \reg_rd_data[8]_i_9__0_n_0\
    );
\reg_rd_data[9]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => cfg_dma_dst_addr1(9),
      I1 => \reg_rd_data[2]_i_4__0_n_0\,
      I2 => cfg_dma_dst_addr2(9),
      I3 => \reg_rd_data[17]_i_7__0_n_0\,
      I4 => cfg_dma_buf_size(9),
      O => \reg_rd_data[9]_i_10__0_n_0\
    );
\reg_rd_data[9]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cfg_trig_low_level(9),
      I1 => \reg_rd_data[31]_i_11__0_n_0\,
      I2 => cfg_trig_high_level(9),
      O => \reg_rd_data[9]_i_12__0_n_0\
    );
\reg_rd_data[9]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => missed_samps_ch1(6),
      I1 => missed_samps_ch1(7),
      I2 => \reg_rd_data[17]_i_7__0_n_0\,
      I3 => missed_samps_ch2(6),
      I4 => \^cfg_8bit_dat\,
      I5 => missed_samps_ch2(7),
      O => \reg_rd_data[9]_i_13__0_n_0\
    );
\reg_rd_data[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \reg_rd_data[31]_i_4__0_n_0\,
      I1 => trig_cnt_reg(9),
      I2 => \reg_rd_data[31]_i_5__0_n_0\,
      I3 => clk_cnt_reg(9),
      I4 => \reg_rd_data[31]_i_2__0_n_0\,
      I5 => \reg_rd_data[9]_i_7__0_n_0\,
      O => \reg_rd_data[9]_i_4__0_n_0\
    );
\reg_rd_data[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00F00C0C0"
    )
        port map (
      I0 => \reg_rd_data[9]_i_12__0_n_0\,
      I1 => cfg_dec_factor(9),
      I2 => \reg_rd_data[17]_i_4__0_n_0\,
      I3 => \cfg_loopback_reg_n_0_[9]\,
      I4 => \reg_rd_data[31]_i_11__0_n_0\,
      I5 => \reg_rd_data[2]_i_4__0_n_0\,
      O => \reg_rd_data[9]_i_7__0_n_0\
    );
\reg_rd_data[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in(9),
      I1 => p_2_in(9),
      I2 => \reg_rd_data[2]_i_4__0_n_0\,
      I3 => p_1_in(9),
      I4 => \reg_rd_data[17]_i_7__0_n_0\,
      I5 => intr_cnt_reg(9),
      O => \reg_rd_data[9]_i_8__0_n_0\
    );
\reg_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_140,
      Q => \reg_rd_data_reg[31]_0\(0),
      R => '0'
    );
\reg_rd_data_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_rd_data[0]_i_7__0_n_0\,
      I1 => \reg_rd_data[0]_i_8__0_n_0\,
      O => \reg_rd_data_reg[0]_i_3__0_n_0\,
      S => \reg_rd_data[17]_i_4__0_n_0\
    );
\reg_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_134,
      Q => \reg_rd_data_reg[31]_0\(10),
      R => '0'
    );
\reg_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_43,
      Q => \reg_rd_data_reg[31]_0\(11),
      R => '0'
    );
\reg_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_42,
      Q => \reg_rd_data_reg[31]_0\(12),
      R => '0'
    );
\reg_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_41,
      Q => \reg_rd_data_reg[31]_0\(13),
      R => '0'
    );
\reg_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_40,
      Q => \reg_rd_data_reg[31]_0\(14),
      R => '0'
    );
\reg_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_39,
      Q => \reg_rd_data_reg[31]_0\(15),
      R => '0'
    );
\reg_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_133,
      Q => \reg_rd_data_reg[31]_0\(16),
      R => '0'
    );
\reg_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_38,
      Q => \reg_rd_data_reg[31]_0\(17),
      R => '0'
    );
\reg_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_132,
      Q => \reg_rd_data_reg[31]_0\(18),
      R => '0'
    );
\reg_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_131,
      Q => \reg_rd_data_reg[31]_0\(19),
      R => '0'
    );
\reg_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_47,
      Q => \reg_rd_data_reg[31]_0\(1),
      R => '0'
    );
\reg_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_130,
      Q => \reg_rd_data_reg[31]_0\(20),
      R => '0'
    );
\reg_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_129,
      Q => \reg_rd_data_reg[31]_0\(21),
      R => '0'
    );
\reg_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_128,
      Q => \reg_rd_data_reg[31]_0\(22),
      R => '0'
    );
\reg_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_127,
      Q => \reg_rd_data_reg[31]_0\(23),
      R => '0'
    );
\reg_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_126,
      Q => \reg_rd_data_reg[31]_0\(24),
      R => '0'
    );
\reg_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_125,
      Q => \reg_rd_data_reg[31]_0\(25),
      R => '0'
    );
\reg_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_124,
      Q => \reg_rd_data_reg[31]_0\(26),
      R => '0'
    );
\reg_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_123,
      Q => \reg_rd_data_reg[31]_0\(27),
      R => '0'
    );
\reg_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_122,
      Q => \reg_rd_data_reg[31]_0\(28),
      R => '0'
    );
\reg_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_121,
      Q => \reg_rd_data_reg[31]_0\(29),
      R => '0'
    );
\reg_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_139,
      Q => \reg_rd_data_reg[31]_0\(2),
      R => '0'
    );
\reg_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_120,
      Q => \reg_rd_data_reg[31]_0\(30),
      R => '0'
    );
\reg_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_119,
      Q => \reg_rd_data_reg[31]_0\(31),
      R => '0'
    );
\reg_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_138,
      Q => \reg_rd_data_reg[31]_0\(3),
      R => '0'
    );
\reg_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_137,
      Q => \reg_rd_data_reg[31]_0\(4),
      R => '0'
    );
\reg_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_136,
      Q => \reg_rd_data_reg[31]_0\(5),
      R => '0'
    );
\reg_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_46,
      Q => \reg_rd_data_reg[31]_0\(6),
      R => '0'
    );
\reg_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_45,
      Q => \reg_rd_data_reg[31]_0\(7),
      R => '0'
    );
\reg_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_dma_s2mm_n_135,
      Q => \reg_rd_data_reg[31]_0\(8),
      R => '0'
    );
\reg_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => '1',
      D => U_osc_acq_n_44,
      Q => \reg_rd_data_reg[31]_0\(9),
      R => '0'
    );
\trig_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trig_cnt_reg(0),
      O => \trig_cnt[0]_i_2__0_n_0\
    );
\trig_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[0]_i_1__0_n_7\,
      Q => trig_cnt_reg(0),
      R => clear
    );
\trig_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trig_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \trig_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => trig_cnt_reg(3 downto 1),
      S(0) => \trig_cnt[0]_i_2__0_n_0\
    );
\trig_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[8]_i_1__0_n_5\,
      Q => trig_cnt_reg(10),
      R => clear
    );
\trig_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[8]_i_1__0_n_4\,
      Q => trig_cnt_reg(11),
      R => clear
    );
\trig_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[12]_i_1__0_n_7\,
      Q => trig_cnt_reg(12),
      R => clear
    );
\trig_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(15 downto 12)
    );
\trig_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[12]_i_1__0_n_6\,
      Q => trig_cnt_reg(13),
      R => clear
    );
\trig_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[12]_i_1__0_n_5\,
      Q => trig_cnt_reg(14),
      R => clear
    );
\trig_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[12]_i_1__0_n_4\,
      Q => trig_cnt_reg(15),
      R => clear
    );
\trig_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[16]_i_1__0_n_7\,
      Q => trig_cnt_reg(16),
      R => clear
    );
\trig_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(19 downto 16)
    );
\trig_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[16]_i_1__0_n_6\,
      Q => trig_cnt_reg(17),
      R => clear
    );
\trig_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[16]_i_1__0_n_5\,
      Q => trig_cnt_reg(18),
      R => clear
    );
\trig_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[16]_i_1__0_n_4\,
      Q => trig_cnt_reg(19),
      R => clear
    );
\trig_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[0]_i_1__0_n_6\,
      Q => trig_cnt_reg(1),
      R => clear
    );
\trig_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[20]_i_1__0_n_7\,
      Q => trig_cnt_reg(20),
      R => clear
    );
\trig_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(23 downto 20)
    );
\trig_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[20]_i_1__0_n_6\,
      Q => trig_cnt_reg(21),
      R => clear
    );
\trig_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[20]_i_1__0_n_5\,
      Q => trig_cnt_reg(22),
      R => clear
    );
\trig_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[20]_i_1__0_n_4\,
      Q => trig_cnt_reg(23),
      R => clear
    );
\trig_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[24]_i_1__0_n_7\,
      Q => trig_cnt_reg(24),
      R => clear
    );
\trig_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(27 downto 24)
    );
\trig_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[24]_i_1__0_n_6\,
      Q => trig_cnt_reg(25),
      R => clear
    );
\trig_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[24]_i_1__0_n_5\,
      Q => trig_cnt_reg(26),
      R => clear
    );
\trig_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[24]_i_1__0_n_4\,
      Q => trig_cnt_reg(27),
      R => clear
    );
\trig_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[28]_i_1__0_n_7\,
      Q => trig_cnt_reg(28),
      R => clear
    );
\trig_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_trig_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \trig_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(31 downto 28)
    );
\trig_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[28]_i_1__0_n_6\,
      Q => trig_cnt_reg(29),
      R => clear
    );
\trig_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[0]_i_1__0_n_5\,
      Q => trig_cnt_reg(2),
      R => clear
    );
\trig_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[28]_i_1__0_n_5\,
      Q => trig_cnt_reg(30),
      R => clear
    );
\trig_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[28]_i_1__0_n_4\,
      Q => trig_cnt_reg(31),
      R => clear
    );
\trig_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[0]_i_1__0_n_4\,
      Q => trig_cnt_reg(3),
      R => clear
    );
\trig_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[4]_i_1__0_n_7\,
      Q => trig_cnt_reg(4),
      R => clear
    );
\trig_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(7 downto 4)
    );
\trig_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[4]_i_1__0_n_6\,
      Q => trig_cnt_reg(5),
      R => clear
    );
\trig_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[4]_i_1__0_n_5\,
      Q => trig_cnt_reg(6),
      R => clear
    );
\trig_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[4]_i_1__0_n_4\,
      Q => trig_cnt_reg(7),
      R => clear
    );
\trig_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[8]_i_1__0_n_7\,
      Q => trig_cnt_reg(8),
      R => clear
    );
\trig_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trig_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \trig_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \trig_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \trig_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \trig_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \trig_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \trig_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \trig_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \trig_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => trig_cnt_reg(11 downto 8)
    );
\trig_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_osc2_aclk,
      CE => \^external_trig_val\,
      D => \trig_cnt_reg[8]_i_1__0_n_6\,
      Q => trig_cnt_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0_rp_oscilloscope is
  port (
    m_axi_osc1_awvalid : out STD_LOGIC;
    trig_out : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_osc2_awvalid : out STD_LOGIC;
    \req_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    m_axi_osc1_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_osc1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast_reg : out STD_LOGIC;
    osc1_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    loopback_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid_reg : out STD_LOGIC;
    osc1_trig_op : out STD_LOGIC;
    m_axi_osc2_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_osc2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast_reg_0 : out STD_LOGIC;
    osc2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid_reg_0 : out STD_LOGIC;
    osc2_trig_op : out STD_LOGIC;
    intr : out STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    s_axi_reg_aclk : in STD_LOGIC;
    s_axi_reg_aresetn : in STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_osc2_wready : in STD_LOGIC;
    adc_data_ch2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    adc_data_ch1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_rp_oscilloscope_0_rp_oscilloscope : entity is "rp_oscilloscope";
end system_rp_oscilloscope_0_rp_oscilloscope;

architecture STRUCTURE of system_rp_oscilloscope_0_rp_oscilloscope is
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs_15\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/bit_start\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy_14\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty_21\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0_18\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U_dma_s2mm/U_dma_s2mm_upsize/tlast\ : STD_LOGIC;
  signal \U_dma_s2mm/U_dma_s2mm_upsize/tlast_0\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_dis\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_dis_13\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_rd_re\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_rd_re_19\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_wr_we\ : STD_LOGIC;
  signal \U_dma_s2mm/fifo_wr_we_10\ : STD_LOGIC;
  signal \U_dma_s2mm/first_rst\ : STD_LOGIC;
  signal \U_dma_s2mm/first_rst_11\ : STD_LOGIC;
  signal U_osc1_n_102 : STD_LOGIC;
  signal U_osc1_n_103 : STD_LOGIC;
  signal U_osc1_n_136 : STD_LOGIC;
  signal U_osc1_n_169 : STD_LOGIC;
  signal U_osc1_n_170 : STD_LOGIC;
  signal U_osc1_n_171 : STD_LOGIC;
  signal U_osc1_n_172 : STD_LOGIC;
  signal U_osc1_n_174 : STD_LOGIC;
  signal U_osc1_n_175 : STD_LOGIC;
  signal U_osc1_n_176 : STD_LOGIC;
  signal U_osc1_n_178 : STD_LOGIC;
  signal U_osc1_n_187 : STD_LOGIC;
  signal U_osc1_n_189 : STD_LOGIC;
  signal U_osc1_n_190 : STD_LOGIC;
  signal U_osc1_n_199 : STD_LOGIC;
  signal U_osc1_n_2 : STD_LOGIC;
  signal U_osc1_n_200 : STD_LOGIC;
  signal U_osc1_n_202 : STD_LOGIC;
  signal U_osc1_n_203 : STD_LOGIC;
  signal U_osc1_n_204 : STD_LOGIC;
  signal U_osc1_n_205 : STD_LOGIC;
  signal U_osc1_n_206 : STD_LOGIC;
  signal U_osc1_n_207 : STD_LOGIC;
  signal U_osc1_n_208 : STD_LOGIC;
  signal U_osc1_n_209 : STD_LOGIC;
  signal U_osc1_n_7 : STD_LOGIC;
  signal U_osc1_n_87 : STD_LOGIC;
  signal U_osc2_n_122 : STD_LOGIC;
  signal U_osc2_n_134 : STD_LOGIC;
  signal U_osc2_n_136 : STD_LOGIC;
  signal U_osc2_n_137 : STD_LOGIC;
  signal U_osc2_n_139 : STD_LOGIC;
  signal U_osc2_n_140 : STD_LOGIC;
  signal U_osc2_n_144 : STD_LOGIC;
  signal U_osc2_n_146 : STD_LOGIC;
  signal U_osc2_n_147 : STD_LOGIC;
  signal U_osc2_n_148 : STD_LOGIC;
  signal U_osc2_n_149 : STD_LOGIC;
  signal U_osc2_n_150 : STD_LOGIC;
  signal U_osc2_n_151 : STD_LOGIC;
  signal U_osc2_n_152 : STD_LOGIC;
  signal U_osc2_n_153 : STD_LOGIC;
  signal U_osc2_n_154 : STD_LOGIC;
  signal U_osc2_n_155 : STD_LOGIC;
  signal U_osc2_n_159 : STD_LOGIC;
  signal U_osc2_n_2 : STD_LOGIC;
  signal U_osc2_n_7 : STD_LOGIC;
  signal \U_osc_acq/state_cs\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U_osc_acq/state_cs_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U_osc_trigger/trig_detect12_in\ : STD_LOGIC;
  signal \U_osc_trigger/trig_detect12_in_3\ : STD_LOGIC;
  signal \U_osc_trigger/trig_detect14_in\ : STD_LOGIC;
  signal \U_osc_trigger/trig_detect14_in_1\ : STD_LOGIC;
  signal \U_osc_trigger/trig_detect16_in\ : STD_LOGIC;
  signal \U_osc_trigger/trig_detect16_in_2\ : STD_LOGIC;
  signal U_reg_ctrl_i_33_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_34_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_36_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_37_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_38_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_39_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_40_n_0 : STD_LOGIC;
  signal U_reg_ctrl_i_41_n_0 : STD_LOGIC;
  signal acq_tlast : STD_LOGIC;
  signal acq_tlast_22 : STD_LOGIC;
  signal acq_tvalid : STD_LOGIC;
  signal acq_tvalid_23 : STD_LOGIC;
  signal adc_data_ch1_signed : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \adc_data_ch1_signed[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[11]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[12]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[13]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[14]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[7]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch1_signed[9]_i_1_n_0\ : STD_LOGIC;
  signal adc_data_ch2_signed : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \adc_data_ch2_signed[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[11]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[12]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[13]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[14]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[7]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data_ch2_signed[9]_i_1_n_0\ : STD_LOGIC;
  signal buf_sel_ch1 : STD_LOGIC;
  signal buf_sel_ch2 : STD_LOGIC;
  signal \busy_i_1__0_n_0\ : STD_LOGIC;
  signal busy_i_1_n_0 : STD_LOGIC;
  signal cfg_8bit_dat : STD_LOGIC;
  signal cfg_8bit_dat_17 : STD_LOGIC;
  signal \cfg_8bit_dat_i_1__0_n_0\ : STD_LOGIC;
  signal cfg_8bit_dat_i_1_n_0 : STD_LOGIC;
  signal cfg_avg_en : STD_LOGIC;
  signal cfg_avg_en_8 : STD_LOGIC;
  signal \cfg_avg_en_i_1__0_n_0\ : STD_LOGIC;
  signal cfg_avg_en_i_1_n_0 : STD_LOGIC;
  signal cfg_dma_ctrl_reg : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal cfg_dma_ctrl_reg_4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cfg_filt_bypass : STD_LOGIC;
  signal cfg_filt_bypass_25 : STD_LOGIC;
  signal \cfg_filt_bypass_i_1__0_n_0\ : STD_LOGIC;
  signal cfg_filt_bypass_i_1_n_0 : STD_LOGIC;
  signal cfg_trig_edge : STD_LOGIC;
  signal cfg_trig_edge_9 : STD_LOGIC;
  signal \cfg_trig_edge_i_1__0_n_0\ : STD_LOGIC;
  signal cfg_trig_edge_i_1_n_0 : STD_LOGIC;
  signal ctl_trg : STD_LOGIC;
  signal ctl_trg_5 : STD_LOGIC;
  signal dec_tvalid : STD_LOGIC;
  signal dec_tvalid_24 : STD_LOGIC;
  signal dma_mode : STD_LOGIC;
  signal dma_mode_12 : STD_LOGIC;
  signal external_trig_val : STD_LOGIC;
  signal \fifo_dis_i_1__0_n_0\ : STD_LOGIC;
  signal fifo_dis_i_1_n_0 : STD_LOGIC;
  signal \first_rst_i_1__0_n_0\ : STD_LOGIC;
  signal first_rst_i_1_n_0 : STD_LOGIC;
  signal \m_axi_awvalid_i_1__0_n_0\ : STD_LOGIC;
  signal m_axi_awvalid_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_osc1_awvalid\ : STD_LOGIC;
  signal \^m_axi_osc2_awvalid\ : STD_LOGIC;
  signal \m_axi_wlast_i_1__0_n_0\ : STD_LOGIC;
  signal m_axi_wlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_reg\ : STD_LOGIC;
  signal \^m_axi_wlast_reg_0\ : STD_LOGIC;
  signal \m_axi_wvalid_i_1__0_n_0\ : STD_LOGIC;
  signal m_axi_wvalid_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_reg\ : STD_LOGIC;
  signal \^m_axi_wvalid_reg_0\ : STD_LOGIC;
  signal \m_axis_tvalid_i_1__0__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_i_1__1_n_0\ : STD_LOGIC;
  signal \mode_i_1__0_n_0\ : STD_LOGIC;
  signal mode_i_1_n_0 : STD_LOGIC;
  signal osc2_dma_intr : STD_LOGIC;
  signal osc2_reg_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal osc2_reg_wr_we : STD_LOGIC;
  signal p_20_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_20_in_16 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal reg_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_en : STD_LOGIC;
  signal reg_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_we : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reg_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \req_we_i_1__0_n_0\ : STD_LOGIC;
  signal req_we_i_1_n_0 : STD_LOGIC;
  signal \state_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \sts_trig_i_1__0_n_0\ : STD_LOGIC;
  signal sts_trig_i_1_n_0 : STD_LOGIC;
  signal \trig_detect_i_2__0_n_0\ : STD_LOGIC;
  signal trig_detect_i_2_n_0 : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_reg_ctrl : label is "reg_ctrl,axi_bram_ctrl,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_reg_ctrl : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_reg_ctrl : label is "axi_bram_ctrl,Vivado 2020.1";
begin
  m_axi_osc1_awvalid <= \^m_axi_osc1_awvalid\;
  m_axi_osc2_awvalid <= \^m_axi_osc2_awvalid\;
  m_axi_wlast_reg <= \^m_axi_wlast_reg\;
  m_axi_wlast_reg_0 <= \^m_axi_wlast_reg_0\;
  m_axi_wvalid_reg <= \^m_axi_wvalid_reg\;
  m_axi_wvalid_reg_0 <= \^m_axi_wvalid_reg_0\;
U_osc1: entity work.system_rp_oscilloscope_0_osc_top
     port map (
      CO(0) => \U_osc_trigger/trig_detect12_in\,
      D(31 downto 0) => reg_wr_data(31 downto 0),
      \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ => U_osc1_n_170,
      Q(13 downto 0) => adc_data_ch1_signed(15 downto 2),
      acq_tlast => acq_tlast,
      acq_tvalid => acq_tvalid,
      bb_mult => U_osc2_n_154,
      bit_start => \U_dma_s2mm/U_dma_s2mm_ctrl/bit_start\,
      bram_addr_a(7 downto 0) => reg_addr(7 downto 0),
      bram_en_a => reg_en,
      bram_rddata_a(31 downto 0) => reg_rd_data(31 downto 0),
      bram_we_a(3 downto 0) => reg_we(3 downto 0),
      buf_sel_ch1 => buf_sel_ch1,
      buf_sel_ch2 => buf_sel_ch2,
      busy_reg => busy_i_1_n_0,
      cfg_8bit_dat => cfg_8bit_dat,
      cfg_8bit_dat_reg_0 => cfg_8bit_dat_i_1_n_0,
      cfg_avg_en => cfg_avg_en,
      cfg_avg_en_reg_0 => cfg_avg_en_i_1_n_0,
      \cfg_calib_offset_reg[0]_0\ => U_osc2_n_134,
      \cfg_dec_rshift[3]_i_2_0\ => U_osc2_n_152,
      cfg_dma_ctrl_reg(0) => cfg_dma_ctrl_reg_4(0),
      cfg_filt_bypass => cfg_filt_bypass,
      cfg_filt_bypass_reg_0 => cfg_filt_bypass_i_1_n_0,
      cfg_trig_edge => cfg_trig_edge,
      cfg_trig_edge_reg_0 => cfg_trig_edge_i_1_n_0,
      \cfg_trig_high_level_reg[15]_0\(0) => \U_osc_trigger/trig_detect16_in\,
      ctl_start_r_reg => U_osc1_n_187,
      ctl_trg => ctl_trg,
      dat_ctrl_busy => \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy\,
      dec_tvalid => dec_tvalid,
      dma_mode => dma_mode,
      empty => \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty\,
      empty_fwft_i_reg => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\,
      event_ip_reset(4 downto 0) => event_ip_reset(4 downto 0),
      event_ip_start(4 downto 0) => event_ip_start(4 downto 0),
      event_ip_stop(4 downto 0) => event_ip_stop(4 downto 0),
      event_ip_trig(4 downto 0) => event_ip_trig(4 downto 0),
      \event_op_reset_i_5__0\ => U_osc1_n_102,
      external_trig_val => external_trig_val,
      fifo_dis => \U_dma_s2mm/fifo_dis\,
      fifo_dis_reg => fifo_dis_i_1_n_0,
      fifo_wr_we => \U_dma_s2mm/fifo_wr_we\,
      first_rst => \U_dma_s2mm/first_rst\,
      first_rst_reg => first_rst_i_1_n_0,
      full_immed0 => \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0\,
      \goreg_dm.dout_i_reg[1]\ => U_osc1_n_203,
      intr => intr,
      loopback_sel(7 downto 0) => loopback_sel(7 downto 0),
      m_axi_awvalid_reg => m_axi_awvalid_i_1_n_0,
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      m_axi_osc1_awlen(7 downto 0) => m_axi_osc1_awlen(7 downto 0),
      m_axi_osc1_awready => m_axi_osc1_awready,
      m_axi_osc1_awvalid => \^m_axi_osc1_awvalid\,
      m_axi_osc1_wdata(63 downto 0) => m_axi_osc1_wdata(63 downto 0),
      m_axi_osc1_wready => m_axi_osc1_wready,
      m_axi_wlast_reg => \^m_axi_wlast_reg\,
      m_axi_wlast_reg_0 => m_axi_wlast_i_1_n_0,
      m_axi_wvalid_reg => \^m_axi_wvalid_reg\,
      m_axi_wvalid_reg_0 => m_axi_wvalid_i_1_n_0,
      \m_axis_tdata_reg[15]\(0) => \U_osc_trigger/trig_detect14_in\,
      m_axis_tvalid_reg => U_osc1_n_200,
      m_axis_tvalid_reg_0 => \m_axis_tvalid_i_1__1_n_0\,
      mode_reg => mode_i_1_n_0,
      next_buf_full_reg => U_osc1_n_87,
      osc1_event_op(3 downto 0) => osc1_event_op(3 downto 0),
      osc1_trig_op => osc1_trig_op,
      osc2_dma_intr => osc2_dma_intr,
      rd_en => \U_dma_s2mm/fifo_rd_re\,
      \reg_ctrl_reg[9]\(1 downto 0) => cfg_dma_ctrl_reg(9 downto 8),
      \reg_rd_data_reg[2]_0\ => U_osc2_n_155,
      \req_addr_reg[31]\(31 downto 0) => m_axi_awaddr(31 downto 0),
      req_we_reg => req_we_i_1_n_0,
      \req_xfer_cnt_reg[0]\ => U_osc1_n_199,
      \s_axi_reg_araddr[2]\ => U_osc1_n_174,
      \s_axi_reg_araddr[2]_0\ => U_osc1_n_190,
      \s_axi_reg_araddr[2]_1\ => U_osc1_n_207,
      \s_axi_reg_araddr[2]_2\ => U_osc1_n_208,
      \s_axi_reg_araddr[3]\ => U_osc1_n_178,
      \s_axi_reg_araddr[4]\ => U_osc1_n_136,
      \s_axi_reg_araddr[4]_0\ => U_osc1_n_169,
      \s_axi_reg_araddr[4]_1\ => U_osc1_n_171,
      \s_axi_reg_araddr[4]_2\ => U_osc1_n_176,
      \s_axi_reg_araddr[4]_3\ => U_osc1_n_209,
      \s_axi_reg_araddr[5]\ => U_osc1_n_204,
      \s_axi_reg_araddr[6]\ => U_osc1_n_189,
      \s_axi_reg_araddr[7]\ => U_osc1_n_172,
      \s_axi_reg_araddr[7]_0\ => U_osc1_n_175,
      \s_axi_reg_araddr[7]_1\ => U_osc1_n_205,
      \s_axi_reg_araddr[7]_2\ => U_osc1_n_206,
      \s_axi_reg_rdata[0]\ => U_reg_ctrl_i_33_n_0,
      \s_axi_reg_rdata[0]_0\ => U_reg_ctrl_i_34_n_0,
      \s_axi_reg_rdata[31]\(31 downto 0) => osc2_reg_rd_data(31 downto 0),
      state_cs => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs\,
      state_cs_0(2 downto 0) => \U_osc_acq/state_cs\(2 downto 0),
      state_cs_1(2 downto 0) => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(2 downto 0),
      \state_cs_reg[0]\ => \state_cs[0]_i_1_n_0\,
      sts_trig_reg(0) => p_20_in(3),
      sts_trig_reg_0 => sts_trig_i_1_n_0,
      tlast_reg(0) => \U_dma_s2mm/U_dma_s2mm_upsize/tlast\,
      trig_detect_reg => U_osc1_n_2,
      trig_detect_reg_0 => trig_detect_i_2_n_0,
      trig_ip(5 downto 0) => trig_ip(5 downto 0),
      trig_out => trig_out,
      wr_en => U_osc1_n_7,
      \xfer_cnt_reg[3]\ => U_osc1_n_103,
      \xfer_cnt_reg[6]\ => U_osc1_n_202
    );
U_osc2: entity work.\system_rp_oscilloscope_0_osc_top__parameterized0\
     port map (
      CO(0) => \U_osc_trigger/trig_detect12_in_3\,
      D(0) => \U_dma_s2mm/U_dma_s2mm_upsize/tlast_0\,
      Q(13 downto 0) => adc_data_ch2_signed(15 downto 2),
      acq_tlast => acq_tlast_22,
      acq_tvalid => acq_tvalid_23,
      bit_start => \U_dma_s2mm/U_dma_s2mm_ctrl/bit_start\,
      bram_addr_a(7 downto 0) => reg_addr(7 downto 0),
      bram_en_a => reg_en,
      bram_we_a(3 downto 0) => reg_we(3 downto 0),
      bram_wrdata_a(31 downto 0) => reg_wr_data(31 downto 0),
      buf_sel_ch1 => buf_sel_ch1,
      buf_sel_ch2 => buf_sel_ch2,
      busy_reg => \busy_i_1__0_n_0\,
      cfg_8bit_dat => cfg_8bit_dat_17,
      cfg_8bit_dat_reg_0 => \cfg_8bit_dat_i_1__0_n_0\,
      cfg_avg_en => cfg_avg_en_8,
      cfg_avg_en_reg_0 => \cfg_avg_en_i_1__0_n_0\,
      \cfg_dec_factor_reg[0]_0\ => U_osc1_n_175,
      \cfg_dma_dst_addr1_reg[0]_0\ => U_osc1_n_176,
      cfg_filt_bypass => cfg_filt_bypass_25,
      cfg_filt_bypass_reg_0 => \cfg_filt_bypass_i_1__0_n_0\,
      cfg_trig_edge => cfg_trig_edge_9,
      cfg_trig_edge_reg_0 => \cfg_trig_edge_i_1__0_n_0\,
      \cfg_trig_high_level_reg[15]_0\(0) => \U_osc_trigger/trig_detect16_in_2\,
      \cfg_trig_pre_samp_reg[0]_0\ => U_osc1_n_102,
      ctl_start_r_reg => U_osc2_n_140,
      ctl_trg => ctl_trg_5,
      dat_ctrl_busy => \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy_14\,
      dec_tvalid => dec_tvalid_24,
      dma_mode => dma_mode_12,
      empty => \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty_21\,
      empty_fwft_i_reg => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\,
      event_ip_reset(4 downto 0) => event_ip_reset(4 downto 0),
      event_ip_start(4 downto 0) => event_ip_start(4 downto 0),
      event_ip_stop(4 downto 0) => event_ip_stop(4 downto 0),
      event_ip_trig(4 downto 0) => event_ip_trig(4 downto 0),
      event_op_reset_i_7 => U_osc1_n_170,
      external_trig_val => external_trig_val,
      fifo_dis => \U_dma_s2mm/fifo_dis_13\,
      fifo_dis_reg => \fifo_dis_i_1__0_n_0\,
      fifo_wr_we => \U_dma_s2mm/fifo_wr_we_10\,
      first_rst => \U_dma_s2mm/first_rst_11\,
      first_rst_reg => \first_rst_i_1__0_n_0\,
      full_immed0 => \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0_18\,
      \goreg_dm.dout_i_reg[1]\ => U_osc2_n_149,
      m_axi_awvalid_reg => \m_axi_awvalid_i_1__0_n_0\,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      m_axi_osc2_awlen(7 downto 0) => m_axi_osc2_awlen(7 downto 0),
      m_axi_osc2_awready => m_axi_osc2_awready,
      m_axi_osc2_awvalid => \^m_axi_osc2_awvalid\,
      m_axi_osc2_wdata(63 downto 0) => m_axi_osc2_wdata(63 downto 0),
      m_axi_osc2_wready => m_axi_osc2_wready,
      m_axi_wlast_reg => \^m_axi_wlast_reg_0\,
      m_axi_wlast_reg_0 => \m_axi_wlast_i_1__0_n_0\,
      m_axi_wvalid_reg => \^m_axi_wvalid_reg_0\,
      m_axi_wvalid_reg_0 => \m_axi_wvalid_i_1__0_n_0\,
      \m_axis_tdata_reg[15]\(0) => \U_osc_trigger/trig_detect14_in_1\,
      m_axis_tvalid_reg => U_osc2_n_144,
      m_axis_tvalid_reg_0 => \m_axis_tvalid_i_1__0__0_n_0\,
      mode_reg => \mode_i_1__0_n_0\,
      next_buf_full_reg => U_osc2_n_122,
      osc2_dma_intr => osc2_dma_intr,
      osc2_event_op(3 downto 0) => osc2_event_op(3 downto 0),
      osc2_reg_wr_we => osc2_reg_wr_we,
      osc2_trig_op => osc2_trig_op,
      rd_en => \U_dma_s2mm/fifo_rd_re_19\,
      \reg_ctrl_reg[31]\ => U_osc1_n_174,
      \reg_ctrl_reg[9]\(2 downto 1) => cfg_dma_ctrl_reg_4(9 downto 8),
      \reg_ctrl_reg[9]\(0) => cfg_dma_ctrl_reg_4(0),
      \reg_rd_data_reg[31]_0\(31 downto 0) => osc2_reg_rd_data(31 downto 0),
      \req_addr_reg[31]\(31 downto 0) => \req_addr_reg[31]\(31 downto 0),
      req_we_reg => \req_we_i_1__0_n_0\,
      \req_xfer_cnt_reg[6]\ => U_osc2_n_139,
      \s_axi_reg_araddr[2]\ => U_osc2_n_151,
      \s_axi_reg_araddr[2]_0\ => U_osc2_n_155,
      \s_axi_reg_araddr[3]\ => U_osc2_n_150,
      \s_axi_reg_araddr[3]_0\ => U_osc2_n_159,
      \s_axi_reg_araddr[4]\ => U_osc2_n_134,
      \s_axi_reg_araddr[4]_0\ => U_osc2_n_152,
      \s_axi_reg_araddr[4]_1\ => U_osc2_n_153,
      \s_axi_reg_araddr[5]\ => U_osc2_n_137,
      \s_axi_reg_araddr[7]\ => U_osc2_n_146,
      \s_axi_reg_araddr[7]_0\ => U_osc2_n_147,
      \s_axi_reg_araddr[7]_1\ => U_osc2_n_154,
      state_cs => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs_15\,
      state_cs_0(2 downto 0) => \U_osc_acq/state_cs_7\(2 downto 0),
      state_cs_1(2 downto 0) => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(2 downto 0),
      \state_cs_reg[0]\ => \state_cs[0]_i_1__0_n_0\,
      sts_trig_reg(0) => p_20_in_16(3),
      sts_trig_reg_0 => \sts_trig_i_1__0_n_0\,
      trig_detect_reg => U_osc2_n_2,
      trig_detect_reg_0 => \trig_detect_i_2__0_n_0\,
      trig_ip(5 downto 0) => trig_ip(5 downto 0),
      wr_en => U_osc2_n_7,
      \xfer_cnt_reg[3]\ => U_osc2_n_136,
      \xfer_cnt_reg[6]\ => U_osc2_n_148
    );
U_reg_ctrl: entity work.system_rp_oscilloscope_0_reg_ctrl
     port map (
      bram_addr_a(11 downto 8) => NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED(11 downto 8),
      bram_addr_a(7 downto 0) => reg_addr(7 downto 0),
      bram_clk_a => NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED,
      bram_en_a => reg_en,
      bram_rddata_a(31 downto 0) => reg_rd_data(31 downto 0),
      bram_rst_a => NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED,
      bram_we_a(3 downto 0) => reg_we(3 downto 0),
      bram_wrdata_a(31 downto 0) => reg_wr_data(31 downto 0),
      s_axi_aclk => s_axi_reg_aclk,
      s_axi_araddr(11 downto 0) => s_axi_reg_araddr(11 downto 0),
      s_axi_aresetn => s_axi_reg_aresetn,
      s_axi_arprot(2 downto 0) => s_axi_reg_arprot(2 downto 0),
      s_axi_arready => s_axi_reg_arready,
      s_axi_arvalid => s_axi_reg_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_reg_awaddr(11 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_reg_awprot(2 downto 0),
      s_axi_awready => s_axi_reg_awready,
      s_axi_awvalid => s_axi_reg_awvalid,
      s_axi_bready => s_axi_reg_bready,
      s_axi_bresp(1 downto 0) => s_axi_reg_bresp(1 downto 0),
      s_axi_bvalid => s_axi_reg_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_rready => s_axi_reg_rready,
      s_axi_rresp(1 downto 0) => s_axi_reg_rresp(1 downto 0),
      s_axi_rvalid => s_axi_reg_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_wready => s_axi_reg_wready,
      s_axi_wstrb(3 downto 0) => s_axi_reg_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_reg_wvalid
    );
U_reg_ctrl_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEF"
    )
        port map (
      I0 => U_osc1_n_169,
      I1 => U_reg_ctrl_i_36_n_0,
      I2 => reg_addr(3),
      I3 => reg_addr(5),
      I4 => reg_addr(7),
      I5 => U_reg_ctrl_i_37_n_0,
      O => U_reg_ctrl_i_33_n_0
    );
U_reg_ctrl_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => U_reg_ctrl_i_38_n_0,
      I1 => U_osc1_n_102,
      I2 => U_reg_ctrl_i_39_n_0,
      I3 => reg_addr(2),
      I4 => U_reg_ctrl_i_40_n_0,
      I5 => U_reg_ctrl_i_41_n_0,
      O => U_reg_ctrl_i_34_n_0
    );
U_reg_ctrl_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101000000"
    )
        port map (
      I0 => reg_addr(4),
      I1 => U_osc1_n_102,
      I2 => reg_addr(3),
      I3 => reg_addr(5),
      I4 => reg_addr(2),
      I5 => reg_addr(6),
      O => U_reg_ctrl_i_36_n_0
    );
U_reg_ctrl_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05051555"
    )
        port map (
      I0 => reg_addr(7),
      I1 => U_osc1_n_102,
      I2 => reg_addr(6),
      I3 => reg_addr(4),
      I4 => reg_addr(5),
      I5 => U_osc1_n_171,
      O => U_reg_ctrl_i_37_n_0
    );
U_reg_ctrl_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => reg_addr(2),
      I1 => reg_addr(4),
      I2 => reg_addr(3),
      I3 => reg_addr(6),
      I4 => reg_addr(5),
      O => U_reg_ctrl_i_38_n_0
    );
U_reg_ctrl_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reg_addr(3),
      I1 => reg_addr(7),
      O => U_reg_ctrl_i_39_n_0
    );
U_reg_ctrl_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8080AA000000"
    )
        port map (
      I0 => U_osc1_n_102,
      I1 => reg_addr(3),
      I2 => reg_addr(6),
      I3 => reg_addr(5),
      I4 => reg_addr(7),
      I5 => reg_addr(4),
      O => U_reg_ctrl_i_40_n_0
    );
U_reg_ctrl_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAC0C0CA0AC0C0C"
    )
        port map (
      I0 => U_osc1_n_102,
      I1 => reg_addr(7),
      I2 => reg_addr(6),
      I3 => reg_addr(2),
      I4 => reg_addr(5),
      I5 => reg_addr(3),
      O => U_reg_ctrl_i_41_n_0
    );
\adc_data_ch1_signed[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(8),
      O => \adc_data_ch1_signed[10]_i_1_n_0\
    );
\adc_data_ch1_signed[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(9),
      O => \adc_data_ch1_signed[11]_i_1_n_0\
    );
\adc_data_ch1_signed[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(10),
      O => \adc_data_ch1_signed[12]_i_1_n_0\
    );
\adc_data_ch1_signed[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(11),
      O => \adc_data_ch1_signed[13]_i_1_n_0\
    );
\adc_data_ch1_signed[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(12),
      O => \adc_data_ch1_signed[14]_i_1_n_0\
    );
\adc_data_ch1_signed[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(0),
      O => \adc_data_ch1_signed[2]_i_1_n_0\
    );
\adc_data_ch1_signed[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(1),
      O => \adc_data_ch1_signed[3]_i_1_n_0\
    );
\adc_data_ch1_signed[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(2),
      O => \adc_data_ch1_signed[4]_i_1_n_0\
    );
\adc_data_ch1_signed[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(3),
      O => \adc_data_ch1_signed[5]_i_1_n_0\
    );
\adc_data_ch1_signed[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(4),
      O => \adc_data_ch1_signed[6]_i_1_n_0\
    );
\adc_data_ch1_signed[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(5),
      O => \adc_data_ch1_signed[7]_i_1_n_0\
    );
\adc_data_ch1_signed[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(6),
      O => \adc_data_ch1_signed[8]_i_1_n_0\
    );
\adc_data_ch1_signed[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch1(7),
      O => \adc_data_ch1_signed[9]_i_1_n_0\
    );
\adc_data_ch1_signed_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[10]_i_1_n_0\,
      Q => adc_data_ch1_signed(10),
      R => '0'
    );
\adc_data_ch1_signed_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[11]_i_1_n_0\,
      Q => adc_data_ch1_signed(11),
      R => '0'
    );
\adc_data_ch1_signed_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[12]_i_1_n_0\,
      Q => adc_data_ch1_signed(12),
      R => '0'
    );
\adc_data_ch1_signed_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[13]_i_1_n_0\,
      Q => adc_data_ch1_signed(13),
      R => '0'
    );
\adc_data_ch1_signed_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[14]_i_1_n_0\,
      Q => adc_data_ch1_signed(14),
      R => '0'
    );
\adc_data_ch1_signed_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => adc_data_ch1(13),
      Q => adc_data_ch1_signed(15),
      R => '0'
    );
\adc_data_ch1_signed_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[2]_i_1_n_0\,
      Q => adc_data_ch1_signed(2),
      R => '0'
    );
\adc_data_ch1_signed_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[3]_i_1_n_0\,
      Q => adc_data_ch1_signed(3),
      R => '0'
    );
\adc_data_ch1_signed_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[4]_i_1_n_0\,
      Q => adc_data_ch1_signed(4),
      R => '0'
    );
\adc_data_ch1_signed_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[5]_i_1_n_0\,
      Q => adc_data_ch1_signed(5),
      R => '0'
    );
\adc_data_ch1_signed_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[6]_i_1_n_0\,
      Q => adc_data_ch1_signed(6),
      R => '0'
    );
\adc_data_ch1_signed_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[7]_i_1_n_0\,
      Q => adc_data_ch1_signed(7),
      R => '0'
    );
\adc_data_ch1_signed_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[8]_i_1_n_0\,
      Q => adc_data_ch1_signed(8),
      R => '0'
    );
\adc_data_ch1_signed_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch1_signed[9]_i_1_n_0\,
      Q => adc_data_ch1_signed(9),
      R => '0'
    );
\adc_data_ch2_signed[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(8),
      O => \adc_data_ch2_signed[10]_i_1_n_0\
    );
\adc_data_ch2_signed[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(9),
      O => \adc_data_ch2_signed[11]_i_1_n_0\
    );
\adc_data_ch2_signed[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(10),
      O => \adc_data_ch2_signed[12]_i_1_n_0\
    );
\adc_data_ch2_signed[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(11),
      O => \adc_data_ch2_signed[13]_i_1_n_0\
    );
\adc_data_ch2_signed[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(12),
      O => \adc_data_ch2_signed[14]_i_1_n_0\
    );
\adc_data_ch2_signed[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(0),
      O => \adc_data_ch2_signed[2]_i_1_n_0\
    );
\adc_data_ch2_signed[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(1),
      O => \adc_data_ch2_signed[3]_i_1_n_0\
    );
\adc_data_ch2_signed[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(2),
      O => \adc_data_ch2_signed[4]_i_1_n_0\
    );
\adc_data_ch2_signed[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(3),
      O => \adc_data_ch2_signed[5]_i_1_n_0\
    );
\adc_data_ch2_signed[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(4),
      O => \adc_data_ch2_signed[6]_i_1_n_0\
    );
\adc_data_ch2_signed[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(5),
      O => \adc_data_ch2_signed[7]_i_1_n_0\
    );
\adc_data_ch2_signed[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(6),
      O => \adc_data_ch2_signed[8]_i_1_n_0\
    );
\adc_data_ch2_signed[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_data_ch2(7),
      O => \adc_data_ch2_signed[9]_i_1_n_0\
    );
\adc_data_ch2_signed_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[10]_i_1_n_0\,
      Q => adc_data_ch2_signed(10),
      R => '0'
    );
\adc_data_ch2_signed_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[11]_i_1_n_0\,
      Q => adc_data_ch2_signed(11),
      R => '0'
    );
\adc_data_ch2_signed_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[12]_i_1_n_0\,
      Q => adc_data_ch2_signed(12),
      R => '0'
    );
\adc_data_ch2_signed_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[13]_i_1_n_0\,
      Q => adc_data_ch2_signed(13),
      R => '0'
    );
\adc_data_ch2_signed_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[14]_i_1_n_0\,
      Q => adc_data_ch2_signed(14),
      R => '0'
    );
\adc_data_ch2_signed_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => adc_data_ch2(13),
      Q => adc_data_ch2_signed(15),
      R => '0'
    );
\adc_data_ch2_signed_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[2]_i_1_n_0\,
      Q => adc_data_ch2_signed(2),
      R => '0'
    );
\adc_data_ch2_signed_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[3]_i_1_n_0\,
      Q => adc_data_ch2_signed(3),
      R => '0'
    );
\adc_data_ch2_signed_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[4]_i_1_n_0\,
      Q => adc_data_ch2_signed(4),
      R => '0'
    );
\adc_data_ch2_signed_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[5]_i_1_n_0\,
      Q => adc_data_ch2_signed(5),
      R => '0'
    );
\adc_data_ch2_signed_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[6]_i_1_n_0\,
      Q => adc_data_ch2_signed(6),
      R => '0'
    );
\adc_data_ch2_signed_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[7]_i_1_n_0\,
      Q => adc_data_ch2_signed(7),
      R => '0'
    );
\adc_data_ch2_signed_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[8]_i_1_n_0\,
      Q => adc_data_ch2_signed(8),
      R => '0'
    );
\adc_data_ch2_signed_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \adc_data_ch2_signed[9]_i_1_n_0\,
      Q => adc_data_ch2_signed(9),
      R => '0'
    );
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => m_axi_osc1_wready,
      I1 => \^m_axi_wvalid_reg\,
      I2 => \^m_axi_wlast_reg\,
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\,
      I4 => U_osc1_n_7,
      I5 => \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy\,
      O => busy_i_1_n_0
    );
\busy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => m_axi_osc2_wready,
      I1 => \^m_axi_wvalid_reg_0\,
      I2 => \^m_axi_wlast_reg_0\,
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\,
      I4 => U_osc2_n_7,
      I5 => \U_dma_s2mm/U_dma_s2mm_ctrl/dat_ctrl_busy_14\,
      O => \busy_i_1__0_n_0\
    );
cfg_8bit_dat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc1_n_136,
      I2 => U_osc1_n_178,
      I3 => U_osc1_n_190,
      I4 => U_osc1_n_172,
      I5 => cfg_8bit_dat,
      O => cfg_8bit_dat_i_1_n_0
    );
\cfg_8bit_dat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc2_n_153,
      I2 => osc2_reg_wr_we,
      I3 => U_osc2_n_146,
      I4 => U_osc2_n_159,
      I5 => cfg_8bit_dat_17,
      O => \cfg_8bit_dat_i_1__0_n_0\
    );
cfg_avg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc1_n_208,
      I2 => reg_addr(4),
      I3 => reg_addr(3),
      I4 => U_osc1_n_205,
      I5 => cfg_avg_en,
      O => cfg_avg_en_i_1_n_0
    );
\cfg_avg_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => reg_addr(2),
      I2 => osc2_reg_wr_we,
      I3 => reg_addr(0),
      I4 => U_osc2_n_137,
      I5 => cfg_avg_en_8,
      O => \cfg_avg_en_i_1__0_n_0\
    );
cfg_filt_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc1_n_189,
      I2 => U_osc1_n_209,
      I3 => U_osc1_n_190,
      I4 => reg_addr(5),
      I5 => cfg_filt_bypass,
      O => cfg_filt_bypass_i_1_n_0
    );
\cfg_filt_bypass_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc2_n_151,
      I2 => reg_addr(4),
      I3 => U_osc1_n_175,
      I4 => U_osc2_n_150,
      I5 => cfg_filt_bypass_25,
      O => \cfg_filt_bypass_i_1__0_n_0\
    );
cfg_trig_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => U_osc1_n_206,
      I2 => reg_addr(3),
      I3 => U_osc1_n_204,
      I4 => U_osc1_n_207,
      I5 => cfg_trig_edge,
      O => cfg_trig_edge_i_1_n_0
    );
\cfg_trig_edge_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => reg_addr(2),
      I2 => osc2_reg_wr_we,
      I3 => reg_addr(0),
      I4 => U_osc2_n_147,
      I5 => cfg_trig_edge_9,
      O => \cfg_trig_edge_i_1__0_n_0\
    );
fifo_dis_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF00000C8F0000"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0\,
      I1 => U_osc1_n_87,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(1),
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(2),
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(0),
      I5 => \U_dma_s2mm/fifo_dis\,
      O => fifo_dis_i_1_n_0
    );
\fifo_dis_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF00000C8F0000"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/full_immed0_18\,
      I1 => U_osc2_n_122,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(1),
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(2),
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(0),
      I5 => \U_dma_s2mm/fifo_dis_13\,
      O => \fifo_dis_i_1__0_n_0\
    );
first_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B701"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(0),
      I1 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(2),
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(1),
      I3 => \U_dma_s2mm/first_rst\,
      O => first_rst_i_1_n_0
    );
\first_rst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D701"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(2),
      I1 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(0),
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(1),
      I3 => \U_dma_s2mm/first_rst_11\,
      O => \first_rst_i_1__0_n_0\
    );
m_axi_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2F0000"
    )
        port map (
      I0 => \^m_axi_osc1_awvalid\,
      I1 => m_axi_osc1_awready,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(0),
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(1),
      I5 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs\(2),
      O => m_axi_awvalid_i_1_n_0
    );
\m_axi_awvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2F0000"
    )
        port map (
      I0 => \^m_axi_osc2_awvalid\,
      I1 => m_axi_osc2_awready,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(0),
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/fifo_empty_21\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(1),
      I5 => \U_dma_s2mm/U_dma_s2mm_ctrl/state_cs_6\(2),
      O => \m_axi_awvalid_i_1__0_n_0\
    );
m_axi_wlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CCCAA0C0CCCAA"
    )
        port map (
      I0 => U_osc1_n_203,
      I1 => \^m_axi_wlast_reg\,
      I2 => \U_dma_s2mm/fifo_rd_re\,
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs\,
      I5 => U_osc1_n_199,
      O => m_axi_wlast_i_1_n_0
    );
\m_axi_wlast_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CCCAA0C0CCCAA"
    )
        port map (
      I0 => U_osc2_n_149,
      I1 => \^m_axi_wlast_reg_0\,
      I2 => \U_dma_s2mm/fifo_rd_re_19\,
      I3 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs_15\,
      I5 => U_osc2_n_139,
      O => \m_axi_wlast_i_1__0_n_0\
    );
m_axi_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F0555500000000"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\,
      I1 => \^m_axi_wlast_reg\,
      I2 => \^m_axi_wvalid_reg\,
      I3 => m_axi_osc1_wready,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs\,
      I5 => m_axi_osc1_aresetn,
      O => m_axi_wvalid_i_1_n_0
    );
\m_axi_wvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F0555500000000"
    )
        port map (
      I0 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\,
      I1 => \^m_axi_wlast_reg_0\,
      I2 => \^m_axi_wvalid_reg_0\,
      I3 => m_axi_osc2_wready,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs_15\,
      I5 => m_axi_osc2_aresetn,
      O => \m_axi_wvalid_i_1__0_n_0\
    );
\m_axis_tvalid_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => acq_tvalid_23,
      I1 => acq_tlast_22,
      I2 => U_osc2_n_144,
      I3 => U_osc2_n_140,
      O => \m_axis_tvalid_i_1__0__0_n_0\
    );
\m_axis_tvalid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => acq_tvalid,
      I1 => acq_tlast,
      I2 => U_osc1_n_200,
      I3 => U_osc1_n_187,
      O => \m_axis_tvalid_i_1__1_n_0\
    );
mode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => cfg_dma_ctrl_reg(8),
      I1 => cfg_dma_ctrl_reg(9),
      I2 => dma_mode,
      O => mode_i_1_n_0
    );
\mode_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => cfg_dma_ctrl_reg_4(8),
      I1 => cfg_dma_ctrl_reg_4(9),
      I2 => dma_mode_12,
      O => \mode_i_1__0_n_0\
    );
req_we_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => U_osc1_n_202,
      I1 => U_osc1_n_103,
      I2 => \U_dma_s2mm/U_dma_s2mm_upsize/tlast\,
      I3 => \U_dma_s2mm/fifo_wr_we\,
      I4 => U_osc1_n_187,
      O => req_we_i_1_n_0
    );
\req_we_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => U_osc2_n_148,
      I1 => U_osc2_n_136,
      I2 => \U_dma_s2mm/U_dma_s2mm_upsize/tlast_0\,
      I3 => \U_dma_s2mm/fifo_wr_we_10\,
      I4 => U_osc2_n_140,
      O => \req_we_i_1__0_n_0\
    );
\state_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF0F0F"
    )
        port map (
      I0 => \^m_axi_wvalid_reg\,
      I1 => m_axi_osc1_wready,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty\,
      I3 => \^m_axi_wlast_reg\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs\,
      O => \state_cs[0]_i_1_n_0\
    );
\state_cs[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF0F0F"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => m_axi_osc2_wready,
      I2 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/fifo_empty_20\,
      I3 => \^m_axi_wlast_reg_0\,
      I4 => \U_dma_s2mm/U_dma_s2mm_ctrl/U_dma_s2mm_data_ctrl/state_cs_15\,
      O => \state_cs[0]_i_1__0_n_0\
    );
sts_trig_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0820"
    )
        port map (
      I0 => ctl_trg,
      I1 => \U_osc_acq/state_cs\(0),
      I2 => \U_osc_acq/state_cs\(2),
      I3 => \U_osc_acq/state_cs\(1),
      I4 => p_20_in(3),
      O => sts_trig_i_1_n_0
    );
\sts_trig_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0820"
    )
        port map (
      I0 => ctl_trg_5,
      I1 => \U_osc_acq/state_cs_7\(0),
      I2 => \U_osc_acq/state_cs_7\(2),
      I3 => \U_osc_acq/state_cs_7\(1),
      I4 => p_20_in_16(3),
      O => \sts_trig_i_1__0_n_0\
    );
trig_detect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF0FFFC0C00000"
    )
        port map (
      I0 => \U_osc_trigger/trig_detect16_in\,
      I1 => \U_osc_trigger/trig_detect12_in\,
      I2 => dec_tvalid,
      I3 => \U_osc_trigger/trig_detect14_in\,
      I4 => cfg_trig_edge,
      I5 => U_osc1_n_2,
      O => trig_detect_i_2_n_0
    );
\trig_detect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF0FFFC0C00000"
    )
        port map (
      I0 => \U_osc_trigger/trig_detect16_in_2\,
      I1 => \U_osc_trigger/trig_detect12_in_3\,
      I2 => dec_tvalid_24,
      I3 => \U_osc_trigger/trig_detect14_in_1\,
      I4 => cfg_trig_edge_9,
      I5 => U_osc2_n_2,
      O => \trig_detect_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_rp_oscilloscope_0 is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    intr : out STD_LOGIC;
    adc_data_ch1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    adc_data_ch2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_out : out STD_LOGIC;
    osc1_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    osc1_trig_op : out STD_LOGIC;
    osc2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    osc2_trig_op : out STD_LOGIC;
    loopback_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_reg_aclk : in STD_LOGIC;
    s_axi_reg_aresetn : in STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    m_axi_osc1_aclk : in STD_LOGIC;
    m_axi_osc1_aresetn : in STD_LOGIC;
    m_axi_osc1_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_osc1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_osc1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_osc1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_osc1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc1_awvalid : out STD_LOGIC;
    m_axi_osc1_awready : in STD_LOGIC;
    m_axi_osc1_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_osc1_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc1_wlast : out STD_LOGIC;
    m_axi_osc1_wvalid : out STD_LOGIC;
    m_axi_osc1_wready : in STD_LOGIC;
    m_axi_osc1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_osc1_bvalid : in STD_LOGIC;
    m_axi_osc1_bready : out STD_LOGIC;
    m_axi_osc2_aclk : in STD_LOGIC;
    m_axi_osc2_aresetn : in STD_LOGIC;
    m_axi_osc2_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_osc2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc2_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_osc2_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_osc2_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_osc2_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_osc2_awvalid : out STD_LOGIC;
    m_axi_osc2_awready : in STD_LOGIC;
    m_axi_osc2_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_osc2_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_osc2_wlast : out STD_LOGIC;
    m_axi_osc2_wvalid : out STD_LOGIC;
    m_axi_osc2_wready : in STD_LOGIC;
    m_axi_osc2_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_osc2_bvalid : in STD_LOGIC;
    m_axi_osc2_bready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_rp_oscilloscope_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_rp_oscilloscope_0 : entity is "system_rp_oscilloscope_0,rp_oscilloscope,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_rp_oscilloscope_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_rp_oscilloscope_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_rp_oscilloscope_0 : entity is "rp_oscilloscope,Vivado 2020.1";
end system_rp_oscilloscope_0;

architecture STRUCTURE of system_rp_oscilloscope_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_osc1_bvalid\ : STD_LOGIC;
  signal \^m_axi_osc2_bvalid\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of intr : signal is "xilinx.com:signal:interrupt:1.0 intr INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr : signal is "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_osc1_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_osc1_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axi_osc1_aclk : signal is "XIL_INTERFACENAME m_axi_osc1_aclk, ASSOCIATED_BUSIF m_axi_osc1, ASSOCIATED_RESET m_axi_osc1_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc1_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_osc1_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_osc1_aresetn : signal is "XIL_INTERFACENAME m_axi_osc1_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc1_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_osc1_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_osc1_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 BREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_osc1_bready : signal is "XIL_INTERFACENAME m_axi_osc1, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc1_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_osc1_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_osc1_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_osc1_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 WVALID";
  attribute X_INTERFACE_INFO of m_axi_osc2_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_osc2_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axi_osc2_aclk : signal is "XIL_INTERFACENAME m_axi_osc2_aclk, ASSOCIATED_BUSIF m_axi_osc2, ASSOCIATED_RESET m_axi_osc2_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc2_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_osc2_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_osc2_aresetn : signal is "XIL_INTERFACENAME m_axi_osc2_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc2_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_osc2_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_osc2_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 BREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_osc2_bready : signal is "XIL_INTERFACENAME m_axi_osc2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc2_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 BVALID";
  attribute X_INTERFACE_INFO of m_axi_osc2_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 WLAST";
  attribute X_INTERFACE_INFO of m_axi_osc2_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 WREADY";
  attribute X_INTERFACE_INFO of m_axi_osc2_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 WVALID";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_reg_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_aclk : signal is "XIL_INTERFACENAME s_axi_reg_aclk, ASSOCIATED_BUSIF s_axi_reg, ASSOCIATED_RESET s_axi_reg_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_reg_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_aresetn : signal is "XIL_INTERFACENAME s_axi_reg_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_rready : signal is "XIL_INTERFACENAME s_axi_reg, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WVALID";
  attribute X_INTERFACE_INFO of event_ip_reset : signal is "xilinx.com:signal:reset:1.0 event_ip_reset RST";
  attribute X_INTERFACE_PARAMETER of event_ip_reset : signal is "XIL_INTERFACENAME event_ip_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_osc1_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_osc1_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_osc1_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_osc1_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_osc1_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_osc1_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_osc1_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_osc1_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_osc1_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc1 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_osc2_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_osc2_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_osc2_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_osc2_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_osc2_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_osc2_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_osc2_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 BRESP";
  attribute X_INTERFACE_INFO of m_axi_osc2_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 WDATA";
  attribute X_INTERFACE_INFO of m_axi_osc2_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi_osc2 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_reg_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARADDR";
  attribute X_INTERFACE_INFO of s_axi_reg_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARPROT";
  attribute X_INTERFACE_INFO of s_axi_reg_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWADDR";
  attribute X_INTERFACE_INFO of s_axi_reg_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWPROT";
  attribute X_INTERFACE_INFO of s_axi_reg_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BRESP";
  attribute X_INTERFACE_INFO of s_axi_reg_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RDATA";
  attribute X_INTERFACE_INFO of s_axi_reg_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RRESP";
  attribute X_INTERFACE_INFO of s_axi_reg_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WDATA";
  attribute X_INTERFACE_INFO of s_axi_reg_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WSTRB";
begin
  \^m_axi_osc1_bvalid\ <= m_axi_osc1_bvalid;
  \^m_axi_osc2_bvalid\ <= m_axi_osc2_bvalid;
  m_axi_osc1_awburst(1) <= \<const0>\;
  m_axi_osc1_awburst(0) <= \<const1>\;
  m_axi_osc1_awcache(3) <= \<const0>\;
  m_axi_osc1_awcache(2) <= \<const0>\;
  m_axi_osc1_awcache(1) <= \<const1>\;
  m_axi_osc1_awcache(0) <= \<const1>\;
  m_axi_osc1_awprot(2) <= \<const0>\;
  m_axi_osc1_awprot(1) <= \<const0>\;
  m_axi_osc1_awprot(0) <= \<const0>\;
  m_axi_osc1_awsize(2) <= \<const0>\;
  m_axi_osc1_awsize(1) <= \<const1>\;
  m_axi_osc1_awsize(0) <= \<const1>\;
  m_axi_osc1_bready <= \^m_axi_osc1_bvalid\;
  m_axi_osc1_wstrb(7) <= \<const1>\;
  m_axi_osc1_wstrb(6) <= \<const1>\;
  m_axi_osc1_wstrb(5) <= \<const1>\;
  m_axi_osc1_wstrb(4) <= \<const1>\;
  m_axi_osc1_wstrb(3) <= \<const1>\;
  m_axi_osc1_wstrb(2) <= \<const1>\;
  m_axi_osc1_wstrb(1) <= \<const1>\;
  m_axi_osc1_wstrb(0) <= \<const1>\;
  m_axi_osc2_awburst(1) <= \<const0>\;
  m_axi_osc2_awburst(0) <= \<const1>\;
  m_axi_osc2_awcache(3) <= \<const0>\;
  m_axi_osc2_awcache(2) <= \<const0>\;
  m_axi_osc2_awcache(1) <= \<const1>\;
  m_axi_osc2_awcache(0) <= \<const1>\;
  m_axi_osc2_awprot(2) <= \<const0>\;
  m_axi_osc2_awprot(1) <= \<const0>\;
  m_axi_osc2_awprot(0) <= \<const0>\;
  m_axi_osc2_awsize(2) <= \<const0>\;
  m_axi_osc2_awsize(1) <= \<const1>\;
  m_axi_osc2_awsize(0) <= \<const1>\;
  m_axi_osc2_bready <= \^m_axi_osc2_bvalid\;
  m_axi_osc2_wstrb(7) <= \<const1>\;
  m_axi_osc2_wstrb(6) <= \<const1>\;
  m_axi_osc2_wstrb(5) <= \<const1>\;
  m_axi_osc2_wstrb(4) <= \<const1>\;
  m_axi_osc2_wstrb(3) <= \<const1>\;
  m_axi_osc2_wstrb(2) <= \<const1>\;
  m_axi_osc2_wstrb(1) <= \<const1>\;
  m_axi_osc2_wstrb(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.system_rp_oscilloscope_0_rp_oscilloscope
     port map (
      adc_data_ch1(13 downto 0) => adc_data_ch1(13 downto 0),
      adc_data_ch2(13 downto 0) => adc_data_ch2(13 downto 0),
      clk => clk,
      event_ip_reset(4 downto 0) => event_ip_reset(4 downto 0),
      event_ip_start(4 downto 0) => event_ip_start(4 downto 0),
      event_ip_stop(4 downto 0) => event_ip_stop(4 downto 0),
      event_ip_trig(4 downto 0) => event_ip_trig(4 downto 0),
      intr => intr,
      loopback_sel(7 downto 0) => loopback_sel(7 downto 0),
      m_axi_awaddr(31 downto 0) => m_axi_osc1_awaddr(31 downto 0),
      m_axi_osc1_aclk => m_axi_osc1_aclk,
      m_axi_osc1_aresetn => m_axi_osc1_aresetn,
      m_axi_osc1_awlen(7 downto 0) => m_axi_osc1_awlen(7 downto 0),
      m_axi_osc1_awready => m_axi_osc1_awready,
      m_axi_osc1_awvalid => m_axi_osc1_awvalid,
      m_axi_osc1_wdata(63 downto 0) => m_axi_osc1_wdata(63 downto 0),
      m_axi_osc1_wready => m_axi_osc1_wready,
      m_axi_osc2_aclk => m_axi_osc2_aclk,
      m_axi_osc2_aresetn => m_axi_osc2_aresetn,
      m_axi_osc2_awlen(7 downto 0) => m_axi_osc2_awlen(7 downto 0),
      m_axi_osc2_awready => m_axi_osc2_awready,
      m_axi_osc2_awvalid => m_axi_osc2_awvalid,
      m_axi_osc2_wdata(63 downto 0) => m_axi_osc2_wdata(63 downto 0),
      m_axi_osc2_wready => m_axi_osc2_wready,
      m_axi_wlast_reg => m_axi_osc1_wlast,
      m_axi_wlast_reg_0 => m_axi_osc2_wlast,
      m_axi_wvalid_reg => m_axi_osc1_wvalid,
      m_axi_wvalid_reg_0 => m_axi_osc2_wvalid,
      osc1_event_op(3 downto 0) => osc1_event_op(3 downto 0),
      osc1_trig_op => osc1_trig_op,
      osc2_event_op(3 downto 0) => osc2_event_op(3 downto 0),
      osc2_trig_op => osc2_trig_op,
      \req_addr_reg[31]\(31 downto 0) => m_axi_osc2_awaddr(31 downto 0),
      s_axi_reg_aclk => s_axi_reg_aclk,
      s_axi_reg_araddr(11 downto 0) => s_axi_reg_araddr(11 downto 0),
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_reg_arprot(2 downto 0) => s_axi_reg_arprot(2 downto 0),
      s_axi_reg_arready => s_axi_reg_arready,
      s_axi_reg_arvalid => s_axi_reg_arvalid,
      s_axi_reg_awaddr(11 downto 0) => s_axi_reg_awaddr(11 downto 0),
      s_axi_reg_awprot(2 downto 0) => s_axi_reg_awprot(2 downto 0),
      s_axi_reg_awready => s_axi_reg_awready,
      s_axi_reg_awvalid => s_axi_reg_awvalid,
      s_axi_reg_bready => s_axi_reg_bready,
      s_axi_reg_bresp(1 downto 0) => s_axi_reg_bresp(1 downto 0),
      s_axi_reg_bvalid => s_axi_reg_bvalid,
      s_axi_reg_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_reg_rready => s_axi_reg_rready,
      s_axi_reg_rresp(1 downto 0) => s_axi_reg_rresp(1 downto 0),
      s_axi_reg_rvalid => s_axi_reg_rvalid,
      s_axi_reg_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_reg_wready => s_axi_reg_wready,
      s_axi_reg_wstrb(3 downto 0) => s_axi_reg_wstrb(3 downto 0),
      s_axi_reg_wvalid => s_axi_reg_wvalid,
      trig_ip(5 downto 0) => trig_ip(5 downto 0),
      trig_out => trig_out
    );
end STRUCTURE;
