# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-44108-correlator4.fnal.gov/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    set rt::partid xcku035-fbva676-2-e
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common_vhdl.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axis_data_fifo/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/clk_wiz_1
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ip_top
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/map
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_rddwc/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_wrdwc/hdl
  } {
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_rd_wr.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_periodic.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ecc.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_p.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_a.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_timer.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_cmd.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_ar_channel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_aw_channel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_b_channel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_r_channel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_w_channel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_a_upsizer.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_register_slice.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_upsizer.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axic_register_slice.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_carry_and.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_carry_latch_and.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_carry_latch_or.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_carry_or.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_command_fifo.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_comparator.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_comparator_sel.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_comparator_sel_static.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_r_upsizer.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_w_upsizer.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_write.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_byte.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_sync.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_read.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_rd_en.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_pi.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_mc_odt.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx_data.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_config_rom.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_dp_AB9.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/ip_top/mem_if_phy.sv
      /data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -include {
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axis_data_fifo/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/clk_wiz_1
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/ip_top
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/rtl/cal
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_1/rtl/map
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_rddwc/hdl
    /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_wrdwc/hdl
  } {
      ./.Xil/Vivado-44108-correlator4.fnal.gov/realtime/CoaxlinkDcp_stub.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/hdl_enc/CustomLogicPkt.vp
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/generic_baseblocks_v2_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_data_fifo_v2_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_protocol_converter_v2_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_clock_converter_v2_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/synth/axi_dwidth_converter_S128_M512.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/synth/axi_dwidth_clk_converter_S128_M512.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_interconnect_3xS512_M512/synth/axi_interconnect_3xS512_M512.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axis_data_fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axis_data_fifo/synth/axis_data_fifo.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_clk_wiz.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_bit_sync.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_reset_sync.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gthe3_channel_wrapper.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_gthe3.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_top.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/ip_0/synth/mem_if_microblaze_mcs.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/synth/PoCXP_uBlaze.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_rddwc/synth/reg2mem_rddwc.v
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_wrdwc/synth/reg2mem_wrdwc.v
    }
      rt::read_vhdl -lib xil_defaultlib {
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/read_pixel_data1056.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/pix_average.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/send_output.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi_mul_32s_25ns_32_7_1.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/pix_average_buf_V_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w8_d2_A.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w28_d2_A.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w128_d10240_A.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w4_d10240_A.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi_gmem0_m_axi.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/synth/CounterDsp.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/EventSignalingBram/synth/EventSignalingBram.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/EventSignalingFifo_ku/synth/EventSignalingFifo_ku.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/ExtIOConfigBram/synth/ExtIOConfigBram.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/fifo_memento/synth/fifo_memento.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/FrameSizeDwDsp/synth/FrameSizeDwDsp.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/LUT12x8/synth/LUT12x8.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/synth/bd_f178_microblaze_I_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/synth/bd_f178_rst_0_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/synth/bd_f178_ilmb_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/synth/bd_f178_dlmb_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/synth/bd_f178_dlmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_5/synth/bd_f178_ilmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_6/synth/bd_f178_lmb_bram_I_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_7/synth/bd_f178_second_dlmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_8/synth/bd_f178_second_ilmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_9/synth/bd_f178_second_lmb_bram_I_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/synth/bd_f178_iomodule_0_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/MultiplierDsp/synth/MultiplierDsp.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PEGBram/synth/PEGBram.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PEGFifo_ku/synth/PEGFifo_ku.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PIXO_FIFO_259x1024/synth/PIXO_FIFO_259x1024.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/synth/bd_5b11_microblaze_I_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/synth/bd_5b11_rst_0_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/synth/bd_5b11_ilmb_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/synth/bd_5b11_dlmb_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_4/synth/bd_5b11_dlmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_5/synth/bd_5b11_ilmb_cntlr_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_6/synth/bd_5b11_lmb_bram_I_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/synth/bd_5b11_iomodule_0_0.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_rdfifo/synth/reg2mem_rdfifo.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/reg2mem_wrfifo/synth/reg2mem_wrfifo.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/sin_fifo_134bx4k/synth/sin_fifo_134bx4k.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/sout_fifo/synth/sout_fifo.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/TimingMachineProg_BRAM_72x512/synth/TimingMachineProg_BRAM_72x512.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/WrAxiAddrFifo/synth/WrAxiAddrFifo.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/frame_to_line.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/mem_traffic_gen.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/control_registers.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/lut_bram_8x256/synth/lut_bram_8x256.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/pix_lut8b.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/myproject_axi_wrp.vhd
      /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/04_ref_design/CustomLogic.vhd
    }
      rt::read_vhdl -lib blk_mem_gen_v8_4_2 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
      rt::read_vhdl -lib fifo_generator_v13_2_3 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
      rt::read_vhdl -lib xbip_utils_v3_0_9 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_utils_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib c_reg_fd_v12_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/c_reg_fd_v12_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_wrapper_v3_0_4 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_pipe_v3_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_pipe_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_addsub_v3_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_addsub_v3_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_addsub_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib c_addsub_v12_0_12 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/c_addsub_v12_0_vh_rfs.vhd
      rt::read_vhdl -lib c_gate_bit_v12_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/c_gate_bit_v12_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_counter_v3_0_5 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/xbip_counter_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib c_counter_binary_v12_0_12 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/CounterDsp/hdl/c_counter_binary_v12_0_vh_rfs.vhd
      rt::read_vhdl -lib xbip_dsp48_macro_v3_0_16 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/FrameSizeDwDsp/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib microblaze_v11_0_0 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/hdl/microblaze_v11_0_vh_rfs.vhd
      rt::read_vhdl -lib lib_cdc_v1_0_2 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd
      rt::read_vhdl -lib proc_sys_reset_v5_0_13 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
      rt::read_vhdl -lib lmb_v10_v3_0_9 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd
      rt::read_vhdl -lib lmb_bram_if_cntlr_v4_0_15 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
      rt::read_vhdl -lib iomodule_v3_1_4 /home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd
      rt::read_vhdl -lib xpm /data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-44108-correlator4.fnal.gov/realtime/CustomLogicTop_synth.xdc
    rt::sdcChecksum
    set rt::top CustomLogicTop
    rt::set_parameter enableIncremental true
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: 
    rt::set_parameter webTalkPath {/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/07_vivado_project/CustomLogic.cache/wt}
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-44108-correlator4.fnal.gov/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
