<dec f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='335' type='static llvm::BitTracker::RegisterCell llvm::BitTracker::RegisterCell::self(unsigned int Reg, uint16_t Width)'/>
<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='362' ll='368' type='static BitTracker::RegisterCell llvm::BitTracker::RegisterCell::self(unsigned int Reg, uint16_t Width)'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='354' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='361' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='649' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='659' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='808' u='c' c='_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='884' u='c' c='_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='332'>// Generate a &quot;ref&quot; cell for the corresponding register. In the resulting
  // cell each bit will be described as being the same as the corresponding
  // bit in register Reg (i.e. the cell is &quot;defined&quot; by register Reg).</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='272' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='968' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
