Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:52:28 2025
| Host         : javi_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tt_um_impostor_WS2812b_timing_summary_routed.rpt -pb tt_um_impostor_WS2812b_timing_summary_routed.pb -rpx tt_um_impostor_WS2812b_timing_summary_routed.rpx -warn_on_violation
| Design       : tt_um_impostor_WS2812b
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.528        0.000                      0                  135        0.118        0.000                      0                  135       41.166        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.528        0.000                      0                  135        0.118        0.000                      0                  135       41.166        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.528ns  (required time - arrival time)
  Source:                 idle_detector/idle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            idle_detector/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.223%)  route 1.981ns (73.777%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.183 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.145    idle_detector/CLK
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  idle_detector/idle_counter_reg[6]/Q
                         net (fo=3, routed)           0.813     6.414    idle_detector/idle_counter_reg[6]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  idle_detector/idle_counter[7]_i_2/O
                         net (fo=9, routed)           0.838     7.376    idle_detector/sel
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  idle_detector/idle_i_1/O
                         net (fo=1, routed)           0.330     7.830    idle_detector/idle_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  idle_detector/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    88.184    idle_detector/CLK
    SLICE_X4Y24          FDRE                                         r  idle_detector/idle_reg/C
                         clock pessimism              0.271    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)       -0.061    88.358    idle_detector/idle_reg
  -------------------------------------------------------------------
                         required time                         88.358    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                 80.528    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[0]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[1]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[2]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[3]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[4]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[5]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[6]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.648ns  (required time - arrival time)
  Source:                 byte_assembler/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.803ns (35.734%)  route 1.444ns (64.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.188 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    byte_assembler/CLK
    SLICE_X6Y25          FDRE                                         r  byte_assembler/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.621 r  byte_assembler/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.817     6.439    byte_assembler/bit_count[2]
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.325     6.764 r  byte_assembler/byte_data[7]_i_1/O
                         net (fo=8, routed)           0.627     7.390    byte_assembler/byte_data[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    88.188    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[7]/C
                         clock pessimism              0.258    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.372    88.038    byte_assembler/byte_data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 80.648    

Slack (MET) :             80.722ns  (required time - arrival time)
  Source:                 byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            reg_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.718ns (30.709%)  route 1.620ns (69.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.186 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    CLK12MHZ_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.419     5.562 f  byte_index_reg[1]/Q
                         net (fo=5, routed)           0.831     6.394    byte_assembler/byte_index[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.299     6.693 r  byte_assembler/reg_r[7]_i_1/O
                         net (fo=8, routed)           0.789     7.481    byte_assembler_n_3
    SLICE_X3Y24          FDRE                                         r  reg_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    88.186    CLK12MHZ_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  reg_r_reg[7]/C
                         clock pessimism              0.258    88.443    
                         clock uncertainty           -0.035    88.408    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    88.203    reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 80.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 byte_assembler/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  byte_assembler/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.066     1.679    byte_assembler/p_0_in[2]
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.076     1.560    byte_assembler/byte_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 decoder/bit_value_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.770%)  route 0.142ns (50.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    decoder/CLK
    SLICE_X4Y25          FDRE                                         r  decoder/bit_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  decoder/bit_value_reg/Q
                         net (fo=3, routed)           0.142     1.752    byte_assembler/D[0]
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[0]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.075     1.580    byte_assembler/byte_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 demux/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            demux/rgb_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.880%)  route 0.143ns (43.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    demux/CLK
    SLICE_X5Y24          FDRE                                         r  demux/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  demux/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.143     1.752    demux/byte_count_reg_n_0_[0]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.048     1.800 r  demux/rgb_ready_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    demux/rgb_ready_i_1__0_n_0
    SLICE_X6Y24          FDRE                                         r  demux/rgb_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    demux/CLK
    SLICE_X6Y24          FDRE                                         r  demux/rgb_ready_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131     1.612    demux/rgb_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 byte_assembler/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/byte_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  byte_assembler/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.733    byte_assembler/p_0_in[4]
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.060     1.544    byte_assembler/byte_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 demux/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            demux/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    demux/CLK
    SLICE_X5Y24          FDRE                                         r  demux/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  demux/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.143     1.752    demux/byte_count_reg_n_0_[0]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  demux/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     1.797    demux/next_state
    SLICE_X6Y24          FDRE                                         r  demux/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    demux/CLK
    SLICE_X6Y24          FDRE                                         r  demux/FSM_sequential_state_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120     1.601    demux/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 byte_assembler/byte_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            reg_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.884%)  route 0.124ns (43.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  byte_assembler/byte_data_reg[0]/Q
                         net (fo=3, routed)           0.124     1.760    byte_data[0]
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.852     1.983    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.075     1.558    reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    CLK12MHZ_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  byte_index_reg[1]/Q
                         net (fo=5, routed)           0.070     1.666    byte_assembler/byte_index[1]
    SLICE_X5Y24          LUT3 (Prop_lut3_I0_O)        0.099     1.765 r  byte_assembler/byte_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    byte_assembler_n_2
    SLICE_X5Y24          FDRE                                         r  byte_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    CLK12MHZ_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  byte_index_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.091     1.559    byte_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 byte_assembler/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            byte_assembler/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  byte_assembler/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.116     1.729    byte_assembler/p_0_in[1]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.047     1.518    byte_assembler/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 decoder/high_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            decoder/high_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    decoder/CLK
    SLICE_X5Y25          FDRE                                         r  decoder/high_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  decoder/high_counter_reg[3]/Q
                         net (fo=5, routed)           0.083     1.679    decoder/high_counter_reg_n_0_[3]
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.099     1.778 r  decoder/high_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    decoder/high_counter[4]
    SLICE_X5Y25          FDRE                                         r  decoder/high_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    decoder/CLK
    SLICE_X5Y25          FDRE                                         r  decoder/high_counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.092     1.560    decoder/high_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 byte_assembler/byte_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            reg_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.975%)  route 0.124ns (43.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    byte_assembler/CLK
    SLICE_X2Y26          FDRE                                         r  byte_assembler/byte_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  byte_assembler/byte_data_reg[1]/Q
                         net (fo=3, routed)           0.124     1.759    byte_data[1]
    SLICE_X0Y25          FDRE                                         r  reg_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.852     1.983    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  reg_g_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.047     1.530    reg_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y24     byte_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y24     byte_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y25     reg_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y24     byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y24     byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y24     byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y24     byte_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y25     reg_b_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y24     byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y24     byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y24     byte_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y24     byte_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y25     reg_b_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 5.470ns (56.341%)  route 4.239ns (43.659%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.373     3.828    address_IBUF[1]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.124     3.952 r  data_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.952    data_out_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     4.169 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     6.034    data_out_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         3.675     9.709 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.709    data_out[1]
    P18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 5.478ns (56.985%)  route 4.135ns (43.015%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.409     3.864    address_IBUF[1]
    SLICE_X0Y26          LUT5 (Prop_lut5_I1_O)        0.124     3.988 r  data_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.988    data_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I1_O)      0.217     4.205 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     5.931    data_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         3.683     9.613 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.613    data_out[3]
    T18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 5.498ns (58.661%)  route 3.874ns (41.339%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.199     3.653    address_IBUF[1]
    SLICE_X0Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  data_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.777    data_out_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I0_O)      0.238     4.015 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.675     5.691    data_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.681     9.372 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.372    data_out[4]
    P14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 5.478ns (58.563%)  route 3.876ns (41.437%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.038     3.492    address_IBUF[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.124     3.616 r  data_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.616    data_out_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     3.833 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.839     5.672    data_out_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         3.683     9.355 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.355    data_out[5]
    P15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 5.489ns (59.708%)  route 3.704ns (40.292%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          1.834     3.288    address_IBUF[1]
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     3.412 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.412    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.241     3.653 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.870     5.523    data_out_OBUF[6]
    N15                  OBUF (Prop_obuf_I_O)         3.669     9.192 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.192    data_out[6]
    N15                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.428ns (59.532%)  route 3.690ns (40.468%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  address_IBUF[0]_inst/O
                         net (fo=9, routed)           1.768     3.223    address_IBUF[0]
    SLICE_X2Y24          MUXF7 (Prop_muxf7_S_O)       0.292     3.515 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922     5.437    data_out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         3.681     9.118 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.118    data_out[2]
    R18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 5.467ns (60.113%)  route 3.628ns (39.887%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  address_IBUF[2]_inst/O
                         net (fo=17, routed)          1.727     3.180    address_IBUF[2]
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.124     3.304 r  data_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.304    data_out_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     3.521 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.901     5.422    data_out_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.673     9.095 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.095    data_out[0]
    P17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 5.490ns (61.769%)  route 3.398ns (38.231%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    U18                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  address_IBUF[3]_inst/O
                         net (fo=17, routed)          1.700     3.152    address_IBUF[3]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.276 r  data_out_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.276    data_out_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.245     3.521 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.698     5.219    data_out_OBUF[7]
    P16                  OBUF (Prop_obuf_I_O)         3.668     8.887 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.887    data_out[7]
    P16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.595ns (63.603%)  route 0.913ns (36.397%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  address_IBUF[3]_inst/O
                         net (fo=17, routed)          0.569     0.789    address_IBUF[3]
    SLICE_X3Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.834 r  data_out_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.834    data_out_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.071     0.905 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.344     1.249    data_out_OBUF[7]
    P16                  OBUF (Prop_obuf_I_O)         1.259     2.508 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.508    data_out[7]
    P16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.572ns (62.354%)  route 0.949ns (37.646%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  address_IBUF[0]_inst/O
                         net (fo=9, routed)           0.532     0.756    address_IBUF[0]
    SLICE_X0Y25          MUXF7 (Prop_muxf7_S_O)       0.085     0.841 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.257    data_out_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.264     2.521 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.521    data_out[1]
    P18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.570ns (62.066%)  route 0.960ns (37.934%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  address_IBUF[0]_inst/O
                         net (fo=9, routed)           0.527     0.750    address_IBUF[0]
    SLICE_X1Y25          MUXF7 (Prop_muxf7_S_O)       0.085     0.835 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.268    data_out_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.262     2.530 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.530    data_out[0]
    P17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.599ns (62.629%)  route 0.954ns (37.371%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  address_IBUF[3]_inst/O
                         net (fo=17, routed)          0.597     0.818    address_IBUF[3]
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.045     0.863 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.863    data_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I0_O)      0.062     0.925 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.281    data_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.272     2.553 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.553    data_out[3]
    T18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.604ns (62.149%)  route 0.977ns (37.851%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  address_IBUF[1]_inst/O
                         net (fo=17, routed)          0.509     0.731    address_IBUF[1]
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.045     0.776 r  data_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.776    data_out_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I1_O)      0.064     0.840 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.468     1.308    data_out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.272     2.581 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.581    data_out[2]
    R18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.599ns (60.828%)  route 1.030ns (39.172%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  address_IBUF[2]_inst/O
                         net (fo=17, routed)          0.596     0.817    address_IBUF[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.045     0.862 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.862    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.073     0.935 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.369    data_out_OBUF[6]
    N15                  OBUF (Prop_obuf_I_O)         1.259     2.629 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.629    data_out[6]
    N15                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.602ns (60.927%)  route 1.027ns (39.073%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  address_IBUF[3]_inst/O
                         net (fo=17, routed)          0.624     0.844    address_IBUF[3]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.045     0.889 r  data_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.889    data_out_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.065     0.954 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.358    data_out_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.272     2.630 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.630    data_out[5]
    P15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.609ns (60.578%)  route 1.047ns (39.422%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  address_IBUF[2]_inst/O
                         net (fo=17, routed)          0.701     0.922    address_IBUF[2]
    SLICE_X0Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.967 r  data_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.967    data_out_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I0_O)      0.071     1.038 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.385    data_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.271     2.656 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.656    data_out[4]
    P14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.506ns (60.016%)  route 3.002ns (39.984%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    CLK12MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  rgb_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_ready_reg/Q
                         net (fo=9, routed)           1.327     6.926    rgb_ready_reg_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.050 r  data_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.050    data_out_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I1_O)      0.245     7.295 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.675     8.970    data_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.681    12.652 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.652    data_out[4]
    P14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.472ns (60.618%)  route 2.905ns (39.382%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    CLK12MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  rgb_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_ready_reg/Q
                         net (fo=9, routed)           1.039     6.639    rgb_ready_reg_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  data_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.763    data_out_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y25          MUXF7 (Prop_muxf7_I1_O)      0.217     6.980 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.845    data_out_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         3.675    12.520 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.520    data_out[1]
    P18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.532ns (61.839%)  route 2.797ns (38.161%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.146    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  reg_b_reg[2]/Q
                         net (fo=1, routed)           0.875     6.539    reg_b_reg_n_0_[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     6.663 r  data_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.663    data_out_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.209     6.872 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.794    data_out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         3.681    12.475 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.475    data_out[2]
    R18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.684ns (65.118%)  route 2.509ns (34.882%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.146    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  reg_b_reg[6]/Q
                         net (fo=1, routed)           0.639     6.263    reg_b_reg_n_0_[6]
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.296     6.559 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.559    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.241     6.800 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.670    data_out_OBUF[6]
    N15                  OBUF (Prop_obuf_I_O)         3.669    12.340 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.340    data_out[6]
    N15                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.674ns (65.372%)  route 2.476ns (34.628%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.146    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  reg_b_reg[5]/Q
                         net (fo=1, routed)           0.637     6.261    reg_b_reg_n_0_[5]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.301     6.562 r  data_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.562    data_out_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     6.774 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.839     8.613    data_out_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         3.683    12.296 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.296    data_out[5]
    P15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 4.480ns (62.877%)  route 2.645ns (37.123%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    CLK12MHZ_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  rgb_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_ready_reg/Q
                         net (fo=9, routed)           0.919     6.518    rgb_ready_reg_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124     6.642 r  data_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.642    data_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I1_O)      0.217     6.859 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     8.585    data_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         3.683    12.268 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.268    data_out[3]
    T18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.527ns (63.600%)  route 2.591ns (36.400%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.146    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  reg_b_reg[0]/Q
                         net (fo=1, routed)           0.690     6.354    reg_b_reg_n_0_[0]
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.478 r  data_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.478    data_out_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     6.690 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.901     8.591    data_out_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.673    12.264 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    data_out[0]
    P17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 4.682ns (66.707%)  route 2.337ns (33.293%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.146    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  reg_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  reg_b_reg[7]/Q
                         net (fo=1, routed)           0.639     6.263    reg_b_reg_n_0_[7]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.298     6.561 r  data_out_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.561    data_out_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.238     6.799 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.497    data_out_OBUF[7]
    P16                  OBUF (Prop_obuf_I_O)         3.668    12.166 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.166    data_out[7]
    P16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DOUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 3.957ns (63.455%)  route 2.279ns (36.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.143    demux/CLK
    SLICE_X4Y25          FDRE                                         r  demux/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  demux/dout_reg/Q
                         net (fo=1, routed)           2.279     7.878    DOUT_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.501    11.380 r  DOUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.380    DOUT
    P13                                                               r  DOUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 demux/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DOUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.344ns (69.124%)  route 0.600ns (30.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.468    demux/CLK
    SLICE_X4Y25          FDRE                                         r  demux/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  demux/dout_reg/Q
                         net (fo=1, routed)           0.600     2.209    DOUT_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     3.412 r  DOUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.412    DOUT
    P13                                                               r  DOUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.512ns (76.124%)  route 0.474ns (23.876%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  reg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reg_r_reg[1]/Q
                         net (fo=1, routed)           0.057     1.669    reg_r_reg_n_0_[1]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.714 r  data_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.714    data_out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y25          MUXF7 (Prop_muxf7_I0_O)      0.062     1.776 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.192    data_out_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.264     3.456 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.456    data_out[1]
    P18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.520ns (75.290%)  route 0.499ns (24.710%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reg_r_reg[5]/Q
                         net (fo=1, routed)           0.095     1.706    reg_r_reg_n_0_[5]
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.751 r  data_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.751    data_out_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.062     1.813 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.217    data_out_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.272     3.489 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.489    data_out[5]
    P15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_g_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.519ns (75.112%)  route 0.503ns (24.888%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  reg_g_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reg_g_reg[7]/Q
                         net (fo=1, routed)           0.159     1.770    reg_g_reg_n_0_[7]
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.815 r  data_out_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.815    data_out_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.074     1.889 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.233    data_out_OBUF[7]
    P16                  OBUF (Prop_obuf_I_O)         1.259     3.492 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.492    data_out[7]
    P16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.528ns (75.077%)  route 0.507ns (24.923%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  reg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  reg_r_reg[4]/Q
                         net (fo=1, routed)           0.161     1.773    reg_r_reg_n_0_[4]
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  data_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.818    data_out_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I0_O)      0.071     1.889 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.236    data_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.271     3.507 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.507    data_out[4]
    P14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.513ns (72.635%)  route 0.570ns (27.365%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  reg_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reg_g_reg[0]/Q
                         net (fo=1, routed)           0.137     1.748    reg_g_reg_n_0_[0]
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  data_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.793    data_out_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y25          MUXF7 (Prop_muxf7_I1_O)      0.065     1.858 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.291    data_out_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.262     3.553 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.553    data_out[0]
    P17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.522ns (72.749%)  route 0.570ns (27.251%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  reg_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reg_g_reg[2]/Q
                         net (fo=1, routed)           0.102     1.713    reg_g_reg_n_0_[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  data_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.758    data_out_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I1_O)      0.064     1.822 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.290    data_out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.272     3.563 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.563    data_out[2]
    R18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.520ns (72.329%)  route 0.581ns (27.671%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  reg_r_reg[3]/Q
                         net (fo=1, routed)           0.225     1.837    reg_r_reg_n_0_[3]
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.882    data_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I0_O)      0.062     1.944 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.301    data_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.272     3.572 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.572    data_out[3]
    T18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.541ns (72.961%)  route 0.571ns (27.039%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.470    CLK12MHZ_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  reg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  reg_r_reg[6]/Q
                         net (fo=1, routed)           0.137     1.771    reg_r_reg_n_0_[6]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.816    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.073     1.889 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.323    data_out_OBUF[6]
    N15                  OBUF (Prop_obuf_I_O)         1.259     3.583 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.583    data_out[6]
    N15                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            byte_assembler/shift_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.571ns (28.057%)  route 4.027ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          1.138     5.598    byte_assembler/SR[0]
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507     4.854    byte_assembler/CLK
    SLICE_X3Y26          FDRE                                         r  byte_assembler/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            decoder/high_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.571ns (29.524%)  route 3.749ns (70.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          0.860     5.320    decoder/SR[0]
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505     4.852    decoder/CLK
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            decoder/high_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.571ns (29.524%)  route 3.749ns (70.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          0.860     5.320    decoder/SR[0]
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505     4.852    decoder/CLK
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            decoder/high_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.571ns (29.524%)  route 3.749ns (70.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.889     4.336    decoder/rst_n_IBUF
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.460 r  decoder/FSM_sequential_state[1]_i_1/O
                         net (fo=26, routed)          0.860     5.320    decoder/SR[0]
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505     4.852    decoder/CLK
    SLICE_X4Y26          FDRE                                         r  decoder/high_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            decoder/din_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.222ns (27.463%)  route 0.587ns (72.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.587     0.810    decoder/DIN_IBUF
    SLICE_X4Y24          FDRE                                         r  decoder/din_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    decoder/CLK
    SLICE_X4Y24          FDRE                                         r  decoder/din_sync_0_reg/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            demux/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.267ns (31.228%)  route 0.589ns (68.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.589     0.811    demux/DIN_IBUF
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.856 r  demux/dout_i_1/O
                         net (fo=1, routed)           0.000     0.856    demux/dout_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  demux/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    demux/CLK
    SLICE_X4Y25          FDRE                                         r  demux/dout_reg/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.267ns (30.445%)  route 0.611ns (69.555%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.502     0.724    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.045     0.769 r  idle_detector/idle_i_1/O
                         net (fo=1, routed)           0.109     0.878    idle_detector/idle_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  idle_detector/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.981    idle_detector/CLK
    SLICE_X4Y24          FDRE                                         r  idle_detector/idle_reg/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.267ns (24.612%)  route 0.819ns (75.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.188     1.086    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.982    idle_detector/CLK
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[5]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.267ns (24.612%)  route 0.819ns (75.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.188     1.086    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.982    idle_detector/CLK
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[6]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.267ns (24.612%)  route 0.819ns (75.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.188     1.086    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.982    idle_detector/CLK
    SLICE_X4Y23          FDRE                                         r  idle_detector/idle_counter_reg[7]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.267ns (24.499%)  route 0.824ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.193     1.091    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    idle_detector/CLK
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[0]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.267ns (24.499%)  route 0.824ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.193     1.091    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    idle_detector/CLK
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[1]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.267ns (24.499%)  route 0.824ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.193     1.091    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    idle_detector/CLK
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[2]/C

Slack:                    inf
  Source:                 DIN
                            (input port)
  Destination:            idle_detector/idle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.267ns (24.499%)  route 0.824ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DIN (IN)
                         net (fo=0)                   0.000     0.000    DIN
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  DIN_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.853    idle_detector/DIN_IBUF
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  idle_detector/idle_counter[7]_i_1/O
                         net (fo=8, routed)           0.193     1.091    idle_detector/idle_counter[7]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.984    idle_detector/CLK
    SLICE_X4Y22          FDRE                                         r  idle_detector/idle_counter_reg[3]/C





