module and_imp(input in_1, //first input to and gate
			   input in_2, //second input to and gate
			   input out); // output of and gate
			   
	assign out = in_1 & in_2;

endmodule	