/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [20:0] _02_;
  reg [2:0] _03_;
  wire [6:0] _04_;
  reg [2:0] _05_;
  reg [33:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [21:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_20z = _00_ | ~(_01_);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 21'h000000;
    else _02_ <= in_data[20:0];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 3'h0;
    else _03_ <= { in_data[51:50], celloutsig_0_1z };
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_13z[10:5], celloutsig_0_8z };
  assign { _04_[6:4], _00_, _04_[2:1], _01_ } = _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_2z[2:1], celloutsig_0_8z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 34'h000000000;
    else _06_ <= { in_data[67:39], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[160:145] & in_data[174:159];
  assign celloutsig_0_13z = { in_data[42:34], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z } & { _03_[1:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z, _03_, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[178:175], celloutsig_1_0z, celloutsig_1_0z } === in_data[127:122];
  assign celloutsig_0_8z = { in_data[46:43], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } === _02_[16:8];
  assign celloutsig_0_22z = { _04_[6:4], _00_, _04_[2], celloutsig_0_8z } === { celloutsig_0_19z[13:9], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[190:185] <= in_data[123:118];
  assign celloutsig_1_5z = { in_data[116], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } <= in_data[126:123];
  assign celloutsig_1_19z = { celloutsig_1_3z[10:8], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_6z } <= { in_data[108:98], celloutsig_1_15z };
  assign celloutsig_0_24z = { _04_[5:4], _00_, _04_[2:1], _01_, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_3z } <= _06_[20:12];
  assign celloutsig_0_0z = in_data[75:67] && in_data[43:35];
  assign celloutsig_0_31z = { _02_[13:12], celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_30z, _05_ } && { celloutsig_0_15z[11:2], _04_[6:4], _00_, _04_[2:1], _01_, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[140:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[166:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z } && celloutsig_1_8z;
  assign celloutsig_1_16z = { celloutsig_1_9z[10:7], celloutsig_1_11z } && { celloutsig_1_9z[3:2], celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } && in_data[88:82];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } && { in_data[95], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[34:32], celloutsig_0_2z, celloutsig_0_9z } && { in_data[28:24], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:4], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z } && celloutsig_0_13z[7:0];
  assign celloutsig_0_29z = ! { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_26z = { in_data[58:55], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_2z } || { celloutsig_0_25z[14:5], _03_, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_13z = { celloutsig_1_9z[6:4], celloutsig_1_5z } * { celloutsig_1_9z[3:1], celloutsig_1_6z };
  assign celloutsig_1_9z[10:1] = celloutsig_1_2z ? { in_data[171:163], celloutsig_1_6z } : { celloutsig_1_3z[11:4], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_30z = { _03_[2], celloutsig_0_10z, celloutsig_0_11z } | { _04_[1], _01_, celloutsig_0_0z };
  assign celloutsig_0_32z = { _06_[18:13], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z } | { celloutsig_0_19z[10:8], celloutsig_0_19z[14:10], celloutsig_0_10z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[28];
  assign celloutsig_0_16z = celloutsig_0_13z[9] & celloutsig_0_14z;
  assign celloutsig_1_10z = ^ { in_data[174:167], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z[12:8], celloutsig_1_5z };
  assign celloutsig_1_15z = ^ celloutsig_1_3z[15:8];
  assign celloutsig_0_23z = ^ { celloutsig_0_15z[9:1], celloutsig_0_4z };
  assign celloutsig_0_35z = { in_data[19:6], celloutsig_0_0z, _05_, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_27z } << { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_2z, _05_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_32z };
  assign celloutsig_0_2z = { in_data[5], celloutsig_0_0z, celloutsig_0_0z } >> in_data[60:58];
  assign celloutsig_0_25z = { _06_[14:0], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_8z } >> { _02_[19:5], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_36z = _02_[20:12] <<< { celloutsig_0_15z[9:6], celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_29z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } <<< { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_15z = { celloutsig_0_0z, _03_, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } <<< { celloutsig_0_13z[6:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & in_data[0]) | celloutsig_0_2z[2]);
  assign celloutsig_0_27z = ~((_06_[12] & celloutsig_0_6z) | celloutsig_0_8z);
  assign celloutsig_0_3z = ~((in_data[45] & celloutsig_0_0z) | (in_data[42] & celloutsig_0_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_12z & in_data[191]) | (celloutsig_1_10z & celloutsig_1_16z));
  assign celloutsig_0_10z = ~((in_data[27] & celloutsig_0_9z) | (celloutsig_0_9z & celloutsig_0_0z));
  assign celloutsig_0_28z = ~((_06_[24] & celloutsig_0_14z) | (celloutsig_0_20z & celloutsig_0_13z[8]));
  assign { celloutsig_0_19z[9:8], celloutsig_0_19z[14:10], celloutsig_0_19z[2:0] } = ~ { _04_[6:4], _00_, _04_[2:1], _01_, celloutsig_0_2z };
  assign { _04_[3], _04_[0] } = { _00_, _01_ };
  assign celloutsig_0_19z[7:3] = celloutsig_0_19z[14:10];
  assign celloutsig_1_9z[0] = celloutsig_1_6z;
  assign { out_data[128], out_data[96], out_data[53:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
